#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14fea73f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14fe9a170 .scope module, "tb_random_simple" "tb_random_simple" 3 2;
 .timescale -9 -12;
P_0x14fea6ff0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x14fea7030 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x14fea7070 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x14fea70b0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x14fea70f0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600001a76c70_0 .net "axi_araddr", 39 0, L_0x600000329570;  1 drivers
v0x600001a76d00_0 .net "axi_arlen", 7 0, L_0x6000003295e0;  1 drivers
v0x600001a76d90_0 .var "axi_arready", 0 0;
v0x600001a76e20_0 .net "axi_arvalid", 0 0, L_0x6000003296c0;  1 drivers
v0x600001a76eb0_0 .net "axi_awaddr", 39 0, L_0x6000003292d0;  1 drivers
v0x600001a76f40_0 .net "axi_awlen", 7 0, L_0x600000329340;  1 drivers
v0x600001a76fd0_0 .var "axi_awready", 0 0;
v0x600001a77060_0 .net "axi_awvalid", 0 0, L_0x6000003293b0;  1 drivers
L_0x14009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001a770f0_0 .net "axi_bready", 0 0, L_0x14009a968;  1 drivers
v0x600001a77180_0 .var "axi_bresp", 1 0;
v0x600001a77210_0 .var "axi_bvalid", 0 0;
v0x600001a772a0_0 .var "axi_rdata", 255 0;
v0x600001a77330_0 .var "axi_rlast", 0 0;
v0x600001a773c0_0 .net "axi_rready", 0 0, L_0x600000329730;  1 drivers
v0x600001a77450_0 .var "axi_rvalid", 0 0;
v0x600001a774e0_0 .net "axi_wdata", 255 0, L_0x600000329420;  1 drivers
v0x600001a77570_0 .net "axi_wlast", 0 0, L_0x600000329490;  1 drivers
v0x600001a77600_0 .var "axi_wready", 0 0;
v0x600001a77690_0 .net "axi_wvalid", 0 0, L_0x600000329500;  1 drivers
v0x600001a77720_0 .var "clk", 0 0;
v0x600001a777b0_0 .var/i "errors", 31 0;
v0x600001a77840_0 .var "global_sync_in", 0 0;
v0x600001a778d0_0 .var "noc_rx_addr", 19 0;
v0x600001a77960_0 .var "noc_rx_data", 255 0;
v0x600001a779f0_0 .var "noc_rx_is_instr", 0 0;
v0x600001a77a80_0 .net "noc_rx_ready", 0 0, L_0x60000193eda0;  1 drivers
v0x600001a77b10_0 .var "noc_rx_valid", 0 0;
L_0x14009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a77ba0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  1 drivers
L_0x14009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a77c30_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  1 drivers
v0x600001a77cc0_0 .var "noc_tx_ready", 0 0;
L_0x14009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a77d50_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  1 drivers
v0x600001a77de0_0 .var "row0", 255 0;
v0x600001a77e70_0 .var "row1", 255 0;
v0x600001a77f00_0 .var "row2", 255 0;
v0x600001a78000_0 .var "row3", 255 0;
v0x600001a78090_0 .var "rst_n", 0 0;
v0x600001a78120_0 .var "sync_grant", 0 0;
v0x600001a781b0_0 .net "sync_request", 0 0, L_0x600000325340;  1 drivers
v0x600001a78240_0 .net "tpc_busy", 0 0, L_0x600000325500;  1 drivers
v0x600001a782d0_0 .net "tpc_done", 0 0, L_0x6000003253b0;  1 drivers
v0x600001a78360_0 .net "tpc_error", 0 0, L_0x6000003252d0;  1 drivers
v0x600001a783f0_0 .var "tpc_start", 0 0;
v0x600001a78480_0 .var "tpc_start_pc", 19 0;
S_0x14fe6b120 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x14fe9a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x150010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x150010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x150010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x150010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x150010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x150010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x150010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x150010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x150010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x150010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x150010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x150010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x150010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x150010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x150010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x150010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x150011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000326290 .functor BUFZ 1, v0x600001a743f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000328bd0 .functor OR 1, L_0x60000193bc00, L_0x60000193bde0, C4<0>, C4<0>;
L_0x600000328c40 .functor AND 1, L_0x600000328b60, L_0x600000328bd0, C4<1>, C4<1>;
L_0x600000328cb0 .functor BUFZ 1, v0x600001a75440_0, C4<0>, C4<0>, C4<0>;
L_0x600000328d20 .functor BUFZ 1, v0x600001a74f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000003298f0 .functor AND 1, v0x600001a77b10_0, L_0x60000193eda0, C4<1>, C4<1>;
L_0x600000329960 .functor AND 1, L_0x6000003298f0, L_0x60000193ee40, C4<1>, C4<1>;
v0x600001a72370_0 .net *"_ivl_24", 19 0, L_0x60000193b520;  1 drivers
L_0x14009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a72400_0 .net *"_ivl_27", 3 0, L_0x14009a530;  1 drivers
v0x600001a72490_0 .net *"_ivl_28", 19 0, L_0x60000193b5c0;  1 drivers
L_0x14009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a72520_0 .net *"_ivl_31", 14 0, L_0x14009a578;  1 drivers
L_0x14009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001a725b0_0 .net/2u *"_ivl_34", 2 0, L_0x14009a5c0;  1 drivers
v0x600001a72640_0 .net *"_ivl_38", 19 0, L_0x60000193b7a0;  1 drivers
L_0x14009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a726d0_0 .net *"_ivl_41", 3 0, L_0x14009a608;  1 drivers
v0x600001a72760_0 .net *"_ivl_42", 19 0, L_0x60000193b840;  1 drivers
L_0x14009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a727f0_0 .net *"_ivl_45", 3 0, L_0x14009a650;  1 drivers
L_0x14009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a72880_0 .net/2u *"_ivl_48", 2 0, L_0x14009a698;  1 drivers
v0x600001a72910_0 .net *"_ivl_52", 19 0, L_0x60000193ba20;  1 drivers
L_0x14009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a729a0_0 .net *"_ivl_55", 3 0, L_0x14009a6e0;  1 drivers
v0x600001a72a30_0 .net *"_ivl_56", 19 0, L_0x60000193bac0;  1 drivers
L_0x14009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a72ac0_0 .net *"_ivl_59", 3 0, L_0x14009a728;  1 drivers
L_0x14009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001a72b50_0 .net *"_ivl_63", 127 0, L_0x14009a770;  1 drivers
v0x600001a72be0_0 .net *"_ivl_65", 127 0, L_0x60000193bca0;  1 drivers
L_0x14009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a72c70_0 .net/2u *"_ivl_68", 2 0, L_0x14009a7b8;  1 drivers
v0x600001a72d00_0 .net *"_ivl_70", 0 0, L_0x60000193bc00;  1 drivers
L_0x14009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001a72d90_0 .net/2u *"_ivl_72", 2 0, L_0x14009a800;  1 drivers
v0x600001a72e20_0 .net *"_ivl_74", 0 0, L_0x60000193bde0;  1 drivers
v0x600001a72eb0_0 .net *"_ivl_77", 0 0, L_0x600000328bd0;  1 drivers
v0x600001a72f40_0 .net *"_ivl_87", 0 0, L_0x6000003298f0;  1 drivers
v0x600001a72fd0_0 .net *"_ivl_89", 0 0, L_0x60000193ee40;  1 drivers
v0x600001a73060_0 .var "act_data_d", 31 0;
v0x600001a730f0_0 .var "act_valid_d", 0 0;
v0x600001a73180_0 .var "act_valid_d2", 0 0;
v0x600001a73210_0 .net "axi_araddr", 39 0, L_0x600000329570;  alias, 1 drivers
v0x600001a732a0_0 .net "axi_arlen", 7 0, L_0x6000003295e0;  alias, 1 drivers
v0x600001a73330_0 .net "axi_arready", 0 0, v0x600001a76d90_0;  1 drivers
v0x600001a733c0_0 .net "axi_arvalid", 0 0, L_0x6000003296c0;  alias, 1 drivers
v0x600001a73450_0 .net "axi_awaddr", 39 0, L_0x6000003292d0;  alias, 1 drivers
v0x600001a734e0_0 .net "axi_awlen", 7 0, L_0x600000329340;  alias, 1 drivers
v0x600001a73570_0 .net "axi_awready", 0 0, v0x600001a76fd0_0;  1 drivers
v0x600001a73600_0 .net "axi_awvalid", 0 0, L_0x6000003293b0;  alias, 1 drivers
v0x600001a73690_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x600001a73720_0 .net "axi_bresp", 1 0, v0x600001a77180_0;  1 drivers
v0x600001a737b0_0 .net "axi_bvalid", 0 0, v0x600001a77210_0;  1 drivers
v0x600001a73840_0 .net "axi_rdata", 255 0, v0x600001a772a0_0;  1 drivers
v0x600001a738d0_0 .net "axi_rlast", 0 0, v0x600001a77330_0;  1 drivers
v0x600001a73960_0 .net "axi_rready", 0 0, L_0x600000329730;  alias, 1 drivers
v0x600001a739f0_0 .net "axi_rvalid", 0 0, v0x600001a77450_0;  1 drivers
v0x600001a73a80_0 .net "axi_wdata", 255 0, L_0x600000329420;  alias, 1 drivers
v0x600001a73b10_0 .net "axi_wlast", 0 0, L_0x600000329490;  alias, 1 drivers
v0x600001a73ba0_0 .net "axi_wready", 0 0, v0x600001a77600_0;  1 drivers
v0x600001a73c30_0 .net "axi_wvalid", 0 0, L_0x600000329500;  alias, 1 drivers
v0x600001a73cc0_0 .net "clk", 0 0, v0x600001a77720_0;  1 drivers
v0x600001a73d50_0 .net "dma_lcp_done", 0 0, L_0x6000003290a0;  1 drivers
v0x600001a73de0_0 .net "dma_lcp_ready", 0 0, L_0x60000193dea0;  1 drivers
v0x600001a73e70_0 .net "dma_sram_addr", 19 0, v0x600001a10e10_0;  1 drivers
v0x600001a73f00_0 .net "dma_sram_rdata", 255 0, L_0x600000329880;  1 drivers
v0x600001a74000_0 .net "dma_sram_re", 0 0, L_0x600000329260;  1 drivers
v0x600001a74090_0 .net "dma_sram_ready", 0 0, L_0x60000193ed00;  1 drivers
v0x600001a74120_0 .net "dma_sram_wdata", 255 0, L_0x600000329180;  1 drivers
v0x600001a741b0_0 .net "dma_sram_we", 0 0, L_0x6000003291f0;  1 drivers
v0x600001a74240_0 .net "global_sync_in", 0 0, v0x600001a77840_0;  1 drivers
v0x600001a742d0 .array "instr_mem", 4095 0, 127 0;
v0x600001a74360_0 .var "instr_rdata_reg", 127 0;
v0x600001a743f0_0 .var "instr_valid_reg", 0 0;
v0x600001a74480_0 .net "lcp_dma_cmd", 127 0, v0x600001a12910_0;  1 drivers
v0x600001a74510_0 .net "lcp_dma_valid", 0 0, L_0x6000003255e0;  1 drivers
v0x600001a745a0_0 .net "lcp_imem_addr", 19 0, L_0x600000325810;  1 drivers
v0x600001a74630_0 .net "lcp_imem_data", 127 0, v0x600001a74360_0;  1 drivers
v0x600001a746c0_0 .net "lcp_imem_re", 0 0, L_0x600000325880;  1 drivers
v0x600001a74750_0 .net "lcp_imem_valid", 0 0, L_0x600000326290;  1 drivers
v0x600001a747e0_0 .net "lcp_mxu_cmd", 127 0, v0x600001a13600_0;  1 drivers
v0x600001a74870_0 .net "lcp_mxu_valid", 0 0, L_0x6000003257a0;  1 drivers
v0x600001a74900_0 .net "lcp_vpu_cmd", 127 0, v0x600001a14240_0;  1 drivers
v0x600001a74990_0 .net "lcp_vpu_valid", 0 0, L_0x6000003256c0;  1 drivers
v0x600001a74a20_0 .net "mxu_a_addr", 19 0, L_0x60000193b8e0;  1 drivers
v0x600001a74ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000003297a0;  1 drivers
v0x600001a74b40_0 .net "mxu_a_re", 0 0, L_0x60000193b980;  1 drivers
v0x600001a74bd0_0 .net "mxu_a_ready", 0 0, L_0x60000193ebc0;  1 drivers
v0x600001a74c60_0 .net "mxu_cfg_k", 15 0, L_0x600001935860;  1 drivers
v0x600001a74cf0_0 .net "mxu_cfg_m", 15 0, L_0x600001935720;  1 drivers
v0x600001a74d80_0 .net "mxu_cfg_n", 15 0, L_0x6000019357c0;  1 drivers
v0x600001a74e10_0 .var "mxu_col_cnt", 4 0;
v0x600001a74ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001a74f30_0 .var "mxu_done_reg", 0 0;
v0x600001a74fc0_0 .net "mxu_dst_addr", 15 0, L_0x600001935540;  1 drivers
v0x600001a75050_0 .net "mxu_lcp_done", 0 0, L_0x600000328d20;  1 drivers
v0x600001a750e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000328cb0;  1 drivers
v0x600001a75170_0 .net "mxu_o_addr", 19 0, L_0x60000193bb60;  1 drivers
v0x600001a75200_0 .net "mxu_o_ready", 0 0, L_0x60000193ec60;  1 drivers
v0x600001a75290_0 .net "mxu_o_wdata", 255 0, L_0x60000193bd40;  1 drivers
v0x600001a75320_0 .net "mxu_o_we", 0 0, L_0x600000328c40;  1 drivers
v0x600001a753b0_0 .var "mxu_out_cnt", 15 0;
v0x600001a75440_0 .var "mxu_ready_reg", 0 0;
v0x600001a754d0_0 .net "mxu_src0_addr", 15 0, L_0x6000019355e0;  1 drivers
v0x600001a75560_0 .net "mxu_src1_addr", 15 0, L_0x600001935680;  1 drivers
v0x600001a755f0_0 .var "mxu_start_array", 0 0;
v0x600001a75680_0 .var "mxu_start_array_d", 0 0;
v0x600001a75710_0 .var "mxu_state", 2 0;
v0x600001a757a0_0 .net "mxu_subop", 7 0, L_0x6000019354a0;  1 drivers
v0x600001a75830_0 .net "mxu_w_addr", 19 0, L_0x60000193b660;  1 drivers
v0x600001a758c0_0 .net "mxu_w_rdata", 255 0, v0x600001a0f8d0_0;  1 drivers
v0x600001a75950_0 .net "mxu_w_re", 0 0, L_0x60000193b700;  1 drivers
v0x600001a759e0_0 .net "mxu_w_ready", 0 0, L_0x60000193ea80;  1 drivers
v0x600001a75a70_0 .net "noc_data_write", 0 0, L_0x600000329960;  1 drivers
v0x600001a75b00_0 .net "noc_rx_addr", 19 0, v0x600001a778d0_0;  1 drivers
v0x600001a75b90_0 .net "noc_rx_data", 255 0, v0x600001a77960_0;  1 drivers
v0x600001a75c20_0 .net "noc_rx_is_instr", 0 0, v0x600001a779f0_0;  1 drivers
v0x600001a75cb0_0 .net "noc_rx_ready", 0 0, L_0x60000193eda0;  alias, 1 drivers
v0x600001a75d40_0 .net "noc_rx_valid", 0 0, v0x600001a77b10_0;  1 drivers
v0x600001a75dd0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  alias, 1 drivers
v0x600001a75e60_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  alias, 1 drivers
v0x600001a75ef0_0 .net "noc_tx_ready", 0 0, v0x600001a77cc0_0;  1 drivers
v0x600001a75f80_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  alias, 1 drivers
v0x600001a76010_0 .net "rst_n", 0 0, v0x600001a78090_0;  1 drivers
v0x600001a760a0_0 .net "sync_grant", 0 0, v0x600001a78120_0;  1 drivers
v0x600001a76130_0 .net "sync_request", 0 0, L_0x600000325340;  alias, 1 drivers
v0x600001a761c0_0 .net "systolic_busy", 0 0, L_0x600000328a80;  1 drivers
v0x600001a76250_0 .net "systolic_done", 0 0, L_0x60000193b020;  1 drivers
v0x600001a762e0_0 .net "systolic_result", 127 0, L_0x60000193abc0;  1 drivers
v0x600001a76370_0 .net "systolic_result_valid", 0 0, L_0x600000328b60;  1 drivers
v0x600001a76400_0 .net "tpc_busy", 0 0, L_0x600000325500;  alias, 1 drivers
v0x600001a76490_0 .net "tpc_done", 0 0, L_0x6000003253b0;  alias, 1 drivers
v0x600001a76520_0 .net "tpc_error", 0 0, L_0x6000003252d0;  alias, 1 drivers
v0x600001a765b0_0 .net "tpc_start", 0 0, v0x600001a783f0_0;  1 drivers
v0x600001a76640_0 .net "tpc_start_pc", 19 0, v0x600001a78480_0;  1 drivers
v0x600001a766d0_0 .net "vpu_lcp_done", 0 0, L_0x600000328e70;  1 drivers
v0x600001a76760_0 .net "vpu_lcp_ready", 0 0, L_0x60000193d9a0;  1 drivers
v0x600001a767f0_0 .net "vpu_sram_addr", 19 0, v0x600001a71710_0;  1 drivers
v0x600001a76880_0 .net "vpu_sram_rdata", 255 0, L_0x600000329810;  1 drivers
v0x600001a76910_0 .net "vpu_sram_re", 0 0, L_0x600000329030;  1 drivers
v0x600001a769a0_0 .net "vpu_sram_ready", 0 0, L_0x60000193eb20;  1 drivers
v0x600001a76a30_0 .net "vpu_sram_wdata", 255 0, L_0x600000328f50;  1 drivers
v0x600001a76ac0_0 .net "vpu_sram_we", 0 0, L_0x600000328fc0;  1 drivers
v0x600001a76b50_0 .var "weight_load_col_d", 1 0;
v0x600001a76be0_0 .var "weight_load_en_d", 0 0;
L_0x6000019354a0 .part v0x600001a13600_0, 112, 8;
L_0x600001935540 .part v0x600001a13600_0, 96, 16;
L_0x6000019355e0 .part v0x600001a13600_0, 80, 16;
L_0x600001935680 .part v0x600001a13600_0, 64, 16;
L_0x600001935720 .part v0x600001a13600_0, 48, 16;
L_0x6000019357c0 .part v0x600001a13600_0, 32, 16;
L_0x600001935860 .part v0x600001a13600_0, 16, 16;
L_0x60000193b480 .part v0x600001a0f8d0_0, 0, 32;
L_0x60000193b520 .concat [ 16 4 0 0], L_0x600001935680, L_0x14009a530;
L_0x60000193b5c0 .concat [ 5 15 0 0], v0x600001a74e10_0, L_0x14009a578;
L_0x60000193b660 .arith/sum 20, L_0x60000193b520, L_0x60000193b5c0;
L_0x60000193b700 .cmp/eq 3, v0x600001a75710_0, L_0x14009a5c0;
L_0x60000193b7a0 .concat [ 16 4 0 0], L_0x6000019355e0, L_0x14009a608;
L_0x60000193b840 .concat [ 16 4 0 0], v0x600001a74ea0_0, L_0x14009a650;
L_0x60000193b8e0 .arith/sum 20, L_0x60000193b7a0, L_0x60000193b840;
L_0x60000193b980 .cmp/eq 3, v0x600001a75710_0, L_0x14009a698;
L_0x60000193ba20 .concat [ 16 4 0 0], L_0x600001935540, L_0x14009a6e0;
L_0x60000193bac0 .concat [ 16 4 0 0], v0x600001a753b0_0, L_0x14009a728;
L_0x60000193bb60 .arith/sum 20, L_0x60000193ba20, L_0x60000193bac0;
L_0x60000193bca0 .part L_0x60000193abc0, 0, 128;
L_0x60000193bd40 .concat [ 128 128 0 0], L_0x60000193bca0, L_0x14009a770;
L_0x60000193bc00 .cmp/eq 3, v0x600001a75710_0, L_0x14009a7b8;
L_0x60000193bde0 .cmp/eq 3, v0x600001a75710_0, L_0x14009a800;
L_0x60000193eda0 .reduce/nor L_0x600000325500;
L_0x60000193ee40 .reduce/nor v0x600001a779f0_0;
S_0x14fe94f80 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14fe6b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15001b400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15001b440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15001b480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15001b4c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15001b500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15001b540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15001b580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15001b5c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15001b600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15001b640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15001b680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15001b6c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15001b700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15001b740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15001b780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15001b7c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15001b800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15001b840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15001b880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15001b8c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15001b900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000003290a0 .functor BUFZ 1, v0x600001a10510_0, C4<0>, C4<0>, C4<0>;
L_0x600000329180 .functor BUFZ 256, v0x600001a11170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000003291f0 .functor BUFZ 1, v0x600001a11290_0, C4<0>, C4<0>, C4<0>;
L_0x600000329260 .functor BUFZ 1, v0x600001a10fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000003292d0 .functor BUFZ 40, v0x600001a2f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000329340 .functor BUFZ 8, v0x600001a2f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000003293b0 .functor BUFZ 1, v0x600001a2f720_0, C4<0>, C4<0>, C4<0>;
L_0x600000329420 .functor BUFZ 256, v0x600001a2fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000329490 .functor BUFZ 1, v0x600001a2fde0_0, C4<0>, C4<0>, C4<0>;
L_0x600000329500 .functor BUFZ 1, v0x600001a286c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000329570 .functor BUFZ 40, v0x600001a2f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000003295e0 .functor BUFZ 8, v0x600001a2f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000003296c0 .functor BUFZ 1, v0x600001a2f330_0, C4<0>, C4<0>, C4<0>;
L_0x600000329730 .functor BUFZ 1, v0x600001a2fb10_0, C4<0>, C4<0>, C4<0>;
L_0x14009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a2ef40_0 .net/2u *"_ivl_14", 3 0, L_0x14009a920;  1 drivers
v0x600001a2efd0_0 .net "axi_araddr", 39 0, L_0x600000329570;  alias, 1 drivers
v0x600001a2f060_0 .var "axi_araddr_reg", 39 0;
v0x600001a2f0f0_0 .net "axi_arlen", 7 0, L_0x6000003295e0;  alias, 1 drivers
v0x600001a2f180_0 .var "axi_arlen_reg", 7 0;
v0x600001a2f210_0 .net "axi_arready", 0 0, v0x600001a76d90_0;  alias, 1 drivers
v0x600001a2f2a0_0 .net "axi_arvalid", 0 0, L_0x6000003296c0;  alias, 1 drivers
v0x600001a2f330_0 .var "axi_arvalid_reg", 0 0;
v0x600001a2f3c0_0 .net "axi_awaddr", 39 0, L_0x6000003292d0;  alias, 1 drivers
v0x600001a2f450_0 .var "axi_awaddr_reg", 39 0;
v0x600001a2f4e0_0 .net "axi_awlen", 7 0, L_0x600000329340;  alias, 1 drivers
v0x600001a2f570_0 .var "axi_awlen_reg", 7 0;
v0x600001a2f600_0 .net "axi_awready", 0 0, v0x600001a76fd0_0;  alias, 1 drivers
v0x600001a2f690_0 .net "axi_awvalid", 0 0, L_0x6000003293b0;  alias, 1 drivers
v0x600001a2f720_0 .var "axi_awvalid_reg", 0 0;
v0x600001a2f7b0_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x600001a2f840_0 .net "axi_bresp", 1 0, v0x600001a77180_0;  alias, 1 drivers
v0x600001a2f8d0_0 .net "axi_bvalid", 0 0, v0x600001a77210_0;  alias, 1 drivers
v0x600001a2f960_0 .net "axi_rdata", 255 0, v0x600001a772a0_0;  alias, 1 drivers
v0x600001a2f9f0_0 .net "axi_rlast", 0 0, v0x600001a77330_0;  alias, 1 drivers
v0x600001a2fa80_0 .net "axi_rready", 0 0, L_0x600000329730;  alias, 1 drivers
v0x600001a2fb10_0 .var "axi_rready_reg", 0 0;
v0x600001a2fba0_0 .net "axi_rvalid", 0 0, v0x600001a77450_0;  alias, 1 drivers
v0x600001a2fc30_0 .net "axi_wdata", 255 0, L_0x600000329420;  alias, 1 drivers
v0x600001a2fcc0_0 .var "axi_wdata_reg", 255 0;
v0x600001a2fd50_0 .net "axi_wlast", 0 0, L_0x600000329490;  alias, 1 drivers
v0x600001a2fde0_0 .var "axi_wlast_reg", 0 0;
v0x600001a2fe70_0 .net "axi_wready", 0 0, v0x600001a77600_0;  alias, 1 drivers
v0x600001a2ff00_0 .net "axi_wvalid", 0 0, L_0x600000329500;  alias, 1 drivers
v0x600001a286c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001a28630_0 .net "cfg_cols", 11 0, L_0x60000193dcc0;  1 drivers
v0x600001a10000_0 .net "cfg_rows", 11 0, L_0x60000193dc20;  1 drivers
v0x600001a10090_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a10120_0 .net "cmd", 127 0, v0x600001a12910_0;  alias, 1 drivers
v0x600001a101b0_0 .net "cmd_done", 0 0, L_0x6000003290a0;  alias, 1 drivers
v0x600001a10240_0 .net "cmd_ready", 0 0, L_0x60000193dea0;  alias, 1 drivers
v0x600001a102d0_0 .net "cmd_valid", 0 0, L_0x6000003255e0;  alias, 1 drivers
v0x600001a10360_0 .var "col_count", 11 0;
v0x600001a103f0_0 .var "cols_cfg", 11 0;
v0x600001a10480_0 .var "data_buf", 255 0;
v0x600001a10510_0 .var "done_reg", 0 0;
v0x600001a105a0_0 .net "ext_addr", 39 0, L_0x60000193dae0;  1 drivers
v0x600001a10630_0 .var "ext_base", 39 0;
v0x600001a106c0_0 .var "ext_ptr", 39 0;
v0x600001a10750_0 .net "ext_stride", 11 0, L_0x60000193dd60;  1 drivers
v0x600001a107e0_0 .var "ext_stride_cfg", 11 0;
v0x600001a10870_0 .net "int_addr", 19 0, L_0x60000193db80;  1 drivers
v0x600001a10900_0 .var "int_base", 19 0;
v0x600001a10990_0 .var "int_ptr", 19 0;
v0x600001a10a20_0 .net "int_stride", 11 0, L_0x60000193de00;  1 drivers
v0x600001a10ab0_0 .var "int_stride_cfg", 11 0;
v0x600001a10b40_0 .var "op_type", 7 0;
v0x600001a10bd0_0 .var "row_count", 11 0;
v0x600001a10c60_0 .var "rows_cfg", 11 0;
v0x600001a10cf0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a10d80_0 .net "sram_addr", 19 0, v0x600001a10e10_0;  alias, 1 drivers
v0x600001a10e10_0 .var "sram_addr_reg", 19 0;
v0x600001a10ea0_0 .net "sram_rdata", 255 0, L_0x600000329880;  alias, 1 drivers
v0x600001a10f30_0 .net "sram_re", 0 0, L_0x600000329260;  alias, 1 drivers
v0x600001a10fc0_0 .var "sram_re_reg", 0 0;
v0x600001a11050_0 .net "sram_ready", 0 0, L_0x60000193ed00;  alias, 1 drivers
v0x600001a110e0_0 .net "sram_wdata", 255 0, L_0x600000329180;  alias, 1 drivers
v0x600001a11170_0 .var "sram_wdata_reg", 255 0;
v0x600001a11200_0 .net "sram_we", 0 0, L_0x6000003291f0;  alias, 1 drivers
v0x600001a11290_0 .var "sram_we_reg", 0 0;
v0x600001a11320_0 .var "state", 3 0;
v0x600001a113b0_0 .net "subop", 7 0, L_0x60000193da40;  1 drivers
E_0x600003d698c0/0 .event negedge, v0x600001a10cf0_0;
E_0x600003d698c0/1 .event posedge, v0x600001a10090_0;
E_0x600003d698c0 .event/or E_0x600003d698c0/0, E_0x600003d698c0/1;
L_0x60000193da40 .part v0x600001a12910_0, 112, 8;
L_0x60000193dae0 .part v0x600001a12910_0, 72, 40;
L_0x60000193db80 .part v0x600001a12910_0, 52, 20;
L_0x60000193dc20 .part v0x600001a12910_0, 40, 12;
L_0x60000193dcc0 .part v0x600001a12910_0, 28, 12;
L_0x60000193dd60 .part v0x600001a12910_0, 16, 12;
L_0x60000193de00 .part v0x600001a12910_0, 4, 12;
L_0x60000193dea0 .cmp/eq 4, v0x600001a11320_0, L_0x14009a920;
S_0x14fe6ace0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14fe6b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15000f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15000f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15000f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15000f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15000f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15000f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15000f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15000f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15000f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15000f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15000f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15000f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15000f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15000f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15000f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15000f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15000f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15000f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15000f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15000f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15000f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15000f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15000f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15000f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15000fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15000fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15000fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000326300 .functor AND 1, L_0x600001934820, L_0x6000019345a0, C4<1>, C4<1>;
L_0x600000325a40 .functor AND 1, L_0x600000326300, L_0x600001934dc0, C4<1>, C4<1>;
L_0x600000325810 .functor BUFZ 20, v0x600001a12f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000325880 .functor BUFZ 1, v0x600001a130f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000003257a0 .functor BUFZ 1, v0x600001a13840_0, C4<0>, C4<0>, C4<0>;
L_0x6000003256c0 .functor BUFZ 1, v0x600001a14480_0, C4<0>, C4<0>, C4<0>;
L_0x6000003255e0 .functor BUFZ 1, v0x600001a12b50_0, C4<0>, C4<0>, C4<0>;
L_0x600000325490 .functor AND 1, L_0x600001935220, L_0x6000019352c0, C4<1>, C4<1>;
L_0x600000325500 .functor AND 1, L_0x600000325490, L_0x600001935360, C4<1>, C4<1>;
L_0x6000003253b0 .functor BUFZ 1, v0x600001a12c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000003252d0 .functor BUFZ 1, v0x600001a12d90_0, C4<0>, C4<0>, C4<0>;
L_0x600000325340 .functor BUFZ 1, v0x600001a14090_0, C4<0>, C4<0>, C4<0>;
L_0x140098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a114d0_0 .net *"_ivl_11", 23 0, L_0x140098010;  1 drivers
L_0x140098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11560_0 .net/2u *"_ivl_12", 31 0, L_0x140098058;  1 drivers
v0x600001a115f0_0 .net *"_ivl_14", 0 0, L_0x600001934820;  1 drivers
v0x600001a11680_0 .net *"_ivl_16", 31 0, L_0x600001934640;  1 drivers
L_0x1400980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11710_0 .net *"_ivl_19", 23 0, L_0x1400980a0;  1 drivers
L_0x1400980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a117a0_0 .net/2u *"_ivl_20", 31 0, L_0x1400980e8;  1 drivers
v0x600001a11830_0 .net *"_ivl_22", 0 0, L_0x6000019345a0;  1 drivers
v0x600001a118c0_0 .net *"_ivl_25", 0 0, L_0x600000326300;  1 drivers
v0x600001a11950_0 .net *"_ivl_26", 31 0, L_0x600001934500;  1 drivers
L_0x140098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a119e0_0 .net *"_ivl_29", 23 0, L_0x140098130;  1 drivers
L_0x140098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11a70_0 .net/2u *"_ivl_30", 31 0, L_0x140098178;  1 drivers
v0x600001a11b00_0 .net *"_ivl_32", 0 0, L_0x600001934dc0;  1 drivers
v0x600001a11b90_0 .net *"_ivl_36", 31 0, L_0x600001934e60;  1 drivers
L_0x1400981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11c20_0 .net *"_ivl_39", 23 0, L_0x1400981c0;  1 drivers
L_0x140098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11cb0_0 .net/2u *"_ivl_40", 31 0, L_0x140098208;  1 drivers
v0x600001a11d40_0 .net *"_ivl_44", 31 0, L_0x600001934fa0;  1 drivers
L_0x140098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11dd0_0 .net *"_ivl_47", 23 0, L_0x140098250;  1 drivers
L_0x140098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11e60_0 .net/2u *"_ivl_48", 31 0, L_0x140098298;  1 drivers
v0x600001a11ef0_0 .net *"_ivl_52", 31 0, L_0x6000019350e0;  1 drivers
L_0x1400982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a11f80_0 .net *"_ivl_55", 23 0, L_0x1400982e0;  1 drivers
L_0x140098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a12010_0 .net/2u *"_ivl_56", 31 0, L_0x140098328;  1 drivers
L_0x140098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a120a0_0 .net/2u *"_ivl_76", 3 0, L_0x140098370;  1 drivers
v0x600001a12130_0 .net *"_ivl_78", 0 0, L_0x600001935220;  1 drivers
v0x600001a121c0_0 .net *"_ivl_8", 31 0, L_0x600001934d20;  1 drivers
L_0x1400983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001a12250_0 .net/2u *"_ivl_80", 3 0, L_0x1400983b8;  1 drivers
v0x600001a122e0_0 .net *"_ivl_82", 0 0, L_0x6000019352c0;  1 drivers
v0x600001a12370_0 .net *"_ivl_85", 0 0, L_0x600000325490;  1 drivers
L_0x140098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001a12400_0 .net/2u *"_ivl_86", 3 0, L_0x140098400;  1 drivers
v0x600001a12490_0 .net *"_ivl_88", 0 0, L_0x600001935360;  1 drivers
v0x600001a12520_0 .net "all_done", 0 0, L_0x600000325a40;  1 drivers
v0x600001a125b0_0 .net "busy", 0 0, L_0x600000325500;  alias, 1 drivers
v0x600001a12640_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a126d0_0 .var "decoded_opcode", 7 0;
v0x600001a12760_0 .var "decoded_subop", 7 0;
v0x600001a127f0_0 .net "dma_clear", 0 0, L_0x600001935180;  1 drivers
v0x600001a12880_0 .net "dma_cmd", 127 0, v0x600001a12910_0;  alias, 1 drivers
v0x600001a12910_0 .var "dma_cmd_reg", 127 0;
v0x600001a129a0_0 .net "dma_done", 0 0, L_0x6000003290a0;  alias, 1 drivers
v0x600001a12a30_0 .net "dma_ready", 0 0, L_0x60000193dea0;  alias, 1 drivers
v0x600001a12ac0_0 .net "dma_valid", 0 0, L_0x6000003255e0;  alias, 1 drivers
v0x600001a12b50_0 .var "dma_valid_reg", 0 0;
v0x600001a12be0_0 .net "done", 0 0, L_0x6000003253b0;  alias, 1 drivers
v0x600001a12c70_0 .var "done_reg", 0 0;
v0x600001a12d00_0 .net "error", 0 0, L_0x6000003252d0;  alias, 1 drivers
v0x600001a12d90_0 .var "error_reg", 0 0;
v0x600001a12e20_0 .net "global_sync_in", 0 0, v0x600001a77840_0;  alias, 1 drivers
v0x600001a12eb0_0 .net "imem_addr", 19 0, L_0x600000325810;  alias, 1 drivers
v0x600001a12f40_0 .var "imem_addr_reg", 19 0;
v0x600001a12fd0_0 .net "imem_data", 127 0, v0x600001a74360_0;  alias, 1 drivers
v0x600001a13060_0 .net "imem_re", 0 0, L_0x600000325880;  alias, 1 drivers
v0x600001a130f0_0 .var "imem_re_reg", 0 0;
v0x600001a13180_0 .net "imem_valid", 0 0, L_0x600000326290;  alias, 1 drivers
v0x600001a13210_0 .var "instr_reg", 127 0;
v0x600001a132a0_0 .net "loop_count", 15 0, L_0x600001934be0;  1 drivers
v0x600001a13330 .array "loop_counter", 3 0, 15 0;
v0x600001a133c0_0 .var "loop_sp", 1 0;
v0x600001a13450 .array "loop_start_addr", 3 0, 19 0;
v0x600001a134e0_0 .net "mxu_clear", 0 0, L_0x600001934f00;  1 drivers
v0x600001a13570_0 .net "mxu_cmd", 127 0, v0x600001a13600_0;  alias, 1 drivers
v0x600001a13600_0 .var "mxu_cmd_reg", 127 0;
v0x600001a13690_0 .net "mxu_done", 0 0, L_0x600000328d20;  alias, 1 drivers
v0x600001a13720_0 .net "mxu_ready", 0 0, L_0x600000328cb0;  alias, 1 drivers
v0x600001a137b0_0 .net "mxu_valid", 0 0, L_0x6000003257a0;  alias, 1 drivers
v0x600001a13840_0 .var "mxu_valid_reg", 0 0;
v0x600001a138d0_0 .net "opcode", 7 0, L_0x600001934aa0;  1 drivers
v0x600001a13960_0 .var "pc", 19 0;
v0x600001a139f0_0 .var "pending_dma", 7 0;
v0x600001a13a80_0 .var "pending_mxu", 7 0;
v0x600001a13b10_0 .var "pending_vpu", 7 0;
v0x600001a13ba0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a13c30_0 .net "start", 0 0, v0x600001a783f0_0;  alias, 1 drivers
v0x600001a13cc0_0 .net "start_pc", 19 0, v0x600001a78480_0;  alias, 1 drivers
v0x600001a13d50_0 .var "state", 3 0;
v0x600001a13de0_0 .net "subop", 7 0, L_0x600001934b40;  1 drivers
v0x600001a13e70_0 .net "sync_grant", 0 0, v0x600001a78120_0;  alias, 1 drivers
v0x600001a13f00_0 .net "sync_mask", 7 0, L_0x600001934c80;  1 drivers
v0x600001a14000_0 .net "sync_request", 0 0, L_0x600000325340;  alias, 1 drivers
v0x600001a14090_0 .var "sync_request_reg", 0 0;
v0x600001a14120_0 .net "vpu_clear", 0 0, L_0x600001935040;  1 drivers
v0x600001a141b0_0 .net "vpu_cmd", 127 0, v0x600001a14240_0;  alias, 1 drivers
v0x600001a14240_0 .var "vpu_cmd_reg", 127 0;
v0x600001a142d0_0 .net "vpu_done", 0 0, L_0x600000328e70;  alias, 1 drivers
v0x600001a14360_0 .net "vpu_ready", 0 0, L_0x60000193d9a0;  alias, 1 drivers
v0x600001a143f0_0 .net "vpu_valid", 0 0, L_0x6000003256c0;  alias, 1 drivers
v0x600001a14480_0 .var "vpu_valid_reg", 0 0;
L_0x600001934aa0 .part v0x600001a74360_0, 120, 8;
L_0x600001934b40 .part v0x600001a74360_0, 112, 8;
L_0x600001934be0 .part v0x600001a74360_0, 32, 16;
L_0x600001934c80 .part v0x600001a74360_0, 104, 8;
L_0x600001934d20 .concat [ 8 24 0 0], v0x600001a13a80_0, L_0x140098010;
L_0x600001934820 .cmp/eq 32, L_0x600001934d20, L_0x140098058;
L_0x600001934640 .concat [ 8 24 0 0], v0x600001a13b10_0, L_0x1400980a0;
L_0x6000019345a0 .cmp/eq 32, L_0x600001934640, L_0x1400980e8;
L_0x600001934500 .concat [ 8 24 0 0], v0x600001a139f0_0, L_0x140098130;
L_0x600001934dc0 .cmp/eq 32, L_0x600001934500, L_0x140098178;
L_0x600001934e60 .concat [ 8 24 0 0], v0x600001a13a80_0, L_0x1400981c0;
L_0x600001934f00 .cmp/eq 32, L_0x600001934e60, L_0x140098208;
L_0x600001934fa0 .concat [ 8 24 0 0], v0x600001a13b10_0, L_0x140098250;
L_0x600001935040 .cmp/eq 32, L_0x600001934fa0, L_0x140098298;
L_0x6000019350e0 .concat [ 8 24 0 0], v0x600001a139f0_0, L_0x1400982e0;
L_0x600001935180 .cmp/eq 32, L_0x6000019350e0, L_0x140098328;
L_0x600001935220 .cmp/ne 4, v0x600001a13d50_0, L_0x140098370;
L_0x6000019352c0 .cmp/ne 4, v0x600001a13d50_0, L_0x1400983b8;
L_0x600001935360 .cmp/ne 4, v0x600001a13d50_0, L_0x140098400;
S_0x14fe6a8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14fe6ace0;
 .timescale 0 0;
v0x600001a11440_0 .var/i "i", 31 0;
S_0x14fe90730 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14fe6b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14fe8e0e0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14fe8e120 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14fe8e160 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14fe8e1a0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14fe8e1e0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14fe8e220 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14fe8e260 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14fe8e2a0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000328850 .functor OR 1, L_0x60000193ac60, L_0x60000193ad00, C4<0>, C4<0>;
L_0x6000003288c0 .functor AND 1, L_0x60000193ada0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000328930 .functor AND 1, L_0x6000003288c0, L_0x60000193ae40, C4<1>, C4<1>;
L_0x6000003289a0 .functor OR 1, L_0x600000328850, L_0x600000328930, C4<0>, C4<0>;
L_0x600000328a10 .functor BUFZ 1, L_0x6000003289a0, C4<0>, C4<0>, C4<0>;
L_0x600000328a80 .functor AND 1, L_0x60000193aee0, L_0x60000193af80, C4<1>, C4<1>;
L_0x600000328af0 .functor AND 1, L_0x60000193b160, L_0x60000193b200, C4<1>, C4<1>;
L_0x600000328b60 .functor AND 1, L_0x600000328af0, L_0x60000193b3e0, C4<1>, C4<1>;
v0x600001a0ad00_0 .net *"_ivl_101", 0 0, L_0x60000193b3e0;  1 drivers
L_0x14009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a0ad90_0 .net/2u *"_ivl_37", 2 0, L_0x14009a188;  1 drivers
v0x600001a0ae20_0 .net *"_ivl_39", 0 0, L_0x60000193ac60;  1 drivers
L_0x14009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001a0aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x14009a1d0;  1 drivers
v0x600001a0af40_0 .net *"_ivl_43", 0 0, L_0x60000193ad00;  1 drivers
v0x600001a0afd0_0 .net *"_ivl_46", 0 0, L_0x600000328850;  1 drivers
L_0x14009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a0b060_0 .net/2u *"_ivl_47", 2 0, L_0x14009a218;  1 drivers
v0x600001a0b0f0_0 .net *"_ivl_49", 0 0, L_0x60000193ada0;  1 drivers
v0x600001a0b180_0 .net *"_ivl_52", 0 0, L_0x6000003288c0;  1 drivers
v0x600001a0b210_0 .net *"_ivl_54", 0 0, L_0x60000193ae40;  1 drivers
v0x600001a0b2a0_0 .net *"_ivl_56", 0 0, L_0x600000328930;  1 drivers
L_0x14009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a0b330_0 .net/2u *"_ivl_61", 2 0, L_0x14009a260;  1 drivers
v0x600001a0b3c0_0 .net *"_ivl_63", 0 0, L_0x60000193aee0;  1 drivers
L_0x14009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001a0b450_0 .net/2u *"_ivl_65", 2 0, L_0x14009a2a8;  1 drivers
v0x600001a0b4e0_0 .net *"_ivl_67", 0 0, L_0x60000193af80;  1 drivers
L_0x14009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001a0b570_0 .net/2u *"_ivl_71", 2 0, L_0x14009a2f0;  1 drivers
L_0x14009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a0b600_0 .net/2u *"_ivl_75", 2 0, L_0x14009a338;  1 drivers
L_0x14009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001a0b690_0 .net/2u *"_ivl_81", 2 0, L_0x14009a3c8;  1 drivers
v0x600001a0b720_0 .net *"_ivl_83", 0 0, L_0x60000193b160;  1 drivers
v0x600001a0b7b0_0 .net *"_ivl_85", 0 0, L_0x60000193b200;  1 drivers
v0x600001a0b840_0 .net *"_ivl_88", 0 0, L_0x600000328af0;  1 drivers
v0x600001a0b8d0_0 .net *"_ivl_89", 31 0, L_0x60000193b2a0;  1 drivers
L_0x14009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0b960_0 .net *"_ivl_92", 15 0, L_0x14009a410;  1 drivers
L_0x14009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001a0b9f0_0 .net *"_ivl_93", 31 0, L_0x14009aa88;  1 drivers
L_0x14009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001a0ba80_0 .net/2u *"_ivl_97", 31 0, L_0x14009a458;  1 drivers
v0x600001a0bb10_0 .net *"_ivl_99", 31 0, L_0x60000193b340;  1 drivers
v0x600001a0bba0_0 .net "act_data", 31 0, v0x600001a73060_0;  1 drivers
v0x600001a0bc30 .array "act_h", 19 0;
v0x600001a0bc30_0 .net v0x600001a0bc30 0, 7 0, L_0x600000325180; 1 drivers
v0x600001a0bc30_1 .net v0x600001a0bc30 1, 7 0, v0x600001a155f0_0; 1 drivers
v0x600001a0bc30_2 .net v0x600001a0bc30 2, 7 0, v0x600001a16b50_0; 1 drivers
v0x600001a0bc30_3 .net v0x600001a0bc30 3, 7 0, v0x600001a18120_0; 1 drivers
v0x600001a0bc30_4 .net v0x600001a0bc30 4, 7 0, v0x600001a19680_0; 1 drivers
v0x600001a0bc30_5 .net v0x600001a0bc30 5, 7 0, L_0x600000325030; 1 drivers
v0x600001a0bc30_6 .net v0x600001a0bc30 6, 7 0, v0x600001a1abe0_0; 1 drivers
v0x600001a0bc30_7 .net v0x600001a0bc30 7, 7 0, v0x600001a1c1b0_0; 1 drivers
v0x600001a0bc30_8 .net v0x600001a0bc30 8, 7 0, v0x600001a1d710_0; 1 drivers
v0x600001a0bc30_9 .net v0x600001a0bc30 9, 7 0, v0x600001a1ec70_0; 1 drivers
v0x600001a0bc30_10 .net v0x600001a0bc30 10, 7 0, L_0x6000003250a0; 1 drivers
v0x600001a0bc30_11 .net v0x600001a0bc30 11, 7 0, v0x600001a00240_0; 1 drivers
v0x600001a0bc30_12 .net v0x600001a0bc30 12, 7 0, v0x600001a017a0_0; 1 drivers
v0x600001a0bc30_13 .net v0x600001a0bc30 13, 7 0, v0x600001a02d00_0; 1 drivers
v0x600001a0bc30_14 .net v0x600001a0bc30 14, 7 0, v0x600001a042d0_0; 1 drivers
v0x600001a0bc30_15 .net v0x600001a0bc30 15, 7 0, L_0x600000324f50; 1 drivers
v0x600001a0bc30_16 .net v0x600001a0bc30 16, 7 0, v0x600001a05830_0; 1 drivers
v0x600001a0bc30_17 .net v0x600001a0bc30 17, 7 0, v0x600001a06d90_0; 1 drivers
v0x600001a0bc30_18 .net v0x600001a0bc30 18, 7 0, v0x600001a08360_0; 1 drivers
v0x600001a0bc30_19 .net v0x600001a0bc30 19, 7 0, v0x600001a098c0_0; 1 drivers
v0x600001a0bcc0_0 .net "act_ready", 0 0, L_0x60000193b0c0;  1 drivers
v0x600001a0bd50_0 .net "act_valid", 0 0, v0x600001a73180_0;  1 drivers
v0x600001a0bde0_0 .net "busy", 0 0, L_0x600000328a80;  alias, 1 drivers
v0x600001a0be70_0 .net "cfg_k_tiles", 15 0, L_0x600001935860;  alias, 1 drivers
L_0x14009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001a0bf00_0 .net "clear_acc", 0 0, L_0x14009a4a0;  1 drivers
v0x600001a0c000_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0c090_0 .var "cycle_count", 15 0;
v0x600001a0c120_0 .var "cycle_count_next", 15 0;
v0x600001a14510_5 .array/port v0x600001a14510, 5;
v0x600001a0c1b0 .array "deskew_output", 3 0;
v0x600001a0c1b0_0 .net v0x600001a0c1b0 0, 31 0, v0x600001a14510_5; 1 drivers
v0x600001a14630_3 .array/port v0x600001a14630, 3;
v0x600001a0c1b0_1 .net v0x600001a0c1b0 1, 31 0, v0x600001a14630_3; 1 drivers
v0x600001a14750_1 .array/port v0x600001a14750, 1;
v0x600001a0c1b0_2 .net v0x600001a0c1b0 2, 31 0, v0x600001a14750_1; 1 drivers
v0x600001a0c1b0_3 .net v0x600001a0c1b0 3, 31 0, L_0x600000328620; 1 drivers
v0x600001a0c240_0 .net "done", 0 0, L_0x60000193b020;  alias, 1 drivers
L_0x14009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001a0c2d0_0 .net "drain_delay", 15 0, L_0x14009a380;  1 drivers
v0x600001a0c360_0 .net "pe_enable", 0 0, L_0x6000003289a0;  1 drivers
v0x600001a0c3f0 .array "psum_bottom", 3 0;
v0x600001a0c3f0_0 .net v0x600001a0c3f0 0, 31 0, L_0x600000328310; 1 drivers
v0x600001a0c3f0_1 .net v0x600001a0c3f0 1, 31 0, L_0x6000003283f0; 1 drivers
v0x600001a0c3f0_2 .net v0x600001a0c3f0 2, 31 0, L_0x6000003284d0; 1 drivers
v0x600001a0c3f0_3 .net v0x600001a0c3f0 3, 31 0, L_0x6000003285b0; 1 drivers
L_0x140098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0c480 .array "psum_v", 19 0;
v0x600001a0c480_0 .net v0x600001a0c480 0, 31 0, L_0x140098568; 1 drivers
L_0x1400985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0c480_1 .net v0x600001a0c480 1, 31 0, L_0x1400985b0; 1 drivers
L_0x1400985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0c480_2 .net v0x600001a0c480 2, 31 0, L_0x1400985f8; 1 drivers
L_0x140098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0c480_3 .net v0x600001a0c480 3, 31 0, L_0x140098640; 1 drivers
v0x600001a0c480_4 .net v0x600001a0c480 4, 31 0, v0x600001a15b00_0; 1 drivers
v0x600001a0c480_5 .net v0x600001a0c480 5, 31 0, v0x600001a17060_0; 1 drivers
v0x600001a0c480_6 .net v0x600001a0c480 6, 31 0, v0x600001a18630_0; 1 drivers
v0x600001a0c480_7 .net v0x600001a0c480 7, 31 0, v0x600001a19b90_0; 1 drivers
v0x600001a0c480_8 .net v0x600001a0c480 8, 31 0, v0x600001a1b0f0_0; 1 drivers
v0x600001a0c480_9 .net v0x600001a0c480 9, 31 0, v0x600001a1c6c0_0; 1 drivers
v0x600001a0c480_10 .net v0x600001a0c480 10, 31 0, v0x600001a1dc20_0; 1 drivers
v0x600001a0c480_11 .net v0x600001a0c480 11, 31 0, v0x600001a1f180_0; 1 drivers
v0x600001a0c480_12 .net v0x600001a0c480 12, 31 0, v0x600001a00750_0; 1 drivers
v0x600001a0c480_13 .net v0x600001a0c480 13, 31 0, v0x600001a01cb0_0; 1 drivers
v0x600001a0c480_14 .net v0x600001a0c480 14, 31 0, v0x600001a03210_0; 1 drivers
v0x600001a0c480_15 .net v0x600001a0c480 15, 31 0, v0x600001a047e0_0; 1 drivers
v0x600001a0c480_16 .net v0x600001a0c480 16, 31 0, v0x600001a05d40_0; 1 drivers
v0x600001a0c480_17 .net v0x600001a0c480 17, 31 0, v0x600001a072a0_0; 1 drivers
v0x600001a0c480_18 .net v0x600001a0c480 18, 31 0, v0x600001a08870_0; 1 drivers
v0x600001a0c480_19 .net v0x600001a0c480 19, 31 0, v0x600001a09dd0_0; 1 drivers
v0x600001a0c510_0 .net "result_data", 127 0, L_0x60000193abc0;  alias, 1 drivers
L_0x14009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001a0c5a0_0 .net "result_ready", 0 0, L_0x14009a4e8;  1 drivers
v0x600001a0c630_0 .net "result_valid", 0 0, L_0x600000328b60;  alias, 1 drivers
v0x600001a0c6c0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a0c750_0 .net "skew_enable", 0 0, L_0x600000328a10;  1 drivers
v0x600001a0c7e0 .array "skew_input", 3 0;
v0x600001a0c7e0_0 .net v0x600001a0c7e0 0, 7 0, L_0x6000019359a0; 1 drivers
v0x600001a0c7e0_1 .net v0x600001a0c7e0 1, 7 0, L_0x600001935ae0; 1 drivers
v0x600001a0c7e0_2 .net v0x600001a0c7e0 2, 7 0, L_0x600001935c20; 1 drivers
v0x600001a0c7e0_3 .net v0x600001a0c7e0 3, 7 0, L_0x600001935d60; 1 drivers
v0x600001a0c870 .array "skew_output", 3 0;
v0x600001a0c870_0 .net v0x600001a0c870 0, 7 0, v0x600001a14870_0; 1 drivers
v0x600001a0c870_1 .net v0x600001a0c870 1, 7 0, v0x600001a14b40_0; 1 drivers
v0x600001a0c870_2 .net v0x600001a0c870 2, 7 0, v0x600001a14e10_0; 1 drivers
v0x600001a0c870_3 .net v0x600001a0c870 3, 7 0, v0x600001a150e0_0; 1 drivers
v0x600001a0c900_0 .net "start", 0 0, v0x600001a75680_0;  1 drivers
v0x600001a0c990_0 .var "state", 2 0;
v0x600001a0ca20_0 .var "state_next", 2 0;
v0x600001a0cab0_0 .net "weight_load_col", 1 0, v0x600001a76b50_0;  1 drivers
v0x600001a0cb40_0 .net "weight_load_data", 31 0, L_0x60000193b480;  1 drivers
v0x600001a0cbd0_0 .net "weight_load_en", 0 0, v0x600001a76be0_0;  1 drivers
E_0x600003d6a1c0/0 .event anyedge, v0x600001a0c990_0, v0x600001a0c090_0, v0x600001a0c900_0, v0x600001a0cbd0_0;
E_0x600003d6a1c0/1 .event anyedge, v0x600001a0be70_0, v0x600001a0c2d0_0;
E_0x600003d6a1c0 .event/or E_0x600003d6a1c0/0, E_0x600003d6a1c0/1;
L_0x600001935900 .part v0x600001a73060_0, 0, 8;
L_0x140098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000019359a0 .functor MUXZ 8, L_0x140098448, L_0x600001935900, v0x600001a73180_0, C4<>;
L_0x600001935a40 .part v0x600001a73060_0, 8, 8;
L_0x140098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001935ae0 .functor MUXZ 8, L_0x140098490, L_0x600001935a40, v0x600001a73180_0, C4<>;
L_0x600001935b80 .part v0x600001a73060_0, 16, 8;
L_0x1400984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001935c20 .functor MUXZ 8, L_0x1400984d8, L_0x600001935b80, v0x600001a73180_0, C4<>;
L_0x600001935cc0 .part v0x600001a73060_0, 24, 8;
L_0x140098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001935d60 .functor MUXZ 8, L_0x140098520, L_0x600001935cc0, v0x600001a73180_0, C4<>;
L_0x600001935f40 .part L_0x60000193b480, 0, 8;
L_0x600001936760 .part L_0x60000193b480, 0, 8;
L_0x600001936f80 .part L_0x60000193b480, 0, 8;
L_0x6000019377a0 .part L_0x60000193b480, 0, 8;
L_0x600001933b60 .part L_0x60000193b480, 8, 8;
L_0x600001933840 .part L_0x60000193b480, 8, 8;
L_0x600001932bc0 .part L_0x60000193b480, 8, 8;
L_0x600001931f40 .part L_0x60000193b480, 8, 8;
L_0x6000019315e0 .part L_0x60000193b480, 16, 8;
L_0x600001930f00 .part L_0x60000193b480, 16, 8;
L_0x600001932260 .part L_0x60000193b480, 16, 8;
L_0x600001938460 .part L_0x60000193b480, 16, 8;
L_0x600001938c80 .part L_0x60000193b480, 24, 8;
L_0x6000019394a0 .part L_0x60000193b480, 24, 8;
L_0x600001939cc0 .part L_0x60000193b480, 24, 8;
L_0x60000193a4e0 .part L_0x60000193b480, 24, 8;
L_0x60000193abc0 .concat8 [ 32 32 32 32], L_0x600000328690, L_0x600000328700, L_0x600000328770, L_0x6000003287e0;
L_0x60000193ac60 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a188;
L_0x60000193ad00 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a1d0;
L_0x60000193ada0 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a218;
L_0x60000193ae40 .reduce/nor v0x600001a76be0_0;
L_0x60000193aee0 .cmp/ne 3, v0x600001a0c990_0, L_0x14009a260;
L_0x60000193af80 .cmp/ne 3, v0x600001a0c990_0, L_0x14009a2a8;
L_0x60000193b020 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a2f0;
L_0x60000193b0c0 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a338;
L_0x60000193b160 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a3c8;
L_0x60000193b200 .cmp/ge 16, v0x600001a0c090_0, L_0x14009a380;
L_0x60000193b2a0 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x14009a410;
L_0x60000193b340 .arith/sum 32, L_0x14009aa88, L_0x14009a458;
L_0x60000193b3e0 .cmp/gt 32, L_0x60000193b340, L_0x60000193b2a0;
S_0x14fe89440 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600000629900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000629940 .param/l "col" 1 7 248, +C4<00>;
L_0x600000328310 .functor BUFZ 32, v0x600001a05d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe86df0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14fe89440;
 .timescale 0 0;
v0x600001a14510 .array "delay_stages", 5 0, 31 0;
v0x600001a145a0_0 .var/i "i", 31 0;
S_0x14fe847a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600000629980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000006299c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000003283f0 .functor BUFZ 32, v0x600001a072a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe82150 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14fe847a0;
 .timescale 0 0;
v0x600001a14630 .array "delay_stages", 3 0, 31 0;
v0x600001a146c0_0 .var/i "i", 31 0;
S_0x14fe7fb00 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600000629a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000629a40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000003284d0 .functor BUFZ 32, v0x600001a08870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe7d4b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14fe7fb00;
 .timescale 0 0;
v0x600001a14750 .array "delay_stages", 1 0, 31 0;
v0x600001a147e0_0 .var/i "i", 31 0;
S_0x14fe7ae60 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600000629a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600000629ac0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000003285b0 .functor BUFZ 32, v0x600001a09dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe78810 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14fe7ae60;
 .timescale 0 0;
L_0x600000328620 .functor BUFZ 32, L_0x6000003285b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe761c0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6a440 .param/l "row" 1 7 142, +C4<00>;
v0x600001a14900_0 .net *"_ivl_1", 7 0, L_0x600001935900;  1 drivers
v0x600001a14990_0 .net/2u *"_ivl_2", 7 0, L_0x140098448;  1 drivers
S_0x14fe73b70 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14fe761c0;
 .timescale 0 0;
v0x600001a14870_0 .var "out_reg", 7 0;
S_0x14fe71520 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6a4c0 .param/l "row" 1 7 142, +C4<01>;
v0x600001a14bd0_0 .net *"_ivl_1", 7 0, L_0x600001935a40;  1 drivers
v0x600001a14c60_0 .net/2u *"_ivl_2", 7 0, L_0x140098490;  1 drivers
S_0x14fe6eed0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe71520;
 .timescale 0 0;
v0x600001a14a20 .array "delay_stages", 0 0, 7 0;
v0x600001a14ab0_0 .var/i "i", 31 0;
v0x600001a14b40_0 .var "out_reg", 7 0;
S_0x14fe6c880 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6a540 .param/l "row" 1 7 142, +C4<010>;
v0x600001a14ea0_0 .net *"_ivl_1", 7 0, L_0x600001935b80;  1 drivers
v0x600001a14f30_0 .net/2u *"_ivl_2", 7 0, L_0x1400984d8;  1 drivers
S_0x14fe20760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe6c880;
 .timescale 0 0;
v0x600001a14cf0 .array "delay_stages", 1 0, 7 0;
v0x600001a14d80_0 .var/i "i", 31 0;
v0x600001a14e10_0 .var "out_reg", 7 0;
S_0x14fe208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6a5c0 .param/l "row" 1 7 142, +C4<011>;
v0x600001a15170_0 .net *"_ivl_1", 7 0, L_0x600001935cc0;  1 drivers
v0x600001a15200_0 .net/2u *"_ivl_2", 7 0, L_0x140098520;  1 drivers
S_0x14fe0baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe208d0;
 .timescale 0 0;
v0x600001a14fc0 .array "delay_stages", 2 0, 7 0;
v0x600001a15050_0 .var/i "i", 31 0;
v0x600001a150e0_0 .var "out_reg", 7 0;
S_0x14fe0bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6a400 .param/l "row" 1 7 213, +C4<00>;
S_0x14fe19c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe0bc10;
 .timescale 0 0;
P_0x600003d6a680 .param/l "col" 1 7 214, +C4<00>;
L_0x600000324fc0 .functor AND 1, v0x600001a76be0_0, L_0x600001935ea0, C4<1>, C4<1>;
L_0x600000324e70 .functor AND 1, L_0x600001936080, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000324ee0 .functor OR 1, L_0x600001935fe0, L_0x600000324e70, C4<0>, C4<0>;
L_0x600000324d90 .functor AND 1, L_0x14009a4a0, L_0x600000324ee0, C4<1>, C4<1>;
L_0x600000324e00 .functor AND 1, L_0x600000324d90, L_0x6000019361c0, C4<1>, C4<1>;
v0x600001a15dd0_0 .net *"_ivl_0", 2 0, L_0x600001935e00;  1 drivers
L_0x140098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a15e60_0 .net/2u *"_ivl_11", 2 0, L_0x140098718;  1 drivers
v0x600001a15ef0_0 .net *"_ivl_13", 0 0, L_0x600001935fe0;  1 drivers
L_0x140098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a15f80_0 .net/2u *"_ivl_15", 2 0, L_0x140098760;  1 drivers
v0x600001a16010_0 .net *"_ivl_17", 0 0, L_0x600001936080;  1 drivers
v0x600001a160a0_0 .net *"_ivl_20", 0 0, L_0x600000324e70;  1 drivers
v0x600001a16130_0 .net *"_ivl_22", 0 0, L_0x600000324ee0;  1 drivers
v0x600001a161c0_0 .net *"_ivl_24", 0 0, L_0x600000324d90;  1 drivers
v0x600001a16250_0 .net *"_ivl_25", 31 0, L_0x600001936120;  1 drivers
L_0x1400987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a162e0_0 .net *"_ivl_28", 15 0, L_0x1400987a8;  1 drivers
L_0x1400987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a16370_0 .net/2u *"_ivl_29", 31 0, L_0x1400987f0;  1 drivers
L_0x140098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a16400_0 .net *"_ivl_3", 0 0, L_0x140098688;  1 drivers
v0x600001a16490_0 .net *"_ivl_31", 0 0, L_0x6000019361c0;  1 drivers
L_0x1400986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a16520_0 .net/2u *"_ivl_4", 2 0, L_0x1400986d0;  1 drivers
v0x600001a165b0_0 .net *"_ivl_6", 0 0, L_0x600001935ea0;  1 drivers
v0x600001a16640_0 .net "do_clear", 0 0, L_0x600000324e00;  1 drivers
v0x600001a166d0_0 .net "load_weight", 0 0, L_0x600000324fc0;  1 drivers
v0x600001a16760_0 .net "weight_in", 7 0, L_0x600001935f40;  1 drivers
L_0x600001935e00 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140098688;
L_0x600001935ea0 .cmp/eq 3, L_0x600001935e00, L_0x1400986d0;
L_0x600001935fe0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098718;
L_0x600001936080 .cmp/eq 3, v0x600001a0c990_0, L_0x140098760;
L_0x600001936120 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x1400987a8;
L_0x6000019361c0 .cmp/eq 32, L_0x600001936120, L_0x1400987f0;
S_0x14fe19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a15290_0 .net *"_ivl_11", 0 0, L_0x600001936440;  1 drivers
v0x600001a15320_0 .net *"_ivl_12", 15 0, L_0x6000019364e0;  1 drivers
v0x600001a153b0_0 .net/s *"_ivl_4", 15 0, L_0x600001936260;  1 drivers
v0x600001a15440_0 .net/s *"_ivl_6", 15 0, L_0x600001936300;  1 drivers
v0x600001a154d0_0 .net/s "a_signed", 7 0, v0x600001a15680_0;  1 drivers
v0x600001a15560_0 .net "act_in", 7 0, L_0x600000325180;  alias, 1 drivers
v0x600001a155f0_0 .var "act_out", 7 0;
v0x600001a15680_0 .var "act_reg", 7 0;
v0x600001a15710_0 .net "clear_acc", 0 0, L_0x600000324e00;  alias, 1 drivers
v0x600001a157a0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a15830_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a158c0_0 .net "load_weight", 0 0, L_0x600000324fc0;  alias, 1 drivers
v0x600001a15950_0 .net/s "product", 15 0, L_0x6000019363a0;  1 drivers
v0x600001a159e0_0 .net/s "product_ext", 31 0, L_0x600001936580;  1 drivers
v0x600001a15a70_0 .net "psum_in", 31 0, L_0x140098568;  alias, 1 drivers
v0x600001a15b00_0 .var "psum_out", 31 0;
v0x600001a15b90_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a15c20_0 .net/s "w_signed", 7 0, v0x600001a15d40_0;  1 drivers
v0x600001a15cb0_0 .net "weight_in", 7 0, L_0x600001935f40;  alias, 1 drivers
v0x600001a15d40_0 .var "weight_reg", 7 0;
L_0x600001936260 .extend/s 16, v0x600001a15680_0;
L_0x600001936300 .extend/s 16, v0x600001a15d40_0;
L_0x6000019363a0 .arith/mult 16, L_0x600001936260, L_0x600001936300;
L_0x600001936440 .part L_0x6000019363a0, 15, 1;
LS_0x6000019364e0_0_0 .concat [ 1 1 1 1], L_0x600001936440, L_0x600001936440, L_0x600001936440, L_0x600001936440;
LS_0x6000019364e0_0_4 .concat [ 1 1 1 1], L_0x600001936440, L_0x600001936440, L_0x600001936440, L_0x600001936440;
LS_0x6000019364e0_0_8 .concat [ 1 1 1 1], L_0x600001936440, L_0x600001936440, L_0x600001936440, L_0x600001936440;
LS_0x6000019364e0_0_12 .concat [ 1 1 1 1], L_0x600001936440, L_0x600001936440, L_0x600001936440, L_0x600001936440;
L_0x6000019364e0 .concat [ 4 4 4 4], LS_0x6000019364e0_0_0, LS_0x6000019364e0_0_4, LS_0x6000019364e0_0_8, LS_0x6000019364e0_0_12;
L_0x600001936580 .concat [ 16 16 0 0], L_0x6000019363a0, L_0x6000019364e0;
S_0x14fe1c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe0bc10;
 .timescale 0 0;
P_0x600003d6a800 .param/l "col" 1 7 214, +C4<01>;
L_0x600000324bd0 .functor AND 1, v0x600001a76be0_0, L_0x6000019366c0, C4<1>, C4<1>;
L_0x600000324c40 .functor AND 1, L_0x6000019368a0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000325ff0 .functor OR 1, L_0x600001936800, L_0x600000324c40, C4<0>, C4<0>;
L_0x600000325c70 .functor AND 1, L_0x14009a4a0, L_0x600000325ff0, C4<1>, C4<1>;
L_0x600000325c00 .functor AND 1, L_0x600000325c70, L_0x6000019369e0, C4<1>, C4<1>;
v0x600001a17330_0 .net *"_ivl_0", 2 0, L_0x600001936620;  1 drivers
L_0x1400988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a173c0_0 .net/2u *"_ivl_11", 2 0, L_0x1400988c8;  1 drivers
v0x600001a17450_0 .net *"_ivl_13", 0 0, L_0x600001936800;  1 drivers
L_0x140098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a174e0_0 .net/2u *"_ivl_15", 2 0, L_0x140098910;  1 drivers
v0x600001a17570_0 .net *"_ivl_17", 0 0, L_0x6000019368a0;  1 drivers
v0x600001a17600_0 .net *"_ivl_20", 0 0, L_0x600000324c40;  1 drivers
v0x600001a17690_0 .net *"_ivl_22", 0 0, L_0x600000325ff0;  1 drivers
v0x600001a17720_0 .net *"_ivl_24", 0 0, L_0x600000325c70;  1 drivers
v0x600001a177b0_0 .net *"_ivl_25", 31 0, L_0x600001936940;  1 drivers
L_0x140098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a17840_0 .net *"_ivl_28", 15 0, L_0x140098958;  1 drivers
L_0x1400989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a178d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400989a0;  1 drivers
L_0x140098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a17960_0 .net *"_ivl_3", 0 0, L_0x140098838;  1 drivers
v0x600001a179f0_0 .net *"_ivl_31", 0 0, L_0x6000019369e0;  1 drivers
L_0x140098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001a17a80_0 .net/2u *"_ivl_4", 2 0, L_0x140098880;  1 drivers
v0x600001a17b10_0 .net *"_ivl_6", 0 0, L_0x6000019366c0;  1 drivers
v0x600001a17ba0_0 .net "do_clear", 0 0, L_0x600000325c00;  1 drivers
v0x600001a17c30_0 .net "load_weight", 0 0, L_0x600000324bd0;  1 drivers
v0x600001a17cc0_0 .net "weight_in", 7 0, L_0x600001936760;  1 drivers
L_0x600001936620 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140098838;
L_0x6000019366c0 .cmp/eq 3, L_0x600001936620, L_0x140098880;
L_0x600001936800 .cmp/eq 3, v0x600001a0c990_0, L_0x1400988c8;
L_0x6000019368a0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098910;
L_0x600001936940 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140098958;
L_0x6000019369e0 .cmp/eq 32, L_0x600001936940, L_0x1400989a0;
S_0x14fe1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a167f0_0 .net *"_ivl_11", 0 0, L_0x600001936c60;  1 drivers
v0x600001a16880_0 .net *"_ivl_12", 15 0, L_0x600001936d00;  1 drivers
v0x600001a16910_0 .net/s *"_ivl_4", 15 0, L_0x600001936a80;  1 drivers
v0x600001a169a0_0 .net/s *"_ivl_6", 15 0, L_0x600001936b20;  1 drivers
v0x600001a16a30_0 .net/s "a_signed", 7 0, v0x600001a16be0_0;  1 drivers
v0x600001a16ac0_0 .net "act_in", 7 0, v0x600001a155f0_0;  alias, 1 drivers
v0x600001a16b50_0 .var "act_out", 7 0;
v0x600001a16be0_0 .var "act_reg", 7 0;
v0x600001a16c70_0 .net "clear_acc", 0 0, L_0x600000325c00;  alias, 1 drivers
v0x600001a16d00_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a16d90_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a16e20_0 .net "load_weight", 0 0, L_0x600000324bd0;  alias, 1 drivers
v0x600001a16eb0_0 .net/s "product", 15 0, L_0x600001936bc0;  1 drivers
v0x600001a16f40_0 .net/s "product_ext", 31 0, L_0x600001936da0;  1 drivers
v0x600001a16fd0_0 .net "psum_in", 31 0, L_0x1400985b0;  alias, 1 drivers
v0x600001a17060_0 .var "psum_out", 31 0;
v0x600001a170f0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a17180_0 .net/s "w_signed", 7 0, v0x600001a172a0_0;  1 drivers
v0x600001a17210_0 .net "weight_in", 7 0, L_0x600001936760;  alias, 1 drivers
v0x600001a172a0_0 .var "weight_reg", 7 0;
L_0x600001936a80 .extend/s 16, v0x600001a16be0_0;
L_0x600001936b20 .extend/s 16, v0x600001a172a0_0;
L_0x600001936bc0 .arith/mult 16, L_0x600001936a80, L_0x600001936b20;
L_0x600001936c60 .part L_0x600001936bc0, 15, 1;
LS_0x600001936d00_0_0 .concat [ 1 1 1 1], L_0x600001936c60, L_0x600001936c60, L_0x600001936c60, L_0x600001936c60;
LS_0x600001936d00_0_4 .concat [ 1 1 1 1], L_0x600001936c60, L_0x600001936c60, L_0x600001936c60, L_0x600001936c60;
LS_0x600001936d00_0_8 .concat [ 1 1 1 1], L_0x600001936c60, L_0x600001936c60, L_0x600001936c60, L_0x600001936c60;
LS_0x600001936d00_0_12 .concat [ 1 1 1 1], L_0x600001936c60, L_0x600001936c60, L_0x600001936c60, L_0x600001936c60;
L_0x600001936d00 .concat [ 4 4 4 4], LS_0x600001936d00_0_0, LS_0x600001936d00_0_4, LS_0x600001936d00_0_8, LS_0x600001936d00_0_12;
L_0x600001936da0 .concat [ 16 16 0 0], L_0x600001936bc0, L_0x600001936d00;
S_0x14fe0ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe0bc10;
 .timescale 0 0;
P_0x600003d6a900 .param/l "col" 1 7 214, +C4<010>;
L_0x600000324070 .functor AND 1, v0x600001a76be0_0, L_0x600001936ee0, C4<1>, C4<1>;
L_0x6000003241c0 .functor AND 1, L_0x6000019370c0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000324150 .functor OR 1, L_0x600001937020, L_0x6000003241c0, C4<0>, C4<0>;
L_0x6000003240e0 .functor AND 1, L_0x14009a4a0, L_0x600000324150, C4<1>, C4<1>;
L_0x600000324540 .functor AND 1, L_0x6000003240e0, L_0x600001937200, C4<1>, C4<1>;
v0x600001a18900_0 .net *"_ivl_0", 3 0, L_0x600001936e40;  1 drivers
L_0x140098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a18990_0 .net/2u *"_ivl_11", 2 0, L_0x140098a78;  1 drivers
v0x600001a18a20_0 .net *"_ivl_13", 0 0, L_0x600001937020;  1 drivers
L_0x140098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a18ab0_0 .net/2u *"_ivl_15", 2 0, L_0x140098ac0;  1 drivers
v0x600001a18b40_0 .net *"_ivl_17", 0 0, L_0x6000019370c0;  1 drivers
v0x600001a18bd0_0 .net *"_ivl_20", 0 0, L_0x6000003241c0;  1 drivers
v0x600001a18c60_0 .net *"_ivl_22", 0 0, L_0x600000324150;  1 drivers
v0x600001a18cf0_0 .net *"_ivl_24", 0 0, L_0x6000003240e0;  1 drivers
v0x600001a18d80_0 .net *"_ivl_25", 31 0, L_0x600001937160;  1 drivers
L_0x140098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a18e10_0 .net *"_ivl_28", 15 0, L_0x140098b08;  1 drivers
L_0x140098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a18ea0_0 .net/2u *"_ivl_29", 31 0, L_0x140098b50;  1 drivers
L_0x1400989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a18f30_0 .net *"_ivl_3", 1 0, L_0x1400989e8;  1 drivers
v0x600001a18fc0_0 .net *"_ivl_31", 0 0, L_0x600001937200;  1 drivers
L_0x140098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001a19050_0 .net/2u *"_ivl_4", 3 0, L_0x140098a30;  1 drivers
v0x600001a190e0_0 .net *"_ivl_6", 0 0, L_0x600001936ee0;  1 drivers
v0x600001a19170_0 .net "do_clear", 0 0, L_0x600000324540;  1 drivers
v0x600001a19200_0 .net "load_weight", 0 0, L_0x600000324070;  1 drivers
v0x600001a19290_0 .net "weight_in", 7 0, L_0x600001936f80;  1 drivers
L_0x600001936e40 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x1400989e8;
L_0x600001936ee0 .cmp/eq 4, L_0x600001936e40, L_0x140098a30;
L_0x600001937020 .cmp/eq 3, v0x600001a0c990_0, L_0x140098a78;
L_0x6000019370c0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098ac0;
L_0x600001937160 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140098b08;
L_0x600001937200 .cmp/eq 32, L_0x600001937160, L_0x140098b50;
S_0x14fe100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a17d50_0 .net *"_ivl_11", 0 0, L_0x600001937480;  1 drivers
v0x600001a17de0_0 .net *"_ivl_12", 15 0, L_0x600001937520;  1 drivers
v0x600001a17e70_0 .net/s *"_ivl_4", 15 0, L_0x6000019372a0;  1 drivers
v0x600001a17f00_0 .net/s *"_ivl_6", 15 0, L_0x600001937340;  1 drivers
v0x600001a18000_0 .net/s "a_signed", 7 0, v0x600001a181b0_0;  1 drivers
v0x600001a18090_0 .net "act_in", 7 0, v0x600001a16b50_0;  alias, 1 drivers
v0x600001a18120_0 .var "act_out", 7 0;
v0x600001a181b0_0 .var "act_reg", 7 0;
v0x600001a18240_0 .net "clear_acc", 0 0, L_0x600000324540;  alias, 1 drivers
v0x600001a182d0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a18360_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a183f0_0 .net "load_weight", 0 0, L_0x600000324070;  alias, 1 drivers
v0x600001a18480_0 .net/s "product", 15 0, L_0x6000019373e0;  1 drivers
v0x600001a18510_0 .net/s "product_ext", 31 0, L_0x6000019375c0;  1 drivers
v0x600001a185a0_0 .net "psum_in", 31 0, L_0x1400985f8;  alias, 1 drivers
v0x600001a18630_0 .var "psum_out", 31 0;
v0x600001a186c0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a18750_0 .net/s "w_signed", 7 0, v0x600001a18870_0;  1 drivers
v0x600001a187e0_0 .net "weight_in", 7 0, L_0x600001936f80;  alias, 1 drivers
v0x600001a18870_0 .var "weight_reg", 7 0;
L_0x6000019372a0 .extend/s 16, v0x600001a181b0_0;
L_0x600001937340 .extend/s 16, v0x600001a18870_0;
L_0x6000019373e0 .arith/mult 16, L_0x6000019372a0, L_0x600001937340;
L_0x600001937480 .part L_0x6000019373e0, 15, 1;
LS_0x600001937520_0_0 .concat [ 1 1 1 1], L_0x600001937480, L_0x600001937480, L_0x600001937480, L_0x600001937480;
LS_0x600001937520_0_4 .concat [ 1 1 1 1], L_0x600001937480, L_0x600001937480, L_0x600001937480, L_0x600001937480;
LS_0x600001937520_0_8 .concat [ 1 1 1 1], L_0x600001937480, L_0x600001937480, L_0x600001937480, L_0x600001937480;
LS_0x600001937520_0_12 .concat [ 1 1 1 1], L_0x600001937480, L_0x600001937480, L_0x600001937480, L_0x600001937480;
L_0x600001937520 .concat [ 4 4 4 4], LS_0x600001937520_0_0, LS_0x600001937520_0_4, LS_0x600001937520_0_8, LS_0x600001937520_0_12;
L_0x6000019375c0 .concat [ 16 16 0 0], L_0x6000019373e0, L_0x600001937520;
S_0x14fe04b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe0bc10;
 .timescale 0 0;
P_0x600003d6a7c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000326450 .functor AND 1, v0x600001a76be0_0, L_0x600001937700, C4<1>, C4<1>;
L_0x6000003264c0 .functor AND 1, L_0x6000019378e0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000326530 .functor OR 1, L_0x600001937840, L_0x6000003264c0, C4<0>, C4<0>;
L_0x6000003265a0 .functor AND 1, L_0x14009a4a0, L_0x600000326530, C4<1>, C4<1>;
L_0x600000326610 .functor AND 1, L_0x6000003265a0, L_0x600001937a20, C4<1>, C4<1>;
v0x600001a19e60_0 .net *"_ivl_0", 3 0, L_0x600001937660;  1 drivers
L_0x140098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a19ef0_0 .net/2u *"_ivl_11", 2 0, L_0x140098c28;  1 drivers
v0x600001a19f80_0 .net *"_ivl_13", 0 0, L_0x600001937840;  1 drivers
L_0x140098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1a010_0 .net/2u *"_ivl_15", 2 0, L_0x140098c70;  1 drivers
v0x600001a1a0a0_0 .net *"_ivl_17", 0 0, L_0x6000019378e0;  1 drivers
v0x600001a1a130_0 .net *"_ivl_20", 0 0, L_0x6000003264c0;  1 drivers
v0x600001a1a1c0_0 .net *"_ivl_22", 0 0, L_0x600000326530;  1 drivers
v0x600001a1a250_0 .net *"_ivl_24", 0 0, L_0x6000003265a0;  1 drivers
v0x600001a1a2e0_0 .net *"_ivl_25", 31 0, L_0x600001937980;  1 drivers
L_0x140098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1a370_0 .net *"_ivl_28", 15 0, L_0x140098cb8;  1 drivers
L_0x140098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1a400_0 .net/2u *"_ivl_29", 31 0, L_0x140098d00;  1 drivers
L_0x140098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a1a490_0 .net *"_ivl_3", 1 0, L_0x140098b98;  1 drivers
v0x600001a1a520_0 .net *"_ivl_31", 0 0, L_0x600001937a20;  1 drivers
L_0x140098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001a1a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x140098be0;  1 drivers
v0x600001a1a640_0 .net *"_ivl_6", 0 0, L_0x600001937700;  1 drivers
v0x600001a1a6d0_0 .net "do_clear", 0 0, L_0x600000326610;  1 drivers
v0x600001a1a760_0 .net "load_weight", 0 0, L_0x600000326450;  1 drivers
v0x600001a1a7f0_0 .net "weight_in", 7 0, L_0x6000019377a0;  1 drivers
L_0x600001937660 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140098b98;
L_0x600001937700 .cmp/eq 4, L_0x600001937660, L_0x140098be0;
L_0x600001937840 .cmp/eq 3, v0x600001a0c990_0, L_0x140098c28;
L_0x6000019378e0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098c70;
L_0x600001937980 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140098cb8;
L_0x600001937a20 .cmp/eq 32, L_0x600001937980, L_0x140098d00;
S_0x14fe04c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe04b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a19320_0 .net *"_ivl_11", 0 0, L_0x600001937ca0;  1 drivers
v0x600001a193b0_0 .net *"_ivl_12", 15 0, L_0x600001937d40;  1 drivers
v0x600001a19440_0 .net/s *"_ivl_4", 15 0, L_0x600001937ac0;  1 drivers
v0x600001a194d0_0 .net/s *"_ivl_6", 15 0, L_0x600001937b60;  1 drivers
v0x600001a19560_0 .net/s "a_signed", 7 0, v0x600001a19710_0;  1 drivers
v0x600001a195f0_0 .net "act_in", 7 0, v0x600001a18120_0;  alias, 1 drivers
v0x600001a19680_0 .var "act_out", 7 0;
v0x600001a19710_0 .var "act_reg", 7 0;
v0x600001a197a0_0 .net "clear_acc", 0 0, L_0x600000326610;  alias, 1 drivers
v0x600001a19830_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a198c0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a19950_0 .net "load_weight", 0 0, L_0x600000326450;  alias, 1 drivers
v0x600001a199e0_0 .net/s "product", 15 0, L_0x600001937c00;  1 drivers
v0x600001a19a70_0 .net/s "product_ext", 31 0, L_0x600001937de0;  1 drivers
v0x600001a19b00_0 .net "psum_in", 31 0, L_0x140098640;  alias, 1 drivers
v0x600001a19b90_0 .var "psum_out", 31 0;
v0x600001a19c20_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a19cb0_0 .net/s "w_signed", 7 0, v0x600001a19dd0_0;  1 drivers
v0x600001a19d40_0 .net "weight_in", 7 0, L_0x6000019377a0;  alias, 1 drivers
v0x600001a19dd0_0 .var "weight_reg", 7 0;
L_0x600001937ac0 .extend/s 16, v0x600001a19710_0;
L_0x600001937b60 .extend/s 16, v0x600001a19dd0_0;
L_0x600001937c00 .arith/mult 16, L_0x600001937ac0, L_0x600001937b60;
L_0x600001937ca0 .part L_0x600001937c00, 15, 1;
LS_0x600001937d40_0_0 .concat [ 1 1 1 1], L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0;
LS_0x600001937d40_0_4 .concat [ 1 1 1 1], L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0;
LS_0x600001937d40_0_8 .concat [ 1 1 1 1], L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0;
LS_0x600001937d40_0_12 .concat [ 1 1 1 1], L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0, L_0x600001937ca0;
L_0x600001937d40 .concat [ 4 4 4 4], LS_0x600001937d40_0_0, LS_0x600001937d40_0_4, LS_0x600001937d40_0_8, LS_0x600001937d40_0_12;
L_0x600001937de0 .concat [ 16 16 0 0], L_0x600001937c00, L_0x600001937d40;
S_0x14fe16100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6aac0 .param/l "row" 1 7 213, +C4<01>;
S_0x14fe16270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe16100;
 .timescale 0 0;
P_0x600003d6ab40 .param/l "col" 1 7 214, +C4<00>;
L_0x600000326760 .functor AND 1, v0x600001a76be0_0, L_0x600001937f20, C4<1>, C4<1>;
L_0x600000326840 .functor AND 1, L_0x6000019337a0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x6000003268b0 .functor OR 1, L_0x600001933a20, L_0x600000326840, C4<0>, C4<0>;
L_0x600000326920 .functor AND 1, L_0x14009a4a0, L_0x6000003268b0, C4<1>, C4<1>;
L_0x600000326990 .functor AND 1, L_0x600000326920, L_0x600001933660, C4<1>, C4<1>;
v0x600001a1b3c0_0 .net *"_ivl_0", 2 0, L_0x600001937e80;  1 drivers
L_0x140098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a1b450_0 .net/2u *"_ivl_11", 2 0, L_0x140098dd8;  1 drivers
v0x600001a1b4e0_0 .net *"_ivl_13", 0 0, L_0x600001933a20;  1 drivers
L_0x140098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1b570_0 .net/2u *"_ivl_15", 2 0, L_0x140098e20;  1 drivers
v0x600001a1b600_0 .net *"_ivl_17", 0 0, L_0x6000019337a0;  1 drivers
v0x600001a1b690_0 .net *"_ivl_20", 0 0, L_0x600000326840;  1 drivers
v0x600001a1b720_0 .net *"_ivl_22", 0 0, L_0x6000003268b0;  1 drivers
v0x600001a1b7b0_0 .net *"_ivl_24", 0 0, L_0x600000326920;  1 drivers
v0x600001a1b840_0 .net *"_ivl_25", 31 0, L_0x600001933e80;  1 drivers
L_0x140098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1b8d0_0 .net *"_ivl_28", 15 0, L_0x140098e68;  1 drivers
L_0x140098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1b960_0 .net/2u *"_ivl_29", 31 0, L_0x140098eb0;  1 drivers
L_0x140098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a1b9f0_0 .net *"_ivl_3", 0 0, L_0x140098d48;  1 drivers
v0x600001a1ba80_0 .net *"_ivl_31", 0 0, L_0x600001933660;  1 drivers
L_0x140098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1bb10_0 .net/2u *"_ivl_4", 2 0, L_0x140098d90;  1 drivers
v0x600001a1bba0_0 .net *"_ivl_6", 0 0, L_0x600001937f20;  1 drivers
v0x600001a1bc30_0 .net "do_clear", 0 0, L_0x600000326990;  1 drivers
v0x600001a1bcc0_0 .net "load_weight", 0 0, L_0x600000326760;  1 drivers
v0x600001a1bd50_0 .net "weight_in", 7 0, L_0x600001933b60;  1 drivers
L_0x600001937e80 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140098d48;
L_0x600001937f20 .cmp/eq 3, L_0x600001937e80, L_0x140098d90;
L_0x600001933a20 .cmp/eq 3, v0x600001a0c990_0, L_0x140098dd8;
L_0x6000019337a0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098e20;
L_0x600001933e80 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140098e68;
L_0x600001933660 .cmp/eq 32, L_0x600001933e80, L_0x140098eb0;
S_0x14fe971f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a1a880_0 .net *"_ivl_11", 0 0, L_0x600001933200;  1 drivers
v0x600001a1a910_0 .net *"_ivl_12", 15 0, L_0x600001933ac0;  1 drivers
v0x600001a1a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001933d40;  1 drivers
v0x600001a1aa30_0 .net/s *"_ivl_6", 15 0, L_0x600001933520;  1 drivers
v0x600001a1aac0_0 .net/s "a_signed", 7 0, v0x600001a1ac70_0;  1 drivers
v0x600001a1ab50_0 .net "act_in", 7 0, L_0x600000325030;  alias, 1 drivers
v0x600001a1abe0_0 .var "act_out", 7 0;
v0x600001a1ac70_0 .var "act_reg", 7 0;
v0x600001a1ad00_0 .net "clear_acc", 0 0, L_0x600000326990;  alias, 1 drivers
v0x600001a1ad90_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a1ae20_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a1aeb0_0 .net "load_weight", 0 0, L_0x600000326760;  alias, 1 drivers
v0x600001a1af40_0 .net/s "product", 15 0, L_0x600001933c00;  1 drivers
v0x600001a1afd0_0 .net/s "product_ext", 31 0, L_0x6000019332a0;  1 drivers
v0x600001a1b060_0 .net "psum_in", 31 0, v0x600001a15b00_0;  alias, 1 drivers
v0x600001a1b0f0_0 .var "psum_out", 31 0;
v0x600001a1b180_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a1b210_0 .net/s "w_signed", 7 0, v0x600001a1b330_0;  1 drivers
v0x600001a1b2a0_0 .net "weight_in", 7 0, L_0x600001933b60;  alias, 1 drivers
v0x600001a1b330_0 .var "weight_reg", 7 0;
L_0x600001933d40 .extend/s 16, v0x600001a1ac70_0;
L_0x600001933520 .extend/s 16, v0x600001a1b330_0;
L_0x600001933c00 .arith/mult 16, L_0x600001933d40, L_0x600001933520;
L_0x600001933200 .part L_0x600001933c00, 15, 1;
LS_0x600001933ac0_0_0 .concat [ 1 1 1 1], L_0x600001933200, L_0x600001933200, L_0x600001933200, L_0x600001933200;
LS_0x600001933ac0_0_4 .concat [ 1 1 1 1], L_0x600001933200, L_0x600001933200, L_0x600001933200, L_0x600001933200;
LS_0x600001933ac0_0_8 .concat [ 1 1 1 1], L_0x600001933200, L_0x600001933200, L_0x600001933200, L_0x600001933200;
LS_0x600001933ac0_0_12 .concat [ 1 1 1 1], L_0x600001933200, L_0x600001933200, L_0x600001933200, L_0x600001933200;
L_0x600001933ac0 .concat [ 4 4 4 4], LS_0x600001933ac0_0_0, LS_0x600001933ac0_0_4, LS_0x600001933ac0_0_8, LS_0x600001933ac0_0_12;
L_0x6000019332a0 .concat [ 16 16 0 0], L_0x600001933c00, L_0x600001933ac0;
S_0x14fe97360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe16100;
 .timescale 0 0;
P_0x600003d6a780 .param/l "col" 1 7 214, +C4<01>;
L_0x600000326ae0 .functor AND 1, v0x600001a76be0_0, L_0x600001933340, C4<1>, C4<1>;
L_0x600000326b50 .functor AND 1, L_0x600001933700, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000326bc0 .functor OR 1, L_0x6000019333e0, L_0x600000326b50, C4<0>, C4<0>;
L_0x600000326c30 .functor AND 1, L_0x14009a4a0, L_0x600000326bc0, C4<1>, C4<1>;
L_0x600000326ca0 .functor AND 1, L_0x600000326c30, L_0x6000019335c0, C4<1>, C4<1>;
v0x600001a1c990_0 .net *"_ivl_0", 2 0, L_0x600001933980;  1 drivers
L_0x140098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a1ca20_0 .net/2u *"_ivl_11", 2 0, L_0x140098f88;  1 drivers
v0x600001a1cab0_0 .net *"_ivl_13", 0 0, L_0x6000019333e0;  1 drivers
L_0x140098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1cb40_0 .net/2u *"_ivl_15", 2 0, L_0x140098fd0;  1 drivers
v0x600001a1cbd0_0 .net *"_ivl_17", 0 0, L_0x600001933700;  1 drivers
v0x600001a1cc60_0 .net *"_ivl_20", 0 0, L_0x600000326b50;  1 drivers
v0x600001a1ccf0_0 .net *"_ivl_22", 0 0, L_0x600000326bc0;  1 drivers
v0x600001a1cd80_0 .net *"_ivl_24", 0 0, L_0x600000326c30;  1 drivers
v0x600001a1ce10_0 .net *"_ivl_25", 31 0, L_0x600001933480;  1 drivers
L_0x140099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1cea0_0 .net *"_ivl_28", 15 0, L_0x140099018;  1 drivers
L_0x140099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1cf30_0 .net/2u *"_ivl_29", 31 0, L_0x140099060;  1 drivers
L_0x140098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a1cfc0_0 .net *"_ivl_3", 0 0, L_0x140098ef8;  1 drivers
v0x600001a1d050_0 .net *"_ivl_31", 0 0, L_0x6000019335c0;  1 drivers
L_0x140098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001a1d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x140098f40;  1 drivers
v0x600001a1d170_0 .net *"_ivl_6", 0 0, L_0x600001933340;  1 drivers
v0x600001a1d200_0 .net "do_clear", 0 0, L_0x600000326ca0;  1 drivers
v0x600001a1d290_0 .net "load_weight", 0 0, L_0x600000326ae0;  1 drivers
v0x600001a1d320_0 .net "weight_in", 7 0, L_0x600001933840;  1 drivers
L_0x600001933980 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140098ef8;
L_0x600001933340 .cmp/eq 3, L_0x600001933980, L_0x140098f40;
L_0x6000019333e0 .cmp/eq 3, v0x600001a0c990_0, L_0x140098f88;
L_0x600001933700 .cmp/eq 3, v0x600001a0c990_0, L_0x140098fd0;
L_0x600001933480 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099018;
L_0x6000019335c0 .cmp/eq 32, L_0x600001933480, L_0x140099060;
S_0x14fe91830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe97360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a1bde0_0 .net *"_ivl_11", 0 0, L_0x600001933020;  1 drivers
v0x600001a1be70_0 .net *"_ivl_12", 15 0, L_0x600001932e40;  1 drivers
v0x600001a1bf00_0 .net/s *"_ivl_4", 15 0, L_0x6000019330c0;  1 drivers
v0x600001a1c000_0 .net/s *"_ivl_6", 15 0, L_0x600001933160;  1 drivers
v0x600001a1c090_0 .net/s "a_signed", 7 0, v0x600001a1c240_0;  1 drivers
v0x600001a1c120_0 .net "act_in", 7 0, v0x600001a1abe0_0;  alias, 1 drivers
v0x600001a1c1b0_0 .var "act_out", 7 0;
v0x600001a1c240_0 .var "act_reg", 7 0;
v0x600001a1c2d0_0 .net "clear_acc", 0 0, L_0x600000326ca0;  alias, 1 drivers
v0x600001a1c360_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a1c3f0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a1c480_0 .net "load_weight", 0 0, L_0x600000326ae0;  alias, 1 drivers
v0x600001a1c510_0 .net/s "product", 15 0, L_0x600001932f80;  1 drivers
v0x600001a1c5a0_0 .net/s "product_ext", 31 0, L_0x600001932ee0;  1 drivers
v0x600001a1c630_0 .net "psum_in", 31 0, v0x600001a17060_0;  alias, 1 drivers
v0x600001a1c6c0_0 .var "psum_out", 31 0;
v0x600001a1c750_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a1c7e0_0 .net/s "w_signed", 7 0, v0x600001a1c900_0;  1 drivers
v0x600001a1c870_0 .net "weight_in", 7 0, L_0x600001933840;  alias, 1 drivers
v0x600001a1c900_0 .var "weight_reg", 7 0;
L_0x6000019330c0 .extend/s 16, v0x600001a1c240_0;
L_0x600001933160 .extend/s 16, v0x600001a1c900_0;
L_0x600001932f80 .arith/mult 16, L_0x6000019330c0, L_0x600001933160;
L_0x600001933020 .part L_0x600001932f80, 15, 1;
LS_0x600001932e40_0_0 .concat [ 1 1 1 1], L_0x600001933020, L_0x600001933020, L_0x600001933020, L_0x600001933020;
LS_0x600001932e40_0_4 .concat [ 1 1 1 1], L_0x600001933020, L_0x600001933020, L_0x600001933020, L_0x600001933020;
LS_0x600001932e40_0_8 .concat [ 1 1 1 1], L_0x600001933020, L_0x600001933020, L_0x600001933020, L_0x600001933020;
LS_0x600001932e40_0_12 .concat [ 1 1 1 1], L_0x600001933020, L_0x600001933020, L_0x600001933020, L_0x600001933020;
L_0x600001932e40 .concat [ 4 4 4 4], LS_0x600001932e40_0_0, LS_0x600001932e40_0_4, LS_0x600001932e40_0_8, LS_0x600001932e40_0_12;
L_0x600001932ee0 .concat [ 16 16 0 0], L_0x600001932f80, L_0x600001932e40;
S_0x14fe919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe16100;
 .timescale 0 0;
P_0x600003d6ad00 .param/l "col" 1 7 214, +C4<010>;
L_0x600000326df0 .functor AND 1, v0x600001a76be0_0, L_0x600001932da0, C4<1>, C4<1>;
L_0x6000003267d0 .functor AND 1, L_0x600001932a80, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000326e60 .functor OR 1, L_0x600001932c60, L_0x6000003267d0, C4<0>, C4<0>;
L_0x600000326ed0 .functor AND 1, L_0x14009a4a0, L_0x600000326e60, C4<1>, C4<1>;
L_0x600000326f40 .functor AND 1, L_0x600000326ed0, L_0x600001932940, C4<1>, C4<1>;
v0x600001a1def0_0 .net *"_ivl_0", 3 0, L_0x600001932d00;  1 drivers
L_0x140099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a1df80_0 .net/2u *"_ivl_11", 2 0, L_0x140099138;  1 drivers
v0x600001a1e010_0 .net *"_ivl_13", 0 0, L_0x600001932c60;  1 drivers
L_0x140099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x140099180;  1 drivers
v0x600001a1e130_0 .net *"_ivl_17", 0 0, L_0x600001932a80;  1 drivers
v0x600001a1e1c0_0 .net *"_ivl_20", 0 0, L_0x6000003267d0;  1 drivers
v0x600001a1e250_0 .net *"_ivl_22", 0 0, L_0x600000326e60;  1 drivers
v0x600001a1e2e0_0 .net *"_ivl_24", 0 0, L_0x600000326ed0;  1 drivers
v0x600001a1e370_0 .net *"_ivl_25", 31 0, L_0x600001932b20;  1 drivers
L_0x1400991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1e400_0 .net *"_ivl_28", 15 0, L_0x1400991c8;  1 drivers
L_0x140099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1e490_0 .net/2u *"_ivl_29", 31 0, L_0x140099210;  1 drivers
L_0x1400990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a1e520_0 .net *"_ivl_3", 1 0, L_0x1400990a8;  1 drivers
v0x600001a1e5b0_0 .net *"_ivl_31", 0 0, L_0x600001932940;  1 drivers
L_0x1400990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001a1e640_0 .net/2u *"_ivl_4", 3 0, L_0x1400990f0;  1 drivers
v0x600001a1e6d0_0 .net *"_ivl_6", 0 0, L_0x600001932da0;  1 drivers
v0x600001a1e760_0 .net "do_clear", 0 0, L_0x600000326f40;  1 drivers
v0x600001a1e7f0_0 .net "load_weight", 0 0, L_0x600000326df0;  1 drivers
v0x600001a1e880_0 .net "weight_in", 7 0, L_0x600001932bc0;  1 drivers
L_0x600001932d00 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x1400990a8;
L_0x600001932da0 .cmp/eq 4, L_0x600001932d00, L_0x1400990f0;
L_0x600001932c60 .cmp/eq 3, v0x600001a0c990_0, L_0x140099138;
L_0x600001932a80 .cmp/eq 3, v0x600001a0c990_0, L_0x140099180;
L_0x600001932b20 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x1400991c8;
L_0x600001932940 .cmp/eq 32, L_0x600001932b20, L_0x140099210;
S_0x14fe8f1e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a1d3b0_0 .net *"_ivl_11", 0 0, L_0x600001932120;  1 drivers
v0x600001a1d440_0 .net *"_ivl_12", 15 0, L_0x6000019321c0;  1 drivers
v0x600001a1d4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000019329e0;  1 drivers
v0x600001a1d560_0 .net/s *"_ivl_6", 15 0, L_0x600001932620;  1 drivers
v0x600001a1d5f0_0 .net/s "a_signed", 7 0, v0x600001a1d7a0_0;  1 drivers
v0x600001a1d680_0 .net "act_in", 7 0, v0x600001a1c1b0_0;  alias, 1 drivers
v0x600001a1d710_0 .var "act_out", 7 0;
v0x600001a1d7a0_0 .var "act_reg", 7 0;
v0x600001a1d830_0 .net "clear_acc", 0 0, L_0x600000326f40;  alias, 1 drivers
v0x600001a1d8c0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a1d950_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a1d9e0_0 .net "load_weight", 0 0, L_0x600000326df0;  alias, 1 drivers
v0x600001a1da70_0 .net/s "product", 15 0, L_0x6000019326c0;  1 drivers
v0x600001a1db00_0 .net/s "product_ext", 31 0, L_0x600001931fe0;  1 drivers
v0x600001a1db90_0 .net "psum_in", 31 0, v0x600001a18630_0;  alias, 1 drivers
v0x600001a1dc20_0 .var "psum_out", 31 0;
v0x600001a1dcb0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a1dd40_0 .net/s "w_signed", 7 0, v0x600001a1de60_0;  1 drivers
v0x600001a1ddd0_0 .net "weight_in", 7 0, L_0x600001932bc0;  alias, 1 drivers
v0x600001a1de60_0 .var "weight_reg", 7 0;
L_0x6000019329e0 .extend/s 16, v0x600001a1d7a0_0;
L_0x600001932620 .extend/s 16, v0x600001a1de60_0;
L_0x6000019326c0 .arith/mult 16, L_0x6000019329e0, L_0x600001932620;
L_0x600001932120 .part L_0x6000019326c0, 15, 1;
LS_0x6000019321c0_0_0 .concat [ 1 1 1 1], L_0x600001932120, L_0x600001932120, L_0x600001932120, L_0x600001932120;
LS_0x6000019321c0_0_4 .concat [ 1 1 1 1], L_0x600001932120, L_0x600001932120, L_0x600001932120, L_0x600001932120;
LS_0x6000019321c0_0_8 .concat [ 1 1 1 1], L_0x600001932120, L_0x600001932120, L_0x600001932120, L_0x600001932120;
LS_0x6000019321c0_0_12 .concat [ 1 1 1 1], L_0x600001932120, L_0x600001932120, L_0x600001932120, L_0x600001932120;
L_0x6000019321c0 .concat [ 4 4 4 4], LS_0x6000019321c0_0_0, LS_0x6000019321c0_0_4, LS_0x6000019321c0_0_8, LS_0x6000019321c0_0_12;
L_0x600001931fe0 .concat [ 16 16 0 0], L_0x6000019326c0, L_0x6000019321c0;
S_0x14fe8f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe16100;
 .timescale 0 0;
P_0x600003d6ae00 .param/l "col" 1 7 214, +C4<011>;
L_0x600000327090 .functor AND 1, v0x600001a76be0_0, L_0x600001931ea0, C4<1>, C4<1>;
L_0x600000327100 .functor AND 1, L_0x600001931e00, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000327170 .functor OR 1, L_0x600001931d60, L_0x600000327100, C4<0>, C4<0>;
L_0x6000003271e0 .functor AND 1, L_0x14009a4a0, L_0x600000327170, C4<1>, C4<1>;
L_0x600000327250 .functor AND 1, L_0x6000003271e0, L_0x600001931cc0, C4<1>, C4<1>;
v0x600001a1f450_0 .net *"_ivl_0", 3 0, L_0x600001932080;  1 drivers
L_0x1400992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a1f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400992e8;  1 drivers
v0x600001a1f570_0 .net *"_ivl_13", 0 0, L_0x600001931d60;  1 drivers
L_0x140099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a1f600_0 .net/2u *"_ivl_15", 2 0, L_0x140099330;  1 drivers
v0x600001a1f690_0 .net *"_ivl_17", 0 0, L_0x600001931e00;  1 drivers
v0x600001a1f720_0 .net *"_ivl_20", 0 0, L_0x600000327100;  1 drivers
v0x600001a1f7b0_0 .net *"_ivl_22", 0 0, L_0x600000327170;  1 drivers
v0x600001a1f840_0 .net *"_ivl_24", 0 0, L_0x6000003271e0;  1 drivers
v0x600001a1f8d0_0 .net *"_ivl_25", 31 0, L_0x600001931c20;  1 drivers
L_0x140099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1f960_0 .net *"_ivl_28", 15 0, L_0x140099378;  1 drivers
L_0x1400993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a1f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400993c0;  1 drivers
L_0x140099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a1fa80_0 .net *"_ivl_3", 1 0, L_0x140099258;  1 drivers
v0x600001a1fb10_0 .net *"_ivl_31", 0 0, L_0x600001931cc0;  1 drivers
L_0x1400992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001a1fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1400992a0;  1 drivers
v0x600001a1fc30_0 .net *"_ivl_6", 0 0, L_0x600001931ea0;  1 drivers
v0x600001a1fcc0_0 .net "do_clear", 0 0, L_0x600000327250;  1 drivers
v0x600001a1fd50_0 .net "load_weight", 0 0, L_0x600000327090;  1 drivers
v0x600001a1fde0_0 .net "weight_in", 7 0, L_0x600001931f40;  1 drivers
L_0x600001932080 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140099258;
L_0x600001931ea0 .cmp/eq 4, L_0x600001932080, L_0x1400992a0;
L_0x600001931d60 .cmp/eq 3, v0x600001a0c990_0, L_0x1400992e8;
L_0x600001931e00 .cmp/eq 3, v0x600001a0c990_0, L_0x140099330;
L_0x600001931c20 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099378;
L_0x600001931cc0 .cmp/eq 32, L_0x600001931c20, L_0x1400993c0;
S_0x14fe8cb90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe8f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a1e910_0 .net *"_ivl_11", 0 0, L_0x600001931a40;  1 drivers
v0x600001a1e9a0_0 .net *"_ivl_12", 15 0, L_0x600001931860;  1 drivers
v0x600001a1ea30_0 .net/s *"_ivl_4", 15 0, L_0x600001931ae0;  1 drivers
v0x600001a1eac0_0 .net/s *"_ivl_6", 15 0, L_0x600001931b80;  1 drivers
v0x600001a1eb50_0 .net/s "a_signed", 7 0, v0x600001a1ed00_0;  1 drivers
v0x600001a1ebe0_0 .net "act_in", 7 0, v0x600001a1d710_0;  alias, 1 drivers
v0x600001a1ec70_0 .var "act_out", 7 0;
v0x600001a1ed00_0 .var "act_reg", 7 0;
v0x600001a1ed90_0 .net "clear_acc", 0 0, L_0x600000327250;  alias, 1 drivers
v0x600001a1ee20_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a1eeb0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a1ef40_0 .net "load_weight", 0 0, L_0x600000327090;  alias, 1 drivers
v0x600001a1efd0_0 .net/s "product", 15 0, L_0x6000019319a0;  1 drivers
v0x600001a1f060_0 .net/s "product_ext", 31 0, L_0x600001931900;  1 drivers
v0x600001a1f0f0_0 .net "psum_in", 31 0, v0x600001a19b90_0;  alias, 1 drivers
v0x600001a1f180_0 .var "psum_out", 31 0;
v0x600001a1f210_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a1f2a0_0 .net/s "w_signed", 7 0, v0x600001a1f3c0_0;  1 drivers
v0x600001a1f330_0 .net "weight_in", 7 0, L_0x600001931f40;  alias, 1 drivers
v0x600001a1f3c0_0 .var "weight_reg", 7 0;
L_0x600001931ae0 .extend/s 16, v0x600001a1ed00_0;
L_0x600001931b80 .extend/s 16, v0x600001a1f3c0_0;
L_0x6000019319a0 .arith/mult 16, L_0x600001931ae0, L_0x600001931b80;
L_0x600001931a40 .part L_0x6000019319a0, 15, 1;
LS_0x600001931860_0_0 .concat [ 1 1 1 1], L_0x600001931a40, L_0x600001931a40, L_0x600001931a40, L_0x600001931a40;
LS_0x600001931860_0_4 .concat [ 1 1 1 1], L_0x600001931a40, L_0x600001931a40, L_0x600001931a40, L_0x600001931a40;
LS_0x600001931860_0_8 .concat [ 1 1 1 1], L_0x600001931a40, L_0x600001931a40, L_0x600001931a40, L_0x600001931a40;
LS_0x600001931860_0_12 .concat [ 1 1 1 1], L_0x600001931a40, L_0x600001931a40, L_0x600001931a40, L_0x600001931a40;
L_0x600001931860 .concat [ 4 4 4 4], LS_0x600001931860_0_0, LS_0x600001931860_0_4, LS_0x600001931860_0_8, LS_0x600001931860_0_12;
L_0x600001931900 .concat [ 16 16 0 0], L_0x6000019319a0, L_0x600001931860;
S_0x14fe8cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6af00 .param/l "row" 1 7 213, +C4<010>;
S_0x14fe8a540 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe8cd00;
 .timescale 0 0;
P_0x600003d6af80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000003273a0 .functor AND 1, v0x600001a76be0_0, L_0x6000019317c0, C4<1>, C4<1>;
L_0x600000327410 .functor AND 1, L_0x6000019314a0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000327480 .functor OR 1, L_0x600001931680, L_0x600000327410, C4<0>, C4<0>;
L_0x6000003274f0 .functor AND 1, L_0x14009a4a0, L_0x600000327480, C4<1>, C4<1>;
L_0x600000327560 .functor AND 1, L_0x6000003274f0, L_0x600001931360, C4<1>, C4<1>;
v0x600001a00a20_0 .net *"_ivl_0", 2 0, L_0x600001931720;  1 drivers
L_0x140099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a00ab0_0 .net/2u *"_ivl_11", 2 0, L_0x140099498;  1 drivers
v0x600001a00b40_0 .net *"_ivl_13", 0 0, L_0x600001931680;  1 drivers
L_0x1400994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a00bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1400994e0;  1 drivers
v0x600001a00c60_0 .net *"_ivl_17", 0 0, L_0x6000019314a0;  1 drivers
v0x600001a00cf0_0 .net *"_ivl_20", 0 0, L_0x600000327410;  1 drivers
v0x600001a00d80_0 .net *"_ivl_22", 0 0, L_0x600000327480;  1 drivers
v0x600001a00e10_0 .net *"_ivl_24", 0 0, L_0x6000003274f0;  1 drivers
v0x600001a00ea0_0 .net *"_ivl_25", 31 0, L_0x600001931540;  1 drivers
L_0x140099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a00f30_0 .net *"_ivl_28", 15 0, L_0x140099528;  1 drivers
L_0x140099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a00fc0_0 .net/2u *"_ivl_29", 31 0, L_0x140099570;  1 drivers
L_0x140099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a01050_0 .net *"_ivl_3", 0 0, L_0x140099408;  1 drivers
v0x600001a010e0_0 .net *"_ivl_31", 0 0, L_0x600001931360;  1 drivers
L_0x140099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a01170_0 .net/2u *"_ivl_4", 2 0, L_0x140099450;  1 drivers
v0x600001a01200_0 .net *"_ivl_6", 0 0, L_0x6000019317c0;  1 drivers
v0x600001a01290_0 .net "do_clear", 0 0, L_0x600000327560;  1 drivers
v0x600001a01320_0 .net "load_weight", 0 0, L_0x6000003273a0;  1 drivers
v0x600001a013b0_0 .net "weight_in", 7 0, L_0x6000019315e0;  1 drivers
L_0x600001931720 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140099408;
L_0x6000019317c0 .cmp/eq 3, L_0x600001931720, L_0x140099450;
L_0x600001931680 .cmp/eq 3, v0x600001a0c990_0, L_0x140099498;
L_0x6000019314a0 .cmp/eq 3, v0x600001a0c990_0, L_0x1400994e0;
L_0x600001931540 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099528;
L_0x600001931360 .cmp/eq 32, L_0x600001931540, L_0x140099570;
S_0x14fe8a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe8a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a1fe70_0 .net *"_ivl_11", 0 0, L_0x6000019310e0;  1 drivers
v0x600001a1ff00_0 .net *"_ivl_12", 15 0, L_0x600001931180;  1 drivers
v0x600001a00000_0 .net/s *"_ivl_4", 15 0, L_0x600001931400;  1 drivers
v0x600001a00090_0 .net/s *"_ivl_6", 15 0, L_0x600001931220;  1 drivers
v0x600001a00120_0 .net/s "a_signed", 7 0, v0x600001a002d0_0;  1 drivers
v0x600001a001b0_0 .net "act_in", 7 0, L_0x6000003250a0;  alias, 1 drivers
v0x600001a00240_0 .var "act_out", 7 0;
v0x600001a002d0_0 .var "act_reg", 7 0;
v0x600001a00360_0 .net "clear_acc", 0 0, L_0x600000327560;  alias, 1 drivers
v0x600001a003f0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a00480_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a00510_0 .net "load_weight", 0 0, L_0x6000003273a0;  alias, 1 drivers
v0x600001a005a0_0 .net/s "product", 15 0, L_0x6000019312c0;  1 drivers
v0x600001a00630_0 .net/s "product_ext", 31 0, L_0x600001930fa0;  1 drivers
v0x600001a006c0_0 .net "psum_in", 31 0, v0x600001a1b0f0_0;  alias, 1 drivers
v0x600001a00750_0 .var "psum_out", 31 0;
v0x600001a007e0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a00870_0 .net/s "w_signed", 7 0, v0x600001a00990_0;  1 drivers
v0x600001a00900_0 .net "weight_in", 7 0, L_0x6000019315e0;  alias, 1 drivers
v0x600001a00990_0 .var "weight_reg", 7 0;
L_0x600001931400 .extend/s 16, v0x600001a002d0_0;
L_0x600001931220 .extend/s 16, v0x600001a00990_0;
L_0x6000019312c0 .arith/mult 16, L_0x600001931400, L_0x600001931220;
L_0x6000019310e0 .part L_0x6000019312c0, 15, 1;
LS_0x600001931180_0_0 .concat [ 1 1 1 1], L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0;
LS_0x600001931180_0_4 .concat [ 1 1 1 1], L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0;
LS_0x600001931180_0_8 .concat [ 1 1 1 1], L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0;
LS_0x600001931180_0_12 .concat [ 1 1 1 1], L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0, L_0x6000019310e0;
L_0x600001931180 .concat [ 4 4 4 4], LS_0x600001931180_0_0, LS_0x600001931180_0_4, LS_0x600001931180_0_8, LS_0x600001931180_0_12;
L_0x600001930fa0 .concat [ 16 16 0 0], L_0x6000019312c0, L_0x600001931180;
S_0x14fe87ef0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe8cd00;
 .timescale 0 0;
P_0x600003d6b080 .param/l "col" 1 7 214, +C4<01>;
L_0x6000003276b0 .functor AND 1, v0x600001a76be0_0, L_0x600001930e60, C4<1>, C4<1>;
L_0x600000327720 .functor AND 1, L_0x600001930dc0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000327790 .functor OR 1, L_0x600001930d20, L_0x600000327720, C4<0>, C4<0>;
L_0x600000327800 .functor AND 1, L_0x14009a4a0, L_0x600000327790, C4<1>, C4<1>;
L_0x600000327870 .functor AND 1, L_0x600000327800, L_0x600001930c80, C4<1>, C4<1>;
v0x600001a01f80_0 .net *"_ivl_0", 2 0, L_0x600001931040;  1 drivers
L_0x140099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a02010_0 .net/2u *"_ivl_11", 2 0, L_0x140099648;  1 drivers
v0x600001a020a0_0 .net *"_ivl_13", 0 0, L_0x600001930d20;  1 drivers
L_0x140099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a02130_0 .net/2u *"_ivl_15", 2 0, L_0x140099690;  1 drivers
v0x600001a021c0_0 .net *"_ivl_17", 0 0, L_0x600001930dc0;  1 drivers
v0x600001a02250_0 .net *"_ivl_20", 0 0, L_0x600000327720;  1 drivers
v0x600001a022e0_0 .net *"_ivl_22", 0 0, L_0x600000327790;  1 drivers
v0x600001a02370_0 .net *"_ivl_24", 0 0, L_0x600000327800;  1 drivers
v0x600001a02400_0 .net *"_ivl_25", 31 0, L_0x600001930be0;  1 drivers
L_0x1400996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a02490_0 .net *"_ivl_28", 15 0, L_0x1400996d8;  1 drivers
L_0x140099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a02520_0 .net/2u *"_ivl_29", 31 0, L_0x140099720;  1 drivers
L_0x1400995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a025b0_0 .net *"_ivl_3", 0 0, L_0x1400995b8;  1 drivers
v0x600001a02640_0 .net *"_ivl_31", 0 0, L_0x600001930c80;  1 drivers
L_0x140099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001a026d0_0 .net/2u *"_ivl_4", 2 0, L_0x140099600;  1 drivers
v0x600001a02760_0 .net *"_ivl_6", 0 0, L_0x600001930e60;  1 drivers
v0x600001a027f0_0 .net "do_clear", 0 0, L_0x600000327870;  1 drivers
v0x600001a02880_0 .net "load_weight", 0 0, L_0x6000003276b0;  1 drivers
v0x600001a02910_0 .net "weight_in", 7 0, L_0x600001930f00;  1 drivers
L_0x600001931040 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x1400995b8;
L_0x600001930e60 .cmp/eq 3, L_0x600001931040, L_0x140099600;
L_0x600001930d20 .cmp/eq 3, v0x600001a0c990_0, L_0x140099648;
L_0x600001930dc0 .cmp/eq 3, v0x600001a0c990_0, L_0x140099690;
L_0x600001930be0 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x1400996d8;
L_0x600001930c80 .cmp/eq 32, L_0x600001930be0, L_0x140099720;
S_0x14fe88060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe87ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a01440_0 .net *"_ivl_11", 0 0, L_0x600001930a00;  1 drivers
v0x600001a014d0_0 .net *"_ivl_12", 15 0, L_0x6000019324e0;  1 drivers
v0x600001a01560_0 .net/s *"_ivl_4", 15 0, L_0x600001930aa0;  1 drivers
v0x600001a015f0_0 .net/s *"_ivl_6", 15 0, L_0x600001930b40;  1 drivers
v0x600001a01680_0 .net/s "a_signed", 7 0, v0x600001a01830_0;  1 drivers
v0x600001a01710_0 .net "act_in", 7 0, v0x600001a00240_0;  alias, 1 drivers
v0x600001a017a0_0 .var "act_out", 7 0;
v0x600001a01830_0 .var "act_reg", 7 0;
v0x600001a018c0_0 .net "clear_acc", 0 0, L_0x600000327870;  alias, 1 drivers
v0x600001a01950_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a019e0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a01a70_0 .net "load_weight", 0 0, L_0x6000003276b0;  alias, 1 drivers
v0x600001a01b00_0 .net/s "product", 15 0, L_0x600001930960;  1 drivers
v0x600001a01b90_0 .net/s "product_ext", 31 0, L_0x600001932580;  1 drivers
v0x600001a01c20_0 .net "psum_in", 31 0, v0x600001a1c6c0_0;  alias, 1 drivers
v0x600001a01cb0_0 .var "psum_out", 31 0;
v0x600001a01d40_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a01dd0_0 .net/s "w_signed", 7 0, v0x600001a01ef0_0;  1 drivers
v0x600001a01e60_0 .net "weight_in", 7 0, L_0x600001930f00;  alias, 1 drivers
v0x600001a01ef0_0 .var "weight_reg", 7 0;
L_0x600001930aa0 .extend/s 16, v0x600001a01830_0;
L_0x600001930b40 .extend/s 16, v0x600001a01ef0_0;
L_0x600001930960 .arith/mult 16, L_0x600001930aa0, L_0x600001930b40;
L_0x600001930a00 .part L_0x600001930960, 15, 1;
LS_0x6000019324e0_0_0 .concat [ 1 1 1 1], L_0x600001930a00, L_0x600001930a00, L_0x600001930a00, L_0x600001930a00;
LS_0x6000019324e0_0_4 .concat [ 1 1 1 1], L_0x600001930a00, L_0x600001930a00, L_0x600001930a00, L_0x600001930a00;
LS_0x6000019324e0_0_8 .concat [ 1 1 1 1], L_0x600001930a00, L_0x600001930a00, L_0x600001930a00, L_0x600001930a00;
LS_0x6000019324e0_0_12 .concat [ 1 1 1 1], L_0x600001930a00, L_0x600001930a00, L_0x600001930a00, L_0x600001930a00;
L_0x6000019324e0 .concat [ 4 4 4 4], LS_0x6000019324e0_0_0, LS_0x6000019324e0_0_4, LS_0x6000019324e0_0_8, LS_0x6000019324e0_0_12;
L_0x600001932580 .concat [ 16 16 0 0], L_0x600001930960, L_0x6000019324e0;
S_0x14fe858a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe8cd00;
 .timescale 0 0;
P_0x600003d6b180 .param/l "col" 1 7 214, +C4<010>;
L_0x6000003279c0 .functor AND 1, v0x600001a76be0_0, L_0x600001932440, C4<1>, C4<1>;
L_0x600000327a30 .functor AND 1, L_0x6000019306e0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000327aa0 .functor OR 1, L_0x600001930640, L_0x600000327a30, C4<0>, C4<0>;
L_0x600000327b10 .functor AND 1, L_0x14009a4a0, L_0x600000327aa0, C4<1>, C4<1>;
L_0x600000327b80 .functor AND 1, L_0x600000327b10, L_0x6000019308c0, C4<1>, C4<1>;
v0x600001a034e0_0 .net *"_ivl_0", 3 0, L_0x6000019323a0;  1 drivers
L_0x1400997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a03570_0 .net/2u *"_ivl_11", 2 0, L_0x1400997f8;  1 drivers
v0x600001a03600_0 .net *"_ivl_13", 0 0, L_0x600001930640;  1 drivers
L_0x140099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a03690_0 .net/2u *"_ivl_15", 2 0, L_0x140099840;  1 drivers
v0x600001a03720_0 .net *"_ivl_17", 0 0, L_0x6000019306e0;  1 drivers
v0x600001a037b0_0 .net *"_ivl_20", 0 0, L_0x600000327a30;  1 drivers
v0x600001a03840_0 .net *"_ivl_22", 0 0, L_0x600000327aa0;  1 drivers
v0x600001a038d0_0 .net *"_ivl_24", 0 0, L_0x600000327b10;  1 drivers
v0x600001a03960_0 .net *"_ivl_25", 31 0, L_0x600001930820;  1 drivers
L_0x140099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a039f0_0 .net *"_ivl_28", 15 0, L_0x140099888;  1 drivers
L_0x1400998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a03a80_0 .net/2u *"_ivl_29", 31 0, L_0x1400998d0;  1 drivers
L_0x140099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a03b10_0 .net *"_ivl_3", 1 0, L_0x140099768;  1 drivers
v0x600001a03ba0_0 .net *"_ivl_31", 0 0, L_0x6000019308c0;  1 drivers
L_0x1400997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001a03c30_0 .net/2u *"_ivl_4", 3 0, L_0x1400997b0;  1 drivers
v0x600001a03cc0_0 .net *"_ivl_6", 0 0, L_0x600001932440;  1 drivers
v0x600001a03d50_0 .net "do_clear", 0 0, L_0x600000327b80;  1 drivers
v0x600001a03de0_0 .net "load_weight", 0 0, L_0x6000003279c0;  1 drivers
v0x600001a03e70_0 .net "weight_in", 7 0, L_0x600001932260;  1 drivers
L_0x6000019323a0 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140099768;
L_0x600001932440 .cmp/eq 4, L_0x6000019323a0, L_0x1400997b0;
L_0x600001930640 .cmp/eq 3, v0x600001a0c990_0, L_0x1400997f8;
L_0x6000019306e0 .cmp/eq 3, v0x600001a0c990_0, L_0x140099840;
L_0x600001930820 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099888;
L_0x6000019308c0 .cmp/eq 32, L_0x600001930820, L_0x1400998d0;
S_0x14fe85a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe858a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000629f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000629fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a029a0_0 .net *"_ivl_11", 0 0, L_0x600001938140;  1 drivers
v0x600001a02a30_0 .net *"_ivl_12", 15 0, L_0x6000019381e0;  1 drivers
v0x600001a02ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000019338e0;  1 drivers
v0x600001a02b50_0 .net/s *"_ivl_6", 15 0, L_0x600001938000;  1 drivers
v0x600001a02be0_0 .net/s "a_signed", 7 0, v0x600001a02d90_0;  1 drivers
v0x600001a02c70_0 .net "act_in", 7 0, v0x600001a017a0_0;  alias, 1 drivers
v0x600001a02d00_0 .var "act_out", 7 0;
v0x600001a02d90_0 .var "act_reg", 7 0;
v0x600001a02e20_0 .net "clear_acc", 0 0, L_0x600000327b80;  alias, 1 drivers
v0x600001a02eb0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a02f40_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a02fd0_0 .net "load_weight", 0 0, L_0x6000003279c0;  alias, 1 drivers
v0x600001a03060_0 .net/s "product", 15 0, L_0x6000019380a0;  1 drivers
v0x600001a030f0_0 .net/s "product_ext", 31 0, L_0x600001938280;  1 drivers
v0x600001a03180_0 .net "psum_in", 31 0, v0x600001a1dc20_0;  alias, 1 drivers
v0x600001a03210_0 .var "psum_out", 31 0;
v0x600001a032a0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a03330_0 .net/s "w_signed", 7 0, v0x600001a03450_0;  1 drivers
v0x600001a033c0_0 .net "weight_in", 7 0, L_0x600001932260;  alias, 1 drivers
v0x600001a03450_0 .var "weight_reg", 7 0;
L_0x6000019338e0 .extend/s 16, v0x600001a02d90_0;
L_0x600001938000 .extend/s 16, v0x600001a03450_0;
L_0x6000019380a0 .arith/mult 16, L_0x6000019338e0, L_0x600001938000;
L_0x600001938140 .part L_0x6000019380a0, 15, 1;
LS_0x6000019381e0_0_0 .concat [ 1 1 1 1], L_0x600001938140, L_0x600001938140, L_0x600001938140, L_0x600001938140;
LS_0x6000019381e0_0_4 .concat [ 1 1 1 1], L_0x600001938140, L_0x600001938140, L_0x600001938140, L_0x600001938140;
LS_0x6000019381e0_0_8 .concat [ 1 1 1 1], L_0x600001938140, L_0x600001938140, L_0x600001938140, L_0x600001938140;
LS_0x6000019381e0_0_12 .concat [ 1 1 1 1], L_0x600001938140, L_0x600001938140, L_0x600001938140, L_0x600001938140;
L_0x6000019381e0 .concat [ 4 4 4 4], LS_0x6000019381e0_0_0, LS_0x6000019381e0_0_4, LS_0x6000019381e0_0_8, LS_0x6000019381e0_0_12;
L_0x600001938280 .concat [ 16 16 0 0], L_0x6000019380a0, L_0x6000019381e0;
S_0x14fe83250 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe8cd00;
 .timescale 0 0;
P_0x600003d6b280 .param/l "col" 1 7 214, +C4<011>;
L_0x600000327cd0 .functor AND 1, v0x600001a76be0_0, L_0x6000019383c0, C4<1>, C4<1>;
L_0x600000327d40 .functor AND 1, L_0x6000019385a0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000327db0 .functor OR 1, L_0x600001938500, L_0x600000327d40, C4<0>, C4<0>;
L_0x600000327e20 .functor AND 1, L_0x14009a4a0, L_0x600000327db0, C4<1>, C4<1>;
L_0x600000327e90 .functor AND 1, L_0x600000327e20, L_0x6000019386e0, C4<1>, C4<1>;
v0x600001a04ab0_0 .net *"_ivl_0", 3 0, L_0x600001938320;  1 drivers
L_0x1400999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a04b40_0 .net/2u *"_ivl_11", 2 0, L_0x1400999a8;  1 drivers
v0x600001a04bd0_0 .net *"_ivl_13", 0 0, L_0x600001938500;  1 drivers
L_0x1400999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a04c60_0 .net/2u *"_ivl_15", 2 0, L_0x1400999f0;  1 drivers
v0x600001a04cf0_0 .net *"_ivl_17", 0 0, L_0x6000019385a0;  1 drivers
v0x600001a04d80_0 .net *"_ivl_20", 0 0, L_0x600000327d40;  1 drivers
v0x600001a04e10_0 .net *"_ivl_22", 0 0, L_0x600000327db0;  1 drivers
v0x600001a04ea0_0 .net *"_ivl_24", 0 0, L_0x600000327e20;  1 drivers
v0x600001a04f30_0 .net *"_ivl_25", 31 0, L_0x600001938640;  1 drivers
L_0x140099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a04fc0_0 .net *"_ivl_28", 15 0, L_0x140099a38;  1 drivers
L_0x140099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a05050_0 .net/2u *"_ivl_29", 31 0, L_0x140099a80;  1 drivers
L_0x140099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a050e0_0 .net *"_ivl_3", 1 0, L_0x140099918;  1 drivers
v0x600001a05170_0 .net *"_ivl_31", 0 0, L_0x6000019386e0;  1 drivers
L_0x140099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001a05200_0 .net/2u *"_ivl_4", 3 0, L_0x140099960;  1 drivers
v0x600001a05290_0 .net *"_ivl_6", 0 0, L_0x6000019383c0;  1 drivers
v0x600001a05320_0 .net "do_clear", 0 0, L_0x600000327e90;  1 drivers
v0x600001a053b0_0 .net "load_weight", 0 0, L_0x600000327cd0;  1 drivers
v0x600001a05440_0 .net "weight_in", 7 0, L_0x600001938460;  1 drivers
L_0x600001938320 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140099918;
L_0x6000019383c0 .cmp/eq 4, L_0x600001938320, L_0x140099960;
L_0x600001938500 .cmp/eq 3, v0x600001a0c990_0, L_0x1400999a8;
L_0x6000019385a0 .cmp/eq 3, v0x600001a0c990_0, L_0x1400999f0;
L_0x600001938640 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099a38;
L_0x6000019386e0 .cmp/eq 32, L_0x600001938640, L_0x140099a80;
S_0x14fe833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe83250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a03f00_0 .net *"_ivl_11", 0 0, L_0x600001938960;  1 drivers
v0x600001a04000_0 .net *"_ivl_12", 15 0, L_0x600001938a00;  1 drivers
v0x600001a04090_0 .net/s *"_ivl_4", 15 0, L_0x600001938780;  1 drivers
v0x600001a04120_0 .net/s *"_ivl_6", 15 0, L_0x600001938820;  1 drivers
v0x600001a041b0_0 .net/s "a_signed", 7 0, v0x600001a04360_0;  1 drivers
v0x600001a04240_0 .net "act_in", 7 0, v0x600001a02d00_0;  alias, 1 drivers
v0x600001a042d0_0 .var "act_out", 7 0;
v0x600001a04360_0 .var "act_reg", 7 0;
v0x600001a043f0_0 .net "clear_acc", 0 0, L_0x600000327e90;  alias, 1 drivers
v0x600001a04480_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a04510_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a045a0_0 .net "load_weight", 0 0, L_0x600000327cd0;  alias, 1 drivers
v0x600001a04630_0 .net/s "product", 15 0, L_0x6000019388c0;  1 drivers
v0x600001a046c0_0 .net/s "product_ext", 31 0, L_0x600001938aa0;  1 drivers
v0x600001a04750_0 .net "psum_in", 31 0, v0x600001a1f180_0;  alias, 1 drivers
v0x600001a047e0_0 .var "psum_out", 31 0;
v0x600001a04870_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a04900_0 .net/s "w_signed", 7 0, v0x600001a04a20_0;  1 drivers
v0x600001a04990_0 .net "weight_in", 7 0, L_0x600001938460;  alias, 1 drivers
v0x600001a04a20_0 .var "weight_reg", 7 0;
L_0x600001938780 .extend/s 16, v0x600001a04360_0;
L_0x600001938820 .extend/s 16, v0x600001a04a20_0;
L_0x6000019388c0 .arith/mult 16, L_0x600001938780, L_0x600001938820;
L_0x600001938960 .part L_0x6000019388c0, 15, 1;
LS_0x600001938a00_0_0 .concat [ 1 1 1 1], L_0x600001938960, L_0x600001938960, L_0x600001938960, L_0x600001938960;
LS_0x600001938a00_0_4 .concat [ 1 1 1 1], L_0x600001938960, L_0x600001938960, L_0x600001938960, L_0x600001938960;
LS_0x600001938a00_0_8 .concat [ 1 1 1 1], L_0x600001938960, L_0x600001938960, L_0x600001938960, L_0x600001938960;
LS_0x600001938a00_0_12 .concat [ 1 1 1 1], L_0x600001938960, L_0x600001938960, L_0x600001938960, L_0x600001938960;
L_0x600001938a00 .concat [ 4 4 4 4], LS_0x600001938a00_0_0, LS_0x600001938a00_0_4, LS_0x600001938a00_0_8, LS_0x600001938a00_0_12;
L_0x600001938aa0 .concat [ 16 16 0 0], L_0x6000019388c0, L_0x600001938a00;
S_0x14fe80c00 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6b380 .param/l "row" 1 7 213, +C4<011>;
S_0x14fe80d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe80c00;
 .timescale 0 0;
P_0x600003d6b400 .param/l "col" 1 7 214, +C4<00>;
L_0x600000323bf0 .functor AND 1, v0x600001a76be0_0, L_0x600001938be0, C4<1>, C4<1>;
L_0x600000323790 .functor AND 1, L_0x600001938dc0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000323330 .functor OR 1, L_0x600001938d20, L_0x600000323790, C4<0>, C4<0>;
L_0x600000322ed0 .functor AND 1, L_0x14009a4a0, L_0x600000323330, C4<1>, C4<1>;
L_0x600000322a70 .functor AND 1, L_0x600000322ed0, L_0x600001938f00, C4<1>, C4<1>;
v0x600001a06010_0 .net *"_ivl_0", 2 0, L_0x600001938b40;  1 drivers
L_0x140099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a060a0_0 .net/2u *"_ivl_11", 2 0, L_0x140099b58;  1 drivers
v0x600001a06130_0 .net *"_ivl_13", 0 0, L_0x600001938d20;  1 drivers
L_0x140099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a061c0_0 .net/2u *"_ivl_15", 2 0, L_0x140099ba0;  1 drivers
v0x600001a06250_0 .net *"_ivl_17", 0 0, L_0x600001938dc0;  1 drivers
v0x600001a062e0_0 .net *"_ivl_20", 0 0, L_0x600000323790;  1 drivers
v0x600001a06370_0 .net *"_ivl_22", 0 0, L_0x600000323330;  1 drivers
v0x600001a06400_0 .net *"_ivl_24", 0 0, L_0x600000322ed0;  1 drivers
v0x600001a06490_0 .net *"_ivl_25", 31 0, L_0x600001938e60;  1 drivers
L_0x140099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a06520_0 .net *"_ivl_28", 15 0, L_0x140099be8;  1 drivers
L_0x140099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a065b0_0 .net/2u *"_ivl_29", 31 0, L_0x140099c30;  1 drivers
L_0x140099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a06640_0 .net *"_ivl_3", 0 0, L_0x140099ac8;  1 drivers
v0x600001a066d0_0 .net *"_ivl_31", 0 0, L_0x600001938f00;  1 drivers
L_0x140099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a06760_0 .net/2u *"_ivl_4", 2 0, L_0x140099b10;  1 drivers
v0x600001a067f0_0 .net *"_ivl_6", 0 0, L_0x600001938be0;  1 drivers
v0x600001a06880_0 .net "do_clear", 0 0, L_0x600000322a70;  1 drivers
v0x600001a06910_0 .net "load_weight", 0 0, L_0x600000323bf0;  1 drivers
v0x600001a069a0_0 .net "weight_in", 7 0, L_0x600001938c80;  1 drivers
L_0x600001938b40 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140099ac8;
L_0x600001938be0 .cmp/eq 3, L_0x600001938b40, L_0x140099b10;
L_0x600001938d20 .cmp/eq 3, v0x600001a0c990_0, L_0x140099b58;
L_0x600001938dc0 .cmp/eq 3, v0x600001a0c990_0, L_0x140099ba0;
L_0x600001938e60 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099be8;
L_0x600001938f00 .cmp/eq 32, L_0x600001938e60, L_0x140099c30;
S_0x14fe7e5b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe80d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a054d0_0 .net *"_ivl_11", 0 0, L_0x600001939180;  1 drivers
v0x600001a05560_0 .net *"_ivl_12", 15 0, L_0x600001939220;  1 drivers
v0x600001a055f0_0 .net/s *"_ivl_4", 15 0, L_0x600001938fa0;  1 drivers
v0x600001a05680_0 .net/s *"_ivl_6", 15 0, L_0x600001939040;  1 drivers
v0x600001a05710_0 .net/s "a_signed", 7 0, v0x600001a058c0_0;  1 drivers
v0x600001a057a0_0 .net "act_in", 7 0, L_0x600000324f50;  alias, 1 drivers
v0x600001a05830_0 .var "act_out", 7 0;
v0x600001a058c0_0 .var "act_reg", 7 0;
v0x600001a05950_0 .net "clear_acc", 0 0, L_0x600000322a70;  alias, 1 drivers
v0x600001a059e0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a05a70_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a05b00_0 .net "load_weight", 0 0, L_0x600000323bf0;  alias, 1 drivers
v0x600001a05b90_0 .net/s "product", 15 0, L_0x6000019390e0;  1 drivers
v0x600001a05c20_0 .net/s "product_ext", 31 0, L_0x6000019392c0;  1 drivers
v0x600001a05cb0_0 .net "psum_in", 31 0, v0x600001a00750_0;  alias, 1 drivers
v0x600001a05d40_0 .var "psum_out", 31 0;
v0x600001a05dd0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a05e60_0 .net/s "w_signed", 7 0, v0x600001a05f80_0;  1 drivers
v0x600001a05ef0_0 .net "weight_in", 7 0, L_0x600001938c80;  alias, 1 drivers
v0x600001a05f80_0 .var "weight_reg", 7 0;
L_0x600001938fa0 .extend/s 16, v0x600001a058c0_0;
L_0x600001939040 .extend/s 16, v0x600001a05f80_0;
L_0x6000019390e0 .arith/mult 16, L_0x600001938fa0, L_0x600001939040;
L_0x600001939180 .part L_0x6000019390e0, 15, 1;
LS_0x600001939220_0_0 .concat [ 1 1 1 1], L_0x600001939180, L_0x600001939180, L_0x600001939180, L_0x600001939180;
LS_0x600001939220_0_4 .concat [ 1 1 1 1], L_0x600001939180, L_0x600001939180, L_0x600001939180, L_0x600001939180;
LS_0x600001939220_0_8 .concat [ 1 1 1 1], L_0x600001939180, L_0x600001939180, L_0x600001939180, L_0x600001939180;
LS_0x600001939220_0_12 .concat [ 1 1 1 1], L_0x600001939180, L_0x600001939180, L_0x600001939180, L_0x600001939180;
L_0x600001939220 .concat [ 4 4 4 4], LS_0x600001939220_0_0, LS_0x600001939220_0_4, LS_0x600001939220_0_8, LS_0x600001939220_0_12;
L_0x6000019392c0 .concat [ 16 16 0 0], L_0x6000019390e0, L_0x600001939220;
S_0x14fe7e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe80c00;
 .timescale 0 0;
P_0x600003d6b500 .param/l "col" 1 7 214, +C4<01>;
L_0x600000321d50 .functor AND 1, v0x600001a76be0_0, L_0x600001939400, C4<1>, C4<1>;
L_0x6000003218f0 .functor AND 1, L_0x6000019395e0, v0x600001a75680_0, C4<1>, C4<1>;
L_0x600000321490 .functor OR 1, L_0x600001939540, L_0x6000003218f0, C4<0>, C4<0>;
L_0x600000321030 .functor AND 1, L_0x14009a4a0, L_0x600000321490, C4<1>, C4<1>;
L_0x600000320bd0 .functor AND 1, L_0x600000321030, L_0x600001939720, C4<1>, C4<1>;
v0x600001a07570_0 .net *"_ivl_0", 2 0, L_0x600001939360;  1 drivers
L_0x140099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a07600_0 .net/2u *"_ivl_11", 2 0, L_0x140099d08;  1 drivers
v0x600001a07690_0 .net *"_ivl_13", 0 0, L_0x600001939540;  1 drivers
L_0x140099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a07720_0 .net/2u *"_ivl_15", 2 0, L_0x140099d50;  1 drivers
v0x600001a077b0_0 .net *"_ivl_17", 0 0, L_0x6000019395e0;  1 drivers
v0x600001a07840_0 .net *"_ivl_20", 0 0, L_0x6000003218f0;  1 drivers
v0x600001a078d0_0 .net *"_ivl_22", 0 0, L_0x600000321490;  1 drivers
v0x600001a07960_0 .net *"_ivl_24", 0 0, L_0x600000321030;  1 drivers
v0x600001a079f0_0 .net *"_ivl_25", 31 0, L_0x600001939680;  1 drivers
L_0x140099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a07a80_0 .net *"_ivl_28", 15 0, L_0x140099d98;  1 drivers
L_0x140099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a07b10_0 .net/2u *"_ivl_29", 31 0, L_0x140099de0;  1 drivers
L_0x140099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a07ba0_0 .net *"_ivl_3", 0 0, L_0x140099c78;  1 drivers
v0x600001a07c30_0 .net *"_ivl_31", 0 0, L_0x600001939720;  1 drivers
L_0x140099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001a07cc0_0 .net/2u *"_ivl_4", 2 0, L_0x140099cc0;  1 drivers
v0x600001a07d50_0 .net *"_ivl_6", 0 0, L_0x600001939400;  1 drivers
v0x600001a07de0_0 .net "do_clear", 0 0, L_0x600000320bd0;  1 drivers
v0x600001a07e70_0 .net "load_weight", 0 0, L_0x600000321d50;  1 drivers
v0x600001a07f00_0 .net "weight_in", 7 0, L_0x6000019394a0;  1 drivers
L_0x600001939360 .concat [ 2 1 0 0], v0x600001a76b50_0, L_0x140099c78;
L_0x600001939400 .cmp/eq 3, L_0x600001939360, L_0x140099cc0;
L_0x600001939540 .cmp/eq 3, v0x600001a0c990_0, L_0x140099d08;
L_0x6000019395e0 .cmp/eq 3, v0x600001a0c990_0, L_0x140099d50;
L_0x600001939680 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099d98;
L_0x600001939720 .cmp/eq 32, L_0x600001939680, L_0x140099de0;
S_0x14fe7bf60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe7e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a06a30_0 .net *"_ivl_11", 0 0, L_0x6000019399a0;  1 drivers
v0x600001a06ac0_0 .net *"_ivl_12", 15 0, L_0x600001939a40;  1 drivers
v0x600001a06b50_0 .net/s *"_ivl_4", 15 0, L_0x6000019397c0;  1 drivers
v0x600001a06be0_0 .net/s *"_ivl_6", 15 0, L_0x600001939860;  1 drivers
v0x600001a06c70_0 .net/s "a_signed", 7 0, v0x600001a06e20_0;  1 drivers
v0x600001a06d00_0 .net "act_in", 7 0, v0x600001a05830_0;  alias, 1 drivers
v0x600001a06d90_0 .var "act_out", 7 0;
v0x600001a06e20_0 .var "act_reg", 7 0;
v0x600001a06eb0_0 .net "clear_acc", 0 0, L_0x600000320bd0;  alias, 1 drivers
v0x600001a06f40_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a06fd0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a07060_0 .net "load_weight", 0 0, L_0x600000321d50;  alias, 1 drivers
v0x600001a070f0_0 .net/s "product", 15 0, L_0x600001939900;  1 drivers
v0x600001a07180_0 .net/s "product_ext", 31 0, L_0x600001939ae0;  1 drivers
v0x600001a07210_0 .net "psum_in", 31 0, v0x600001a01cb0_0;  alias, 1 drivers
v0x600001a072a0_0 .var "psum_out", 31 0;
v0x600001a07330_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a073c0_0 .net/s "w_signed", 7 0, v0x600001a074e0_0;  1 drivers
v0x600001a07450_0 .net "weight_in", 7 0, L_0x6000019394a0;  alias, 1 drivers
v0x600001a074e0_0 .var "weight_reg", 7 0;
L_0x6000019397c0 .extend/s 16, v0x600001a06e20_0;
L_0x600001939860 .extend/s 16, v0x600001a074e0_0;
L_0x600001939900 .arith/mult 16, L_0x6000019397c0, L_0x600001939860;
L_0x6000019399a0 .part L_0x600001939900, 15, 1;
LS_0x600001939a40_0_0 .concat [ 1 1 1 1], L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0;
LS_0x600001939a40_0_4 .concat [ 1 1 1 1], L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0;
LS_0x600001939a40_0_8 .concat [ 1 1 1 1], L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0;
LS_0x600001939a40_0_12 .concat [ 1 1 1 1], L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0, L_0x6000019399a0;
L_0x600001939a40 .concat [ 4 4 4 4], LS_0x600001939a40_0_0, LS_0x600001939a40_0_4, LS_0x600001939a40_0_8, LS_0x600001939a40_0_12;
L_0x600001939ae0 .concat [ 16 16 0 0], L_0x600001939900, L_0x600001939a40;
S_0x14fe7c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe80c00;
 .timescale 0 0;
P_0x600003d6b600 .param/l "col" 1 7 214, +C4<010>;
L_0x60000033fe90 .functor AND 1, v0x600001a76be0_0, L_0x600001939c20, C4<1>, C4<1>;
L_0x60000033fa30 .functor AND 1, L_0x600001939e00, v0x600001a75680_0, C4<1>, C4<1>;
L_0x60000033f9c0 .functor OR 1, L_0x600001939d60, L_0x60000033fa30, C4<0>, C4<0>;
L_0x60000033f950 .functor AND 1, L_0x14009a4a0, L_0x60000033f9c0, C4<1>, C4<1>;
L_0x60000033f8e0 .functor AND 1, L_0x60000033f950, L_0x600001939f40, C4<1>, C4<1>;
v0x600001a08b40_0 .net *"_ivl_0", 3 0, L_0x600001939b80;  1 drivers
L_0x140099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a08bd0_0 .net/2u *"_ivl_11", 2 0, L_0x140099eb8;  1 drivers
v0x600001a08c60_0 .net *"_ivl_13", 0 0, L_0x600001939d60;  1 drivers
L_0x140099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a08cf0_0 .net/2u *"_ivl_15", 2 0, L_0x140099f00;  1 drivers
v0x600001a08d80_0 .net *"_ivl_17", 0 0, L_0x600001939e00;  1 drivers
v0x600001a08e10_0 .net *"_ivl_20", 0 0, L_0x60000033fa30;  1 drivers
v0x600001a08ea0_0 .net *"_ivl_22", 0 0, L_0x60000033f9c0;  1 drivers
v0x600001a08f30_0 .net *"_ivl_24", 0 0, L_0x60000033f950;  1 drivers
v0x600001a08fc0_0 .net *"_ivl_25", 31 0, L_0x600001939ea0;  1 drivers
L_0x140099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a09050_0 .net *"_ivl_28", 15 0, L_0x140099f48;  1 drivers
L_0x140099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a090e0_0 .net/2u *"_ivl_29", 31 0, L_0x140099f90;  1 drivers
L_0x140099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a09170_0 .net *"_ivl_3", 1 0, L_0x140099e28;  1 drivers
v0x600001a09200_0 .net *"_ivl_31", 0 0, L_0x600001939f40;  1 drivers
L_0x140099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001a09290_0 .net/2u *"_ivl_4", 3 0, L_0x140099e70;  1 drivers
v0x600001a09320_0 .net *"_ivl_6", 0 0, L_0x600001939c20;  1 drivers
v0x600001a093b0_0 .net "do_clear", 0 0, L_0x60000033f8e0;  1 drivers
v0x600001a09440_0 .net "load_weight", 0 0, L_0x60000033fe90;  1 drivers
v0x600001a094d0_0 .net "weight_in", 7 0, L_0x600001939cc0;  1 drivers
L_0x600001939b80 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140099e28;
L_0x600001939c20 .cmp/eq 4, L_0x600001939b80, L_0x140099e70;
L_0x600001939d60 .cmp/eq 3, v0x600001a0c990_0, L_0x140099eb8;
L_0x600001939e00 .cmp/eq 3, v0x600001a0c990_0, L_0x140099f00;
L_0x600001939ea0 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x140099f48;
L_0x600001939f40 .cmp/eq 32, L_0x600001939ea0, L_0x140099f90;
S_0x14fe79910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe7c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a08000_0 .net *"_ivl_11", 0 0, L_0x60000193a1c0;  1 drivers
v0x600001a08090_0 .net *"_ivl_12", 15 0, L_0x60000193a260;  1 drivers
v0x600001a08120_0 .net/s *"_ivl_4", 15 0, L_0x600001939fe0;  1 drivers
v0x600001a081b0_0 .net/s *"_ivl_6", 15 0, L_0x60000193a080;  1 drivers
v0x600001a08240_0 .net/s "a_signed", 7 0, v0x600001a083f0_0;  1 drivers
v0x600001a082d0_0 .net "act_in", 7 0, v0x600001a06d90_0;  alias, 1 drivers
v0x600001a08360_0 .var "act_out", 7 0;
v0x600001a083f0_0 .var "act_reg", 7 0;
v0x600001a08480_0 .net "clear_acc", 0 0, L_0x60000033f8e0;  alias, 1 drivers
v0x600001a08510_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a085a0_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a08630_0 .net "load_weight", 0 0, L_0x60000033fe90;  alias, 1 drivers
v0x600001a086c0_0 .net/s "product", 15 0, L_0x60000193a120;  1 drivers
v0x600001a08750_0 .net/s "product_ext", 31 0, L_0x60000193a300;  1 drivers
v0x600001a087e0_0 .net "psum_in", 31 0, v0x600001a03210_0;  alias, 1 drivers
v0x600001a08870_0 .var "psum_out", 31 0;
v0x600001a08900_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a08990_0 .net/s "w_signed", 7 0, v0x600001a08ab0_0;  1 drivers
v0x600001a08a20_0 .net "weight_in", 7 0, L_0x600001939cc0;  alias, 1 drivers
v0x600001a08ab0_0 .var "weight_reg", 7 0;
L_0x600001939fe0 .extend/s 16, v0x600001a083f0_0;
L_0x60000193a080 .extend/s 16, v0x600001a08ab0_0;
L_0x60000193a120 .arith/mult 16, L_0x600001939fe0, L_0x60000193a080;
L_0x60000193a1c0 .part L_0x60000193a120, 15, 1;
LS_0x60000193a260_0_0 .concat [ 1 1 1 1], L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0;
LS_0x60000193a260_0_4 .concat [ 1 1 1 1], L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0;
LS_0x60000193a260_0_8 .concat [ 1 1 1 1], L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0;
LS_0x60000193a260_0_12 .concat [ 1 1 1 1], L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0, L_0x60000193a1c0;
L_0x60000193a260 .concat [ 4 4 4 4], LS_0x60000193a260_0_0, LS_0x60000193a260_0_4, LS_0x60000193a260_0_8, LS_0x60000193a260_0_12;
L_0x60000193a300 .concat [ 16 16 0 0], L_0x60000193a120, L_0x60000193a260;
S_0x14fe79a80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe80c00;
 .timescale 0 0;
P_0x600003d6b700 .param/l "col" 1 7 214, +C4<011>;
L_0x600000328000 .functor AND 1, v0x600001a76be0_0, L_0x60000193a440, C4<1>, C4<1>;
L_0x600000328070 .functor AND 1, L_0x60000193a620, v0x600001a75680_0, C4<1>, C4<1>;
L_0x6000003280e0 .functor OR 1, L_0x60000193a580, L_0x600000328070, C4<0>, C4<0>;
L_0x600000328150 .functor AND 1, L_0x14009a4a0, L_0x6000003280e0, C4<1>, C4<1>;
L_0x6000003281c0 .functor AND 1, L_0x600000328150, L_0x60000193a760, C4<1>, C4<1>;
v0x600001a0a0a0_0 .net *"_ivl_0", 3 0, L_0x60000193a3a0;  1 drivers
L_0x14009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001a0a130_0 .net/2u *"_ivl_11", 2 0, L_0x14009a068;  1 drivers
v0x600001a0a1c0_0 .net *"_ivl_13", 0 0, L_0x60000193a580;  1 drivers
L_0x14009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a0a250_0 .net/2u *"_ivl_15", 2 0, L_0x14009a0b0;  1 drivers
v0x600001a0a2e0_0 .net *"_ivl_17", 0 0, L_0x60000193a620;  1 drivers
v0x600001a0a370_0 .net *"_ivl_20", 0 0, L_0x600000328070;  1 drivers
v0x600001a0a400_0 .net *"_ivl_22", 0 0, L_0x6000003280e0;  1 drivers
v0x600001a0a490_0 .net *"_ivl_24", 0 0, L_0x600000328150;  1 drivers
v0x600001a0a520_0 .net *"_ivl_25", 31 0, L_0x60000193a6c0;  1 drivers
L_0x14009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0a5b0_0 .net *"_ivl_28", 15 0, L_0x14009a0f8;  1 drivers
L_0x14009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a0a640_0 .net/2u *"_ivl_29", 31 0, L_0x14009a140;  1 drivers
L_0x140099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a0a6d0_0 .net *"_ivl_3", 1 0, L_0x140099fd8;  1 drivers
v0x600001a0a760_0 .net *"_ivl_31", 0 0, L_0x60000193a760;  1 drivers
L_0x14009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001a0a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x14009a020;  1 drivers
v0x600001a0a880_0 .net *"_ivl_6", 0 0, L_0x60000193a440;  1 drivers
v0x600001a0a910_0 .net "do_clear", 0 0, L_0x6000003281c0;  1 drivers
v0x600001a0a9a0_0 .net "load_weight", 0 0, L_0x600000328000;  1 drivers
v0x600001a0aa30_0 .net "weight_in", 7 0, L_0x60000193a4e0;  1 drivers
L_0x60000193a3a0 .concat [ 2 2 0 0], v0x600001a76b50_0, L_0x140099fd8;
L_0x60000193a440 .cmp/eq 4, L_0x60000193a3a0, L_0x14009a020;
L_0x60000193a580 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a068;
L_0x60000193a620 .cmp/eq 3, v0x600001a0c990_0, L_0x14009a0b0;
L_0x60000193a6c0 .concat [ 16 16 0 0], v0x600001a0c090_0, L_0x14009a0f8;
L_0x60000193a760 .cmp/eq 32, L_0x60000193a6c0, L_0x14009a140;
S_0x14fe72620 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe79a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000062a300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000062a340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001a09560_0 .net *"_ivl_11", 0 0, L_0x60000193a9e0;  1 drivers
v0x600001a095f0_0 .net *"_ivl_12", 15 0, L_0x60000193aa80;  1 drivers
v0x600001a09680_0 .net/s *"_ivl_4", 15 0, L_0x60000193a800;  1 drivers
v0x600001a09710_0 .net/s *"_ivl_6", 15 0, L_0x60000193a8a0;  1 drivers
v0x600001a097a0_0 .net/s "a_signed", 7 0, v0x600001a09950_0;  1 drivers
v0x600001a09830_0 .net "act_in", 7 0, v0x600001a08360_0;  alias, 1 drivers
v0x600001a098c0_0 .var "act_out", 7 0;
v0x600001a09950_0 .var "act_reg", 7 0;
v0x600001a099e0_0 .net "clear_acc", 0 0, L_0x6000003281c0;  alias, 1 drivers
v0x600001a09a70_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a09b00_0 .net "enable", 0 0, L_0x6000003289a0;  alias, 1 drivers
v0x600001a09b90_0 .net "load_weight", 0 0, L_0x600000328000;  alias, 1 drivers
v0x600001a09c20_0 .net/s "product", 15 0, L_0x60000193a940;  1 drivers
v0x600001a09cb0_0 .net/s "product_ext", 31 0, L_0x60000193ab20;  1 drivers
v0x600001a09d40_0 .net "psum_in", 31 0, v0x600001a047e0_0;  alias, 1 drivers
v0x600001a09dd0_0 .var "psum_out", 31 0;
v0x600001a09e60_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a09ef0_0 .net/s "w_signed", 7 0, v0x600001a0a010_0;  1 drivers
v0x600001a09f80_0 .net "weight_in", 7 0, L_0x60000193a4e0;  alias, 1 drivers
v0x600001a0a010_0 .var "weight_reg", 7 0;
L_0x60000193a800 .extend/s 16, v0x600001a09950_0;
L_0x60000193a8a0 .extend/s 16, v0x600001a0a010_0;
L_0x60000193a940 .arith/mult 16, L_0x60000193a800, L_0x60000193a8a0;
L_0x60000193a9e0 .part L_0x60000193a940, 15, 1;
LS_0x60000193aa80_0_0 .concat [ 1 1 1 1], L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0;
LS_0x60000193aa80_0_4 .concat [ 1 1 1 1], L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0;
LS_0x60000193aa80_0_8 .concat [ 1 1 1 1], L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0;
LS_0x60000193aa80_0_12 .concat [ 1 1 1 1], L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0, L_0x60000193a9e0;
L_0x60000193aa80 .concat [ 4 4 4 4], LS_0x60000193aa80_0_0, LS_0x60000193aa80_0_4, LS_0x60000193aa80_0_8, LS_0x60000193aa80_0_12;
L_0x60000193ab20 .concat [ 16 16 0 0], L_0x60000193a940, L_0x60000193aa80;
S_0x14fe72790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6b800 .param/l "row" 1 7 198, +C4<00>;
L_0x600000325180 .functor BUFZ 8, v0x600001a14870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe6ffd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6b880 .param/l "row" 1 7 198, +C4<01>;
L_0x600000325030 .functor BUFZ 8, v0x600001a14b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe70140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6b900 .param/l "row" 1 7 198, +C4<010>;
L_0x6000003250a0 .functor BUFZ 8, v0x600001a14e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe6d980 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6b980 .param/l "row" 1 7 198, +C4<011>;
L_0x600000324f50 .functor BUFZ 8, v0x600001a150e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe6daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6ba00 .param/l "col" 1 7 279, +C4<00>;
L_0x600000328690 .functor BUFZ 32, v0x600001a14510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001a0aac0_0 .net *"_ivl_2", 31 0, L_0x600000328690;  1 drivers
S_0x14fea6420 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6ba80 .param/l "col" 1 7 279, +C4<01>;
L_0x600000328700 .functor BUFZ 32, v0x600001a14630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001a0ab50_0 .net *"_ivl_2", 31 0, L_0x600000328700;  1 drivers
S_0x14fea6590 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bb00 .param/l "col" 1 7 279, +C4<010>;
L_0x600000328770 .functor BUFZ 32, v0x600001a14750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001a0abe0_0 .net *"_ivl_2", 31 0, L_0x600000328770;  1 drivers
S_0x14fe99900 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bb80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000003287e0 .functor BUFZ 32, L_0x600000328620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001a0ac70_0 .net *"_ivl_2", 31 0, L_0x6000003287e0;  1 drivers
S_0x14fe99a70 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bc00 .param/l "col" 1 7 206, +C4<00>;
S_0x14fe99be0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bc80 .param/l "col" 1 7 206, +C4<01>;
S_0x14fe99d50 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bd00 .param/l "col" 1 7 206, +C4<010>;
S_0x14fe68e60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14fe90730;
 .timescale 0 0;
P_0x600003d6bd80 .param/l "col" 1 7 206, +C4<011>;
S_0x14fe69f10 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14fe6b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14fe6a080 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14fe6a0c0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14fe6a100 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14fe6a140 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14fe6a180 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14fe6a1c0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000003297a0 .functor BUFZ 256, v0x600001a0f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000329810 .functor BUFZ 256, v0x600001a0ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000329880 .functor BUFZ 256, v0x600001a0ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001a0e2e0_0 .var/i "b", 31 0;
v0x600001a0e370 .array "bank_addr", 3 0, 7 0;
v0x600001a0e400_0 .net "bank_dma", 1 0, L_0x60000193e6c0;  1 drivers
v0x600001a0e490_0 .var "bank_dma_d", 1 0;
v0x600001a0e520_0 .net "bank_mxu_a", 1 0, L_0x60000193e4e0;  1 drivers
v0x600001a0e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600001a0e640_0 .net "bank_mxu_o", 1 0, L_0x60000193e580;  1 drivers
v0x600001a0e6d0_0 .net "bank_mxu_w", 1 0, L_0x60000193e440;  1 drivers
v0x600001a0e760_0 .var "bank_mxu_w_d", 1 0;
v0x600001a0e7f0 .array "bank_rdata", 3 0;
v0x600001a0e7f0_0 .net v0x600001a0e7f0 0, 255 0, v0x600001a0cf30_0; 1 drivers
v0x600001a0e7f0_1 .net v0x600001a0e7f0 1, 255 0, v0x600001a0d440_0; 1 drivers
v0x600001a0e7f0_2 .net v0x600001a0e7f0 2, 255 0, v0x600001a0d950_0; 1 drivers
v0x600001a0e7f0_3 .net v0x600001a0e7f0 3, 255 0, v0x600001a0de60_0; 1 drivers
v0x600001a0e880_0 .var "bank_re", 3 0;
v0x600001a0e910_0 .net "bank_vpu", 1 0, L_0x60000193e620;  1 drivers
v0x600001a0e9a0_0 .var "bank_vpu_d", 1 0;
v0x600001a0ea30 .array "bank_wdata", 3 0, 255 0;
v0x600001a0eac0_0 .var "bank_we", 3 0;
v0x600001a0eb50_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0ebe0_0 .net "dma_addr", 19 0, v0x600001a10e10_0;  alias, 1 drivers
v0x600001a0ec70_0 .net "dma_rdata", 255 0, L_0x600000329880;  alias, 1 drivers
v0x600001a0ed00_0 .var "dma_rdata_reg", 255 0;
v0x600001a0ed90_0 .net "dma_re", 0 0, L_0x600000329260;  alias, 1 drivers
v0x600001a0ee20_0 .net "dma_ready", 0 0, L_0x60000193ed00;  alias, 1 drivers
v0x600001a0eeb0_0 .net "dma_wdata", 255 0, L_0x600000329180;  alias, 1 drivers
v0x600001a0ef40_0 .net "dma_we", 0 0, L_0x6000003291f0;  alias, 1 drivers
v0x600001a0efd0_0 .var "grant_dma", 3 0;
v0x600001a0f060_0 .var "grant_mxu_a", 3 0;
v0x600001a0f0f0_0 .var "grant_mxu_o", 3 0;
v0x600001a0f180_0 .var "grant_mxu_w", 3 0;
v0x600001a0f210_0 .var "grant_vpu", 3 0;
v0x600001a0f2a0_0 .net "mxu_a_addr", 19 0, L_0x60000193b8e0;  alias, 1 drivers
v0x600001a0f330_0 .net "mxu_a_rdata", 255 0, L_0x6000003297a0;  alias, 1 drivers
v0x600001a0f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001a0f450_0 .net "mxu_a_re", 0 0, L_0x60000193b980;  alias, 1 drivers
v0x600001a0f4e0_0 .net "mxu_a_ready", 0 0, L_0x60000193ebc0;  alias, 1 drivers
v0x600001a0f570_0 .net "mxu_o_addr", 19 0, L_0x60000193bb60;  alias, 1 drivers
v0x600001a0f600_0 .net "mxu_o_ready", 0 0, L_0x60000193ec60;  alias, 1 drivers
v0x600001a0f690_0 .net "mxu_o_wdata", 255 0, L_0x60000193bd40;  alias, 1 drivers
v0x600001a0f720_0 .net "mxu_o_we", 0 0, L_0x600000328c40;  alias, 1 drivers
v0x600001a0f7b0_0 .net "mxu_w_addr", 19 0, L_0x60000193b660;  alias, 1 drivers
v0x600001a0f840_0 .net "mxu_w_rdata", 255 0, v0x600001a0f8d0_0;  alias, 1 drivers
v0x600001a0f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001a0f960_0 .net "mxu_w_re", 0 0, L_0x60000193b700;  alias, 1 drivers
v0x600001a0f9f0_0 .net "mxu_w_ready", 0 0, L_0x60000193ea80;  alias, 1 drivers
v0x600001a0fa80_0 .var "req_dma", 3 0;
v0x600001a0fb10_0 .var "req_mxu_a", 3 0;
v0x600001a0fba0_0 .var "req_mxu_o", 3 0;
v0x600001a0fc30_0 .var "req_mxu_w", 3 0;
v0x600001a0fcc0_0 .var "req_vpu", 3 0;
v0x600001a0fd50_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a0fde0_0 .net "vpu_addr", 19 0, v0x600001a71710_0;  alias, 1 drivers
v0x600001a0fe70_0 .net "vpu_rdata", 255 0, L_0x600000329810;  alias, 1 drivers
v0x600001a0ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600001a70000_0 .net "vpu_re", 0 0, L_0x600000329030;  alias, 1 drivers
v0x600001a70090_0 .net "vpu_ready", 0 0, L_0x60000193eb20;  alias, 1 drivers
v0x600001a70120_0 .net "vpu_wdata", 255 0, L_0x600000328f50;  alias, 1 drivers
v0x600001a701b0_0 .net "vpu_we", 0 0, L_0x600000328fc0;  alias, 1 drivers
v0x600001a70240_0 .net "word_dma", 7 0, L_0x60000193e9e0;  1 drivers
v0x600001a702d0_0 .net "word_mxu_a", 7 0, L_0x60000193e800;  1 drivers
v0x600001a70360_0 .net "word_mxu_o", 7 0, L_0x60000193e8a0;  1 drivers
v0x600001a703f0_0 .net "word_mxu_w", 7 0, L_0x60000193e760;  1 drivers
v0x600001a70480_0 .net "word_vpu", 7 0, L_0x60000193e940;  1 drivers
E_0x600003d6c540/0 .event anyedge, v0x600001a0e760_0, v0x600001a0cf30_0, v0x600001a0d440_0, v0x600001a0d950_0;
E_0x600003d6c540/1 .event anyedge, v0x600001a0de60_0, v0x600001a0e5b0_0, v0x600001a0e9a0_0, v0x600001a0e490_0;
E_0x600003d6c540 .event/or E_0x600003d6c540/0, E_0x600003d6c540/1;
E_0x600003d6c5c0/0 .event anyedge, v0x600001a0fc30_0, v0x600001a0fb10_0, v0x600001a0fba0_0, v0x600001a0fcc0_0;
E_0x600003d6c5c0/1 .event anyedge, v0x600001a0fa80_0, v0x600001a0f180_0, v0x600001a703f0_0, v0x600001a0f060_0;
E_0x600003d6c5c0/2 .event anyedge, v0x600001a702d0_0, v0x600001a0f0f0_0, v0x600001a70360_0, v0x600001a0f690_0;
E_0x600003d6c5c0/3 .event anyedge, v0x600001a0f210_0, v0x600001a70480_0, v0x600001a70120_0, v0x600001a701b0_0;
E_0x600003d6c5c0/4 .event anyedge, v0x600001a70000_0, v0x600001a0efd0_0, v0x600001a70240_0, v0x600001a110e0_0;
E_0x600003d6c5c0/5 .event anyedge, v0x600001a11200_0, v0x600001a10f30_0;
E_0x600003d6c5c0 .event/or E_0x600003d6c5c0/0, E_0x600003d6c5c0/1, E_0x600003d6c5c0/2, E_0x600003d6c5c0/3, E_0x600003d6c5c0/4, E_0x600003d6c5c0/5;
E_0x600003d6c600/0 .event anyedge, v0x600001a0f960_0, v0x600001a0e6d0_0, v0x600001a0f450_0, v0x600001a0e520_0;
E_0x600003d6c600/1 .event anyedge, v0x600001a0f720_0, v0x600001a0e640_0, v0x600001a701b0_0, v0x600001a70000_0;
E_0x600003d6c600/2 .event anyedge, v0x600001a0e910_0, v0x600001a11200_0, v0x600001a10f30_0, v0x600001a0e400_0;
E_0x600003d6c600 .event/or E_0x600003d6c600/0, E_0x600003d6c600/1, E_0x600003d6c600/2;
L_0x60000193df40 .part v0x600001a0eac0_0, 0, 1;
L_0x60000193dfe0 .part v0x600001a0e880_0, 0, 1;
L_0x60000193e080 .part v0x600001a0eac0_0, 1, 1;
L_0x60000193e120 .part v0x600001a0e880_0, 1, 1;
L_0x60000193e1c0 .part v0x600001a0eac0_0, 2, 1;
L_0x60000193e260 .part v0x600001a0e880_0, 2, 1;
L_0x60000193e300 .part v0x600001a0eac0_0, 3, 1;
L_0x60000193e3a0 .part v0x600001a0e880_0, 3, 1;
L_0x60000193e440 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x60000193b660 (v0x600001a0e0a0_0) S_0x14fe9aca0;
L_0x60000193e4e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x60000193b8e0 (v0x600001a0e0a0_0) S_0x14fe9aca0;
L_0x60000193e580 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x60000193bb60 (v0x600001a0e0a0_0) S_0x14fe9aca0;
L_0x60000193e620 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600001a71710_0 (v0x600001a0e0a0_0) S_0x14fe9aca0;
L_0x60000193e6c0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600001a10e10_0 (v0x600001a0e0a0_0) S_0x14fe9aca0;
L_0x60000193e760 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x60000193b660 (v0x600001a0e1c0_0) S_0x14fe9ae10;
L_0x60000193e800 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x60000193b8e0 (v0x600001a0e1c0_0) S_0x14fe9ae10;
L_0x60000193e8a0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x60000193bb60 (v0x600001a0e1c0_0) S_0x14fe9ae10;
L_0x60000193e940 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600001a71710_0 (v0x600001a0e1c0_0) S_0x14fe9ae10;
L_0x60000193e9e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600001a10e10_0 (v0x600001a0e1c0_0) S_0x14fe9ae10;
L_0x60000193ea80 .part/v v0x600001a0f180_0, L_0x60000193e440, 1;
L_0x60000193ebc0 .part/v v0x600001a0f060_0, L_0x60000193e4e0, 1;
L_0x60000193ec60 .part/v v0x600001a0f0f0_0, L_0x60000193e580, 1;
L_0x60000193eb20 .part/v v0x600001a0f210_0, L_0x60000193e620, 1;
L_0x60000193ed00 .part/v v0x600001a0efd0_0, L_0x60000193e6c0, 1;
S_0x14fea0370 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14fe69f10;
 .timescale 0 0;
P_0x600003d6c640 .param/l "i" 1 9 184, +C4<00>;
S_0x14fea04e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14fea0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000629880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000006298c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001a0e370_0 .array/port v0x600001a0e370, 0;
v0x600001a0ccf0_0 .net "addr", 7 0, v0x600001a0e370_0;  1 drivers
v0x600001a0cd80_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0ce10_0 .var/i "i", 31 0;
v0x600001a0cea0 .array "mem", 255 0, 255 0;
v0x600001a0cf30_0 .var "rdata", 255 0;
v0x600001a0cfc0_0 .net "re", 0 0, L_0x60000193dfe0;  1 drivers
v0x600001a0ea30_0 .array/port v0x600001a0ea30, 0;
v0x600001a0d050_0 .net "wdata", 255 0, v0x600001a0ea30_0;  1 drivers
v0x600001a0d0e0_0 .net "we", 0 0, L_0x60000193df40;  1 drivers
E_0x600003d6c740 .event posedge, v0x600001a10090_0;
S_0x14fea0650 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14fe69f10;
 .timescale 0 0;
P_0x600003d6c7c0 .param/l "i" 1 9 184, +C4<01>;
S_0x14fe9a570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14fea0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000062a380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000062a3c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001a0e370_1 .array/port v0x600001a0e370, 1;
v0x600001a0d200_0 .net "addr", 7 0, v0x600001a0e370_1;  1 drivers
v0x600001a0d290_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0d320_0 .var/i "i", 31 0;
v0x600001a0d3b0 .array "mem", 255 0, 255 0;
v0x600001a0d440_0 .var "rdata", 255 0;
v0x600001a0d4d0_0 .net "re", 0 0, L_0x60000193e120;  1 drivers
v0x600001a0ea30_1 .array/port v0x600001a0ea30, 1;
v0x600001a0d560_0 .net "wdata", 255 0, v0x600001a0ea30_1;  1 drivers
v0x600001a0d5f0_0 .net "we", 0 0, L_0x60000193e080;  1 drivers
S_0x14fe9a6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14fe69f10;
 .timescale 0 0;
P_0x600003d6c900 .param/l "i" 1 9 184, +C4<010>;
S_0x14fe9a850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14fe9a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000062a400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000062a440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001a0e370_2 .array/port v0x600001a0e370, 2;
v0x600001a0d710_0 .net "addr", 7 0, v0x600001a0e370_2;  1 drivers
v0x600001a0d7a0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0d830_0 .var/i "i", 31 0;
v0x600001a0d8c0 .array "mem", 255 0, 255 0;
v0x600001a0d950_0 .var "rdata", 255 0;
v0x600001a0d9e0_0 .net "re", 0 0, L_0x60000193e260;  1 drivers
v0x600001a0ea30_2 .array/port v0x600001a0ea30, 2;
v0x600001a0da70_0 .net "wdata", 255 0, v0x600001a0ea30_2;  1 drivers
v0x600001a0db00_0 .net "we", 0 0, L_0x60000193e1c0;  1 drivers
S_0x14fe9a9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14fe69f10;
 .timescale 0 0;
P_0x600003d6ca40 .param/l "i" 1 9 184, +C4<011>;
S_0x14fe9ab30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14fe9a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000062a480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000062a4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001a0e370_3 .array/port v0x600001a0e370, 3;
v0x600001a0dc20_0 .net "addr", 7 0, v0x600001a0e370_3;  1 drivers
v0x600001a0dcb0_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a0dd40_0 .var/i "i", 31 0;
v0x600001a0ddd0 .array "mem", 255 0, 255 0;
v0x600001a0de60_0 .var "rdata", 255 0;
v0x600001a0def0_0 .net "re", 0 0, L_0x60000193e3a0;  1 drivers
v0x600001a0ea30_3 .array/port v0x600001a0ea30, 3;
v0x600001a0df80_0 .net "wdata", 255 0, v0x600001a0ea30_3;  1 drivers
v0x600001a0e010_0 .net "we", 0 0, L_0x60000193e300;  1 drivers
S_0x14fe9aca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14fe69f10;
 .timescale 0 0;
v0x600001a0e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14fe9aca0
TD_tb_random_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x600001a0e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001a0e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14fe9ae10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14fe69f10;
 .timescale 0 0;
v0x600001a0e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14fe9ae10
TD_tb_random_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x600001a0e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14fe9b180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14fe6b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x150010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x150010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x150010080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1500100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x150010100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x150010140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x150010180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1500101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x150010200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x150010240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x150010280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1500102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x150010300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x150010340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x150010380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1500103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x150010400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x150010440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x150010480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1500104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x150010500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x150010540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x150010580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1500105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x150010600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x150010640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x150010680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1500106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x150010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000328d90 .functor BUFZ 256, L_0x60000193d720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000328e00 .functor BUFZ 256, L_0x60000193d860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000328e70 .functor BUFZ 1, v0x600001a70ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000328f50 .functor BUFZ 256, v0x600001a71a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000328fc0 .functor BUFZ 1, v0x600001a71b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000329030 .functor BUFZ 1, v0x600001a718c0_0, C4<0>, C4<0>, C4<0>;
v0x600001a70510_0 .net *"_ivl_48", 255 0, L_0x60000193d720;  1 drivers
v0x600001a705a0_0 .net *"_ivl_50", 6 0, L_0x60000193d7c0;  1 drivers
L_0x14009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a70630_0 .net *"_ivl_53", 1 0, L_0x14009a848;  1 drivers
v0x600001a706c0_0 .net *"_ivl_56", 255 0, L_0x60000193d860;  1 drivers
v0x600001a70750_0 .net *"_ivl_58", 6 0, L_0x60000193d900;  1 drivers
L_0x14009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a707e0_0 .net *"_ivl_61", 1 0, L_0x14009a890;  1 drivers
L_0x14009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001a70870_0 .net/2u *"_ivl_64", 2 0, L_0x14009a8d8;  1 drivers
v0x600001a70900_0 .var "addr_reg", 19 0;
v0x600001a70990_0 .var "alu_result", 255 0;
v0x600001a70a20_0 .net "clk", 0 0, v0x600001a77720_0;  alias, 1 drivers
v0x600001a70ab0_0 .net "cmd", 127 0, v0x600001a14240_0;  alias, 1 drivers
v0x600001a70b40_0 .net "cmd_done", 0 0, L_0x600000328e70;  alias, 1 drivers
v0x600001a70bd0_0 .net "cmd_ready", 0 0, L_0x60000193d9a0;  alias, 1 drivers
v0x600001a70c60_0 .var "cmd_reg", 127 0;
v0x600001a70cf0_0 .net "cmd_valid", 0 0, L_0x6000003256c0;  alias, 1 drivers
v0x600001a70d80_0 .net "count", 15 0, L_0x60000193d680;  1 drivers
v0x600001a70e10_0 .var "count_reg", 15 0;
v0x600001a70ea0_0 .var "done_reg", 0 0;
v0x600001a70f30_0 .var "elem_count", 15 0;
v0x600001a70fc0_0 .net "imm", 15 0, L_0x60000193d540;  1 drivers
v0x600001a71050_0 .var "imm_reg", 15 0;
v0x600001a710e0_0 .var/i "lane", 31 0;
v0x600001a71170 .array "lane_a", 15 0;
v0x600001a71170_0 .net v0x600001a71170 0, 15 0, L_0x60000193be80; 1 drivers
v0x600001a71170_1 .net v0x600001a71170 1, 15 0, L_0x600001932300; 1 drivers
v0x600001a71170_2 .net v0x600001a71170 2, 15 0, L_0x60000193c0a0; 1 drivers
v0x600001a71170_3 .net v0x600001a71170 3, 15 0, L_0x60000193c1e0; 1 drivers
v0x600001a71170_4 .net v0x600001a71170 4, 15 0, L_0x60000193c320; 1 drivers
v0x600001a71170_5 .net v0x600001a71170 5, 15 0, L_0x60000193c460; 1 drivers
v0x600001a71170_6 .net v0x600001a71170 6, 15 0, L_0x60000193c5a0; 1 drivers
v0x600001a71170_7 .net v0x600001a71170 7, 15 0, L_0x60000193c6e0; 1 drivers
v0x600001a71170_8 .net v0x600001a71170 8, 15 0, L_0x60000193c820; 1 drivers
v0x600001a71170_9 .net v0x600001a71170 9, 15 0, L_0x60000193c960; 1 drivers
v0x600001a71170_10 .net v0x600001a71170 10, 15 0, L_0x60000193cb40; 1 drivers
v0x600001a71170_11 .net v0x600001a71170 11, 15 0, L_0x60000193cbe0; 1 drivers
v0x600001a71170_12 .net v0x600001a71170 12, 15 0, L_0x60000193cd20; 1 drivers
v0x600001a71170_13 .net v0x600001a71170 13, 15 0, L_0x60000193ce60; 1 drivers
v0x600001a71170_14 .net v0x600001a71170 14, 15 0, L_0x60000193cfa0; 1 drivers
v0x600001a71170_15 .net v0x600001a71170 15, 15 0, L_0x60000193d0e0; 1 drivers
v0x600001a71200 .array "lane_b", 15 0;
v0x600001a71200_0 .net v0x600001a71200 0, 15 0, L_0x60000193bf20; 1 drivers
v0x600001a71200_1 .net v0x600001a71200 1, 15 0, L_0x60000193c000; 1 drivers
v0x600001a71200_2 .net v0x600001a71200 2, 15 0, L_0x60000193c140; 1 drivers
v0x600001a71200_3 .net v0x600001a71200 3, 15 0, L_0x60000193c280; 1 drivers
v0x600001a71200_4 .net v0x600001a71200 4, 15 0, L_0x60000193c3c0; 1 drivers
v0x600001a71200_5 .net v0x600001a71200 5, 15 0, L_0x60000193c500; 1 drivers
v0x600001a71200_6 .net v0x600001a71200 6, 15 0, L_0x60000193c640; 1 drivers
v0x600001a71200_7 .net v0x600001a71200 7, 15 0, L_0x60000193c780; 1 drivers
v0x600001a71200_8 .net v0x600001a71200 8, 15 0, L_0x60000193c8c0; 1 drivers
v0x600001a71200_9 .net v0x600001a71200 9, 15 0, L_0x60000193caa0; 1 drivers
v0x600001a71200_10 .net v0x600001a71200 10, 15 0, L_0x60000193ca00; 1 drivers
v0x600001a71200_11 .net v0x600001a71200 11, 15 0, L_0x60000193cc80; 1 drivers
v0x600001a71200_12 .net v0x600001a71200 12, 15 0, L_0x60000193cdc0; 1 drivers
v0x600001a71200_13 .net v0x600001a71200 13, 15 0, L_0x60000193cf00; 1 drivers
v0x600001a71200_14 .net v0x600001a71200 14, 15 0, L_0x60000193d040; 1 drivers
v0x600001a71200_15 .net v0x600001a71200 15, 15 0, L_0x60000193d180; 1 drivers
v0x600001a71290 .array "lane_result", 15 0, 15 0;
v0x600001a71320_0 .net "mem_addr", 19 0, L_0x60000193d5e0;  1 drivers
v0x600001a713b0_0 .var "mem_addr_reg", 19 0;
v0x600001a71440_0 .net "opcode", 7 0, L_0x60000193d220;  1 drivers
v0x600001a714d0_0 .var "reduce_result", 15 0;
v0x600001a71560 .array "reduce_tree", 79 0, 15 0;
v0x600001a715f0_0 .net "rst_n", 0 0, v0x600001a78090_0;  alias, 1 drivers
v0x600001a71680_0 .net "sram_addr", 19 0, v0x600001a71710_0;  alias, 1 drivers
v0x600001a71710_0 .var "sram_addr_reg", 19 0;
v0x600001a717a0_0 .net "sram_rdata", 255 0, L_0x600000329810;  alias, 1 drivers
v0x600001a71830_0 .net "sram_re", 0 0, L_0x600000329030;  alias, 1 drivers
v0x600001a718c0_0 .var "sram_re_reg", 0 0;
v0x600001a71950_0 .net "sram_ready", 0 0, L_0x60000193eb20;  alias, 1 drivers
v0x600001a719e0_0 .net "sram_wdata", 255 0, L_0x600000328f50;  alias, 1 drivers
v0x600001a71a70_0 .var "sram_wdata_reg", 255 0;
v0x600001a71b00_0 .net "sram_we", 0 0, L_0x600000328fc0;  alias, 1 drivers
v0x600001a71b90_0 .var "sram_we_reg", 0 0;
v0x600001a71c20_0 .var/i "stage", 31 0;
v0x600001a71cb0_0 .var "state", 2 0;
v0x600001a71d40_0 .net "subop", 7 0, L_0x60000193d2c0;  1 drivers
v0x600001a71dd0_0 .var "subop_reg", 7 0;
v0x600001a71e60_0 .net "vd", 4 0, L_0x60000193d360;  1 drivers
v0x600001a71ef0_0 .var "vd_reg", 4 0;
v0x600001a71f80 .array "vrf", 31 0, 255 0;
v0x600001a72010_0 .net "vs1", 4 0, L_0x60000193d400;  1 drivers
v0x600001a720a0_0 .net "vs1_data", 255 0, L_0x600000328d90;  1 drivers
v0x600001a72130_0 .var "vs1_reg", 4 0;
v0x600001a721c0_0 .net "vs2", 4 0, L_0x60000193d4a0;  1 drivers
v0x600001a72250_0 .net "vs2_data", 255 0, L_0x600000328e00;  1 drivers
v0x600001a722e0_0 .var "vs2_reg", 4 0;
E_0x600003d6d340/0 .event anyedge, v0x600001a71170_0, v0x600001a71170_1, v0x600001a71170_2, v0x600001a71170_3;
E_0x600003d6d340/1 .event anyedge, v0x600001a71170_4, v0x600001a71170_5, v0x600001a71170_6, v0x600001a71170_7;
E_0x600003d6d340/2 .event anyedge, v0x600001a71170_8, v0x600001a71170_9, v0x600001a71170_10, v0x600001a71170_11;
E_0x600003d6d340/3 .event anyedge, v0x600001a71170_12, v0x600001a71170_13, v0x600001a71170_14, v0x600001a71170_15;
v0x600001a71560_0 .array/port v0x600001a71560, 0;
v0x600001a71560_1 .array/port v0x600001a71560, 1;
v0x600001a71560_2 .array/port v0x600001a71560, 2;
E_0x600003d6d340/4 .event anyedge, v0x600001a71dd0_0, v0x600001a71560_0, v0x600001a71560_1, v0x600001a71560_2;
v0x600001a71560_3 .array/port v0x600001a71560, 3;
v0x600001a71560_4 .array/port v0x600001a71560, 4;
v0x600001a71560_5 .array/port v0x600001a71560, 5;
v0x600001a71560_6 .array/port v0x600001a71560, 6;
E_0x600003d6d340/5 .event anyedge, v0x600001a71560_3, v0x600001a71560_4, v0x600001a71560_5, v0x600001a71560_6;
v0x600001a71560_7 .array/port v0x600001a71560, 7;
v0x600001a71560_8 .array/port v0x600001a71560, 8;
v0x600001a71560_9 .array/port v0x600001a71560, 9;
v0x600001a71560_10 .array/port v0x600001a71560, 10;
E_0x600003d6d340/6 .event anyedge, v0x600001a71560_7, v0x600001a71560_8, v0x600001a71560_9, v0x600001a71560_10;
v0x600001a71560_11 .array/port v0x600001a71560, 11;
v0x600001a71560_12 .array/port v0x600001a71560, 12;
v0x600001a71560_13 .array/port v0x600001a71560, 13;
v0x600001a71560_14 .array/port v0x600001a71560, 14;
E_0x600003d6d340/7 .event anyedge, v0x600001a71560_11, v0x600001a71560_12, v0x600001a71560_13, v0x600001a71560_14;
v0x600001a71560_15 .array/port v0x600001a71560, 15;
v0x600001a71560_16 .array/port v0x600001a71560, 16;
v0x600001a71560_17 .array/port v0x600001a71560, 17;
v0x600001a71560_18 .array/port v0x600001a71560, 18;
E_0x600003d6d340/8 .event anyedge, v0x600001a71560_15, v0x600001a71560_16, v0x600001a71560_17, v0x600001a71560_18;
v0x600001a71560_19 .array/port v0x600001a71560, 19;
v0x600001a71560_20 .array/port v0x600001a71560, 20;
v0x600001a71560_21 .array/port v0x600001a71560, 21;
v0x600001a71560_22 .array/port v0x600001a71560, 22;
E_0x600003d6d340/9 .event anyedge, v0x600001a71560_19, v0x600001a71560_20, v0x600001a71560_21, v0x600001a71560_22;
v0x600001a71560_23 .array/port v0x600001a71560, 23;
v0x600001a71560_24 .array/port v0x600001a71560, 24;
v0x600001a71560_25 .array/port v0x600001a71560, 25;
v0x600001a71560_26 .array/port v0x600001a71560, 26;
E_0x600003d6d340/10 .event anyedge, v0x600001a71560_23, v0x600001a71560_24, v0x600001a71560_25, v0x600001a71560_26;
v0x600001a71560_27 .array/port v0x600001a71560, 27;
v0x600001a71560_28 .array/port v0x600001a71560, 28;
v0x600001a71560_29 .array/port v0x600001a71560, 29;
v0x600001a71560_30 .array/port v0x600001a71560, 30;
E_0x600003d6d340/11 .event anyedge, v0x600001a71560_27, v0x600001a71560_28, v0x600001a71560_29, v0x600001a71560_30;
v0x600001a71560_31 .array/port v0x600001a71560, 31;
v0x600001a71560_32 .array/port v0x600001a71560, 32;
v0x600001a71560_33 .array/port v0x600001a71560, 33;
v0x600001a71560_34 .array/port v0x600001a71560, 34;
E_0x600003d6d340/12 .event anyedge, v0x600001a71560_31, v0x600001a71560_32, v0x600001a71560_33, v0x600001a71560_34;
v0x600001a71560_35 .array/port v0x600001a71560, 35;
v0x600001a71560_36 .array/port v0x600001a71560, 36;
v0x600001a71560_37 .array/port v0x600001a71560, 37;
v0x600001a71560_38 .array/port v0x600001a71560, 38;
E_0x600003d6d340/13 .event anyedge, v0x600001a71560_35, v0x600001a71560_36, v0x600001a71560_37, v0x600001a71560_38;
v0x600001a71560_39 .array/port v0x600001a71560, 39;
v0x600001a71560_40 .array/port v0x600001a71560, 40;
v0x600001a71560_41 .array/port v0x600001a71560, 41;
v0x600001a71560_42 .array/port v0x600001a71560, 42;
E_0x600003d6d340/14 .event anyedge, v0x600001a71560_39, v0x600001a71560_40, v0x600001a71560_41, v0x600001a71560_42;
v0x600001a71560_43 .array/port v0x600001a71560, 43;
v0x600001a71560_44 .array/port v0x600001a71560, 44;
v0x600001a71560_45 .array/port v0x600001a71560, 45;
v0x600001a71560_46 .array/port v0x600001a71560, 46;
E_0x600003d6d340/15 .event anyedge, v0x600001a71560_43, v0x600001a71560_44, v0x600001a71560_45, v0x600001a71560_46;
v0x600001a71560_47 .array/port v0x600001a71560, 47;
v0x600001a71560_48 .array/port v0x600001a71560, 48;
v0x600001a71560_49 .array/port v0x600001a71560, 49;
v0x600001a71560_50 .array/port v0x600001a71560, 50;
E_0x600003d6d340/16 .event anyedge, v0x600001a71560_47, v0x600001a71560_48, v0x600001a71560_49, v0x600001a71560_50;
v0x600001a71560_51 .array/port v0x600001a71560, 51;
v0x600001a71560_52 .array/port v0x600001a71560, 52;
v0x600001a71560_53 .array/port v0x600001a71560, 53;
v0x600001a71560_54 .array/port v0x600001a71560, 54;
E_0x600003d6d340/17 .event anyedge, v0x600001a71560_51, v0x600001a71560_52, v0x600001a71560_53, v0x600001a71560_54;
v0x600001a71560_55 .array/port v0x600001a71560, 55;
v0x600001a71560_56 .array/port v0x600001a71560, 56;
v0x600001a71560_57 .array/port v0x600001a71560, 57;
v0x600001a71560_58 .array/port v0x600001a71560, 58;
E_0x600003d6d340/18 .event anyedge, v0x600001a71560_55, v0x600001a71560_56, v0x600001a71560_57, v0x600001a71560_58;
v0x600001a71560_59 .array/port v0x600001a71560, 59;
v0x600001a71560_60 .array/port v0x600001a71560, 60;
v0x600001a71560_61 .array/port v0x600001a71560, 61;
v0x600001a71560_62 .array/port v0x600001a71560, 62;
E_0x600003d6d340/19 .event anyedge, v0x600001a71560_59, v0x600001a71560_60, v0x600001a71560_61, v0x600001a71560_62;
v0x600001a71560_63 .array/port v0x600001a71560, 63;
v0x600001a71560_64 .array/port v0x600001a71560, 64;
v0x600001a71560_65 .array/port v0x600001a71560, 65;
v0x600001a71560_66 .array/port v0x600001a71560, 66;
E_0x600003d6d340/20 .event anyedge, v0x600001a71560_63, v0x600001a71560_64, v0x600001a71560_65, v0x600001a71560_66;
v0x600001a71560_67 .array/port v0x600001a71560, 67;
v0x600001a71560_68 .array/port v0x600001a71560, 68;
v0x600001a71560_69 .array/port v0x600001a71560, 69;
v0x600001a71560_70 .array/port v0x600001a71560, 70;
E_0x600003d6d340/21 .event anyedge, v0x600001a71560_67, v0x600001a71560_68, v0x600001a71560_69, v0x600001a71560_70;
v0x600001a71560_71 .array/port v0x600001a71560, 71;
v0x600001a71560_72 .array/port v0x600001a71560, 72;
v0x600001a71560_73 .array/port v0x600001a71560, 73;
v0x600001a71560_74 .array/port v0x600001a71560, 74;
E_0x600003d6d340/22 .event anyedge, v0x600001a71560_71, v0x600001a71560_72, v0x600001a71560_73, v0x600001a71560_74;
v0x600001a71560_75 .array/port v0x600001a71560, 75;
v0x600001a71560_76 .array/port v0x600001a71560, 76;
v0x600001a71560_77 .array/port v0x600001a71560, 77;
v0x600001a71560_78 .array/port v0x600001a71560, 78;
E_0x600003d6d340/23 .event anyedge, v0x600001a71560_75, v0x600001a71560_76, v0x600001a71560_77, v0x600001a71560_78;
v0x600001a71560_79 .array/port v0x600001a71560, 79;
E_0x600003d6d340/24 .event anyedge, v0x600001a71560_79;
E_0x600003d6d340 .event/or E_0x600003d6d340/0, E_0x600003d6d340/1, E_0x600003d6d340/2, E_0x600003d6d340/3, E_0x600003d6d340/4, E_0x600003d6d340/5, E_0x600003d6d340/6, E_0x600003d6d340/7, E_0x600003d6d340/8, E_0x600003d6d340/9, E_0x600003d6d340/10, E_0x600003d6d340/11, E_0x600003d6d340/12, E_0x600003d6d340/13, E_0x600003d6d340/14, E_0x600003d6d340/15, E_0x600003d6d340/16, E_0x600003d6d340/17, E_0x600003d6d340/18, E_0x600003d6d340/19, E_0x600003d6d340/20, E_0x600003d6d340/21, E_0x600003d6d340/22, E_0x600003d6d340/23, E_0x600003d6d340/24;
L_0x60000193be80 .part L_0x600000328d90, 0, 16;
L_0x60000193bf20 .part L_0x600000328e00, 0, 16;
L_0x600001932300 .part L_0x600000328d90, 16, 16;
L_0x60000193c000 .part L_0x600000328e00, 16, 16;
L_0x60000193c0a0 .part L_0x600000328d90, 32, 16;
L_0x60000193c140 .part L_0x600000328e00, 32, 16;
L_0x60000193c1e0 .part L_0x600000328d90, 48, 16;
L_0x60000193c280 .part L_0x600000328e00, 48, 16;
L_0x60000193c320 .part L_0x600000328d90, 64, 16;
L_0x60000193c3c0 .part L_0x600000328e00, 64, 16;
L_0x60000193c460 .part L_0x600000328d90, 80, 16;
L_0x60000193c500 .part L_0x600000328e00, 80, 16;
L_0x60000193c5a0 .part L_0x600000328d90, 96, 16;
L_0x60000193c640 .part L_0x600000328e00, 96, 16;
L_0x60000193c6e0 .part L_0x600000328d90, 112, 16;
L_0x60000193c780 .part L_0x600000328e00, 112, 16;
L_0x60000193c820 .part L_0x600000328d90, 128, 16;
L_0x60000193c8c0 .part L_0x600000328e00, 128, 16;
L_0x60000193c960 .part L_0x600000328d90, 144, 16;
L_0x60000193caa0 .part L_0x600000328e00, 144, 16;
L_0x60000193cb40 .part L_0x600000328d90, 160, 16;
L_0x60000193ca00 .part L_0x600000328e00, 160, 16;
L_0x60000193cbe0 .part L_0x600000328d90, 176, 16;
L_0x60000193cc80 .part L_0x600000328e00, 176, 16;
L_0x60000193cd20 .part L_0x600000328d90, 192, 16;
L_0x60000193cdc0 .part L_0x600000328e00, 192, 16;
L_0x60000193ce60 .part L_0x600000328d90, 208, 16;
L_0x60000193cf00 .part L_0x600000328e00, 208, 16;
L_0x60000193cfa0 .part L_0x600000328d90, 224, 16;
L_0x60000193d040 .part L_0x600000328e00, 224, 16;
L_0x60000193d0e0 .part L_0x600000328d90, 240, 16;
L_0x60000193d180 .part L_0x600000328e00, 240, 16;
L_0x60000193d220 .part v0x600001a14240_0, 120, 8;
L_0x60000193d2c0 .part v0x600001a14240_0, 112, 8;
L_0x60000193d360 .part v0x600001a14240_0, 107, 5;
L_0x60000193d400 .part v0x600001a14240_0, 102, 5;
L_0x60000193d4a0 .part v0x600001a14240_0, 97, 5;
L_0x60000193d540 .part v0x600001a14240_0, 32, 16;
L_0x60000193d5e0 .part v0x600001a14240_0, 76, 20;
L_0x60000193d680 .part v0x600001a14240_0, 48, 16;
L_0x60000193d720 .array/port v0x600001a71f80, L_0x60000193d7c0;
L_0x60000193d7c0 .concat [ 5 2 0 0], v0x600001a72130_0, L_0x14009a848;
L_0x60000193d860 .array/port v0x600001a71f80, L_0x60000193d900;
L_0x60000193d900 .concat [ 5 2 0 0], v0x600001a722e0_0, L_0x14009a890;
L_0x60000193d9a0 .cmp/eq 3, v0x600001a71cb0_0, L_0x14009a8d8;
S_0x14fe9b600 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d380 .param/l "i" 1 10 137, +C4<00>;
v0x600001a71290_0 .array/port v0x600001a71290, 0;
v0x600001a71290_1 .array/port v0x600001a71290, 1;
v0x600001a71290_2 .array/port v0x600001a71290, 2;
v0x600001a71290_3 .array/port v0x600001a71290, 3;
E_0x600003d6d400/0 .event anyedge, v0x600001a71290_0, v0x600001a71290_1, v0x600001a71290_2, v0x600001a71290_3;
v0x600001a71290_4 .array/port v0x600001a71290, 4;
v0x600001a71290_5 .array/port v0x600001a71290, 5;
v0x600001a71290_6 .array/port v0x600001a71290, 6;
v0x600001a71290_7 .array/port v0x600001a71290, 7;
E_0x600003d6d400/1 .event anyedge, v0x600001a71290_4, v0x600001a71290_5, v0x600001a71290_6, v0x600001a71290_7;
v0x600001a71290_8 .array/port v0x600001a71290, 8;
v0x600001a71290_9 .array/port v0x600001a71290, 9;
v0x600001a71290_10 .array/port v0x600001a71290, 10;
v0x600001a71290_11 .array/port v0x600001a71290, 11;
E_0x600003d6d400/2 .event anyedge, v0x600001a71290_8, v0x600001a71290_9, v0x600001a71290_10, v0x600001a71290_11;
v0x600001a71290_12 .array/port v0x600001a71290, 12;
v0x600001a71290_13 .array/port v0x600001a71290, 13;
v0x600001a71290_14 .array/port v0x600001a71290, 14;
v0x600001a71290_15 .array/port v0x600001a71290, 15;
E_0x600003d6d400/3 .event anyedge, v0x600001a71290_12, v0x600001a71290_13, v0x600001a71290_14, v0x600001a71290_15;
E_0x600003d6d400 .event/or E_0x600003d6d400/0, E_0x600003d6d400/1, E_0x600003d6d400/2, E_0x600003d6d400/3;
E_0x600003d6d440/0 .event anyedge, v0x600001a71dd0_0, v0x600001a71170_0, v0x600001a71170_1, v0x600001a71170_2;
E_0x600003d6d440/1 .event anyedge, v0x600001a71170_3, v0x600001a71170_4, v0x600001a71170_5, v0x600001a71170_6;
E_0x600003d6d440/2 .event anyedge, v0x600001a71170_7, v0x600001a71170_8, v0x600001a71170_9, v0x600001a71170_10;
E_0x600003d6d440/3 .event anyedge, v0x600001a71170_11, v0x600001a71170_12, v0x600001a71170_13, v0x600001a71170_14;
E_0x600003d6d440/4 .event anyedge, v0x600001a71170_15, v0x600001a71200_0, v0x600001a71200_1, v0x600001a71200_2;
E_0x600003d6d440/5 .event anyedge, v0x600001a71200_3, v0x600001a71200_4, v0x600001a71200_5, v0x600001a71200_6;
E_0x600003d6d440/6 .event anyedge, v0x600001a71200_7, v0x600001a71200_8, v0x600001a71200_9, v0x600001a71200_10;
E_0x600003d6d440/7 .event anyedge, v0x600001a71200_11, v0x600001a71200_12, v0x600001a71200_13, v0x600001a71200_14;
E_0x600003d6d440/8 .event anyedge, v0x600001a71200_15, v0x600001a71050_0;
E_0x600003d6d440 .event/or E_0x600003d6d440/0, E_0x600003d6d440/1, E_0x600003d6d440/2, E_0x600003d6d440/3, E_0x600003d6d440/4, E_0x600003d6d440/5, E_0x600003d6d440/6, E_0x600003d6d440/7, E_0x600003d6d440/8;
S_0x14fe9b770 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d480 .param/l "i" 1 10 137, +C4<01>;
S_0x14fe9b8e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d500 .param/l "i" 1 10 137, +C4<010>;
S_0x14fe9ba50 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d580 .param/l "i" 1 10 137, +C4<011>;
S_0x14fe9bbc0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d640 .param/l "i" 1 10 137, +C4<0100>;
S_0x14fe9bd30 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d6c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14fe9bea0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d740 .param/l "i" 1 10 137, +C4<0110>;
S_0x14fe9c010 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d7c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14fe9c180 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d600 .param/l "i" 1 10 137, +C4<01000>;
S_0x14fe9c2f0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d880 .param/l "i" 1 10 137, +C4<01001>;
S_0x14fe9c460 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d900 .param/l "i" 1 10 137, +C4<01010>;
S_0x14fe9c5d0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6d980 .param/l "i" 1 10 137, +C4<01011>;
S_0x14fe9c740 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6da00 .param/l "i" 1 10 137, +C4<01100>;
S_0x14fe9c8b0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6da80 .param/l "i" 1 10 137, +C4<01101>;
S_0x14fe9ca20 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6db00 .param/l "i" 1 10 137, +C4<01110>;
S_0x14fe9cb90 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14fe9b180;
 .timescale 0 0;
P_0x600003d6db80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14fe6ace0;
T_2 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a13ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a13a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a13b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a139f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001a13690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001a13a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001a13a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001a13a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600001a142d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001a13b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001a13b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001a13b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600001a129a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001a139f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600001a139f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001a139f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600001a13840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001a13720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001a13a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001a13a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600001a14480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001a14360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001a13b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001a13b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600001a12b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001a12a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600001a139f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001a139f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14fe6ace0;
T_3 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a13ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a13210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a12f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a130f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a13600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a13840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a14240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a14480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a12910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a14090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a126d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a12760_0, 0;
    %fork t_1, S_0x14fe6a8a0;
    %jmp t_0;
    .scope S_0x14fe6a8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a11440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001a11440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001a11440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a13450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001a11440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a13330, 0, 4;
    %load/vec4 v0x600001a11440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a11440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14fe6ace0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001a13840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001a13720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a13840_0, 0;
T_3.4 ;
    %load/vec4 v0x600001a14480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001a14360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a14480_0, 0;
T_3.7 ;
    %load/vec4 v0x600001a12b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001a12a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a130f0_0, 0;
    %load/vec4 v0x600001a13d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001a13c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001a13cc0_0;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001a13960_0;
    %assign/vec4 v0x600001a12f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a130f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001a13180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001a12fd0_0;
    %assign/vec4 v0x600001a13210_0, 0;
    %load/vec4 v0x600001a12fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001a126d0_0, 0;
    %load/vec4 v0x600001a12fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001a12760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600001a126d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a13450, 0, 4;
    %load/vec4 v0x600001a13210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a13330, 0, 4;
    %load/vec4 v0x600001a133c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001a13330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001a13330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a13330, 0, 4;
    %load/vec4 v0x600001a133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001a13450, 4;
    %assign/vec4 v0x600001a13960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600001a133c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a14090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001a12520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a12c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001a12520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600001a126d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001a13210_0;
    %assign/vec4 v0x600001a13600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a13840_0, 0;
    %load/vec4 v0x600001a13720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001a13210_0;
    %assign/vec4 v0x600001a14240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a14480_0, 0;
    %load/vec4 v0x600001a14360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001a13210_0;
    %assign/vec4 v0x600001a12910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a12b50_0, 0;
    %load/vec4 v0x600001a12a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001a12760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600001a134e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001a14120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600001a127f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001a12520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001a13e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a14090_0, 0;
    %load/vec4 v0x600001a13960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001a13c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001a13cc0_0;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001a13c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a12d90_0, 0;
    %load/vec4 v0x600001a13cc0_0;
    %assign/vec4 v0x600001a13960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001a133c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a13d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14fe73b70;
T_4 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a14870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001a0c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c7e0, 4;
    %assign/vec4 v0x600001a14870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fe6eed0;
T_5 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a14ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001a14ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001a14ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14a20, 0, 4;
    %load/vec4 v0x600001a14ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a14ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a14b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001a0c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a14ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001a14ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001a14ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14a20, 4;
    %ix/getv/s 3, v0x600001a14ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14a20, 0, 4;
    %load/vec4 v0x600001a14ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a14ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a14a20, 4;
    %assign/vec4 v0x600001a14b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14fe20760;
T_6 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a14d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001a14d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001a14d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14cf0, 0, 4;
    %load/vec4 v0x600001a14d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a14d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a14e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001a0c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a14d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001a14d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001a14d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14cf0, 4;
    %ix/getv/s 3, v0x600001a14d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14cf0, 0, 4;
    %load/vec4 v0x600001a14d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a14d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a14cf0, 4;
    %assign/vec4 v0x600001a14e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14fe0baa0;
T_7 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a15050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001a15050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001a15050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14fc0, 0, 4;
    %load/vec4 v0x600001a15050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a15050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a150e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001a0c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a15050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001a15050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001a15050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14fc0, 4;
    %ix/getv/s 3, v0x600001a15050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14fc0, 0, 4;
    %load/vec4 v0x600001a15050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a15050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a14fc0, 4;
    %assign/vec4 v0x600001a150e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14fe19db0;
T_8 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a15b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a15d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a15680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a155f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a15b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001a158c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001a15cb0_0;
    %assign/vec4 v0x600001a15d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600001a15830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001a15560_0;
    %assign/vec4 v0x600001a15680_0, 0;
    %load/vec4 v0x600001a15680_0;
    %assign/vec4 v0x600001a155f0_0, 0;
    %load/vec4 v0x600001a15710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600001a159e0_0;
    %assign/vec4 v0x600001a15b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001a15a70_0;
    %load/vec4 v0x600001a159e0_0;
    %add;
    %assign/vec4 v0x600001a15b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14fe1c210;
T_9 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a170f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a172a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a16be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a16b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a17060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001a16e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001a17210_0;
    %assign/vec4 v0x600001a172a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600001a16d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001a16ac0_0;
    %assign/vec4 v0x600001a16be0_0, 0;
    %load/vec4 v0x600001a16be0_0;
    %assign/vec4 v0x600001a16b50_0, 0;
    %load/vec4 v0x600001a16c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001a16f40_0;
    %assign/vec4 v0x600001a17060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001a16fd0_0;
    %load/vec4 v0x600001a16f40_0;
    %add;
    %assign/vec4 v0x600001a17060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14fe100b0;
T_10 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a186c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a18870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a181b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a18120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a18630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001a183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001a187e0_0;
    %assign/vec4 v0x600001a18870_0, 0;
T_10.2 ;
    %load/vec4 v0x600001a18360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001a18090_0;
    %assign/vec4 v0x600001a181b0_0, 0;
    %load/vec4 v0x600001a181b0_0;
    %assign/vec4 v0x600001a18120_0, 0;
    %load/vec4 v0x600001a18240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001a18510_0;
    %assign/vec4 v0x600001a18630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600001a185a0_0;
    %load/vec4 v0x600001a18510_0;
    %add;
    %assign/vec4 v0x600001a18630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14fe04c80;
T_11 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a19c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a19dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a19710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a19680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a19b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001a19950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001a19d40_0;
    %assign/vec4 v0x600001a19dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600001a198c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001a195f0_0;
    %assign/vec4 v0x600001a19710_0, 0;
    %load/vec4 v0x600001a19710_0;
    %assign/vec4 v0x600001a19680_0, 0;
    %load/vec4 v0x600001a197a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001a19a70_0;
    %assign/vec4 v0x600001a19b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001a19b00_0;
    %load/vec4 v0x600001a19a70_0;
    %add;
    %assign/vec4 v0x600001a19b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14fe971f0;
T_12 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a1b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a1b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001a1aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001a1b2a0_0;
    %assign/vec4 v0x600001a1b330_0, 0;
T_12.2 ;
    %load/vec4 v0x600001a1ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001a1ab50_0;
    %assign/vec4 v0x600001a1ac70_0, 0;
    %load/vec4 v0x600001a1ac70_0;
    %assign/vec4 v0x600001a1abe0_0, 0;
    %load/vec4 v0x600001a1ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600001a1afd0_0;
    %assign/vec4 v0x600001a1b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001a1b060_0;
    %load/vec4 v0x600001a1afd0_0;
    %add;
    %assign/vec4 v0x600001a1b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14fe91830;
T_13 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a1c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a1c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001a1c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001a1c870_0;
    %assign/vec4 v0x600001a1c900_0, 0;
T_13.2 ;
    %load/vec4 v0x600001a1c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001a1c120_0;
    %assign/vec4 v0x600001a1c240_0, 0;
    %load/vec4 v0x600001a1c240_0;
    %assign/vec4 v0x600001a1c1b0_0, 0;
    %load/vec4 v0x600001a1c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600001a1c5a0_0;
    %assign/vec4 v0x600001a1c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001a1c630_0;
    %load/vec4 v0x600001a1c5a0_0;
    %add;
    %assign/vec4 v0x600001a1c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14fe8f1e0;
T_14 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a1dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a1dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001a1d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001a1ddd0_0;
    %assign/vec4 v0x600001a1de60_0, 0;
T_14.2 ;
    %load/vec4 v0x600001a1d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001a1d680_0;
    %assign/vec4 v0x600001a1d7a0_0, 0;
    %load/vec4 v0x600001a1d7a0_0;
    %assign/vec4 v0x600001a1d710_0, 0;
    %load/vec4 v0x600001a1d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001a1db00_0;
    %assign/vec4 v0x600001a1dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001a1db90_0;
    %load/vec4 v0x600001a1db00_0;
    %add;
    %assign/vec4 v0x600001a1dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14fe8cb90;
T_15 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a1f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a1ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a1f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001a1ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001a1f330_0;
    %assign/vec4 v0x600001a1f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600001a1eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001a1ebe0_0;
    %assign/vec4 v0x600001a1ed00_0, 0;
    %load/vec4 v0x600001a1ed00_0;
    %assign/vec4 v0x600001a1ec70_0, 0;
    %load/vec4 v0x600001a1ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001a1f060_0;
    %assign/vec4 v0x600001a1f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001a1f0f0_0;
    %load/vec4 v0x600001a1f060_0;
    %add;
    %assign/vec4 v0x600001a1f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14fe8a6b0;
T_16 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a007e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a00990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a002d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a00240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a00750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001a00510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001a00900_0;
    %assign/vec4 v0x600001a00990_0, 0;
T_16.2 ;
    %load/vec4 v0x600001a00480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600001a001b0_0;
    %assign/vec4 v0x600001a002d0_0, 0;
    %load/vec4 v0x600001a002d0_0;
    %assign/vec4 v0x600001a00240_0, 0;
    %load/vec4 v0x600001a00360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001a00630_0;
    %assign/vec4 v0x600001a00750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600001a006c0_0;
    %load/vec4 v0x600001a00630_0;
    %add;
    %assign/vec4 v0x600001a00750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14fe88060;
T_17 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a01d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a01ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a01830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a017a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a01cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001a01a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001a01e60_0;
    %assign/vec4 v0x600001a01ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600001a019e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001a01710_0;
    %assign/vec4 v0x600001a01830_0, 0;
    %load/vec4 v0x600001a01830_0;
    %assign/vec4 v0x600001a017a0_0, 0;
    %load/vec4 v0x600001a018c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001a01b90_0;
    %assign/vec4 v0x600001a01cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001a01c20_0;
    %load/vec4 v0x600001a01b90_0;
    %add;
    %assign/vec4 v0x600001a01cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14fe85a10;
T_18 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a032a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a03450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a02d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a02d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a03210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001a02fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001a033c0_0;
    %assign/vec4 v0x600001a03450_0, 0;
T_18.2 ;
    %load/vec4 v0x600001a02f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001a02c70_0;
    %assign/vec4 v0x600001a02d90_0, 0;
    %load/vec4 v0x600001a02d90_0;
    %assign/vec4 v0x600001a02d00_0, 0;
    %load/vec4 v0x600001a02e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001a030f0_0;
    %assign/vec4 v0x600001a03210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001a03180_0;
    %load/vec4 v0x600001a030f0_0;
    %add;
    %assign/vec4 v0x600001a03210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14fe833c0;
T_19 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a04870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a04a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a04360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a042d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a047e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001a045a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001a04990_0;
    %assign/vec4 v0x600001a04a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600001a04510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001a04240_0;
    %assign/vec4 v0x600001a04360_0, 0;
    %load/vec4 v0x600001a04360_0;
    %assign/vec4 v0x600001a042d0_0, 0;
    %load/vec4 v0x600001a043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001a046c0_0;
    %assign/vec4 v0x600001a047e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001a04750_0;
    %load/vec4 v0x600001a046c0_0;
    %add;
    %assign/vec4 v0x600001a047e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14fe7e5b0;
T_20 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a05dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a05f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a058c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a05830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a05d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001a05b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001a05ef0_0;
    %assign/vec4 v0x600001a05f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600001a05a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600001a057a0_0;
    %assign/vec4 v0x600001a058c0_0, 0;
    %load/vec4 v0x600001a058c0_0;
    %assign/vec4 v0x600001a05830_0, 0;
    %load/vec4 v0x600001a05950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001a05c20_0;
    %assign/vec4 v0x600001a05d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001a05cb0_0;
    %load/vec4 v0x600001a05c20_0;
    %add;
    %assign/vec4 v0x600001a05d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14fe7bf60;
T_21 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a07330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a074e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a06e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a06d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a072a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001a07060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001a07450_0;
    %assign/vec4 v0x600001a074e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001a06fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001a06d00_0;
    %assign/vec4 v0x600001a06e20_0, 0;
    %load/vec4 v0x600001a06e20_0;
    %assign/vec4 v0x600001a06d90_0, 0;
    %load/vec4 v0x600001a06eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001a07180_0;
    %assign/vec4 v0x600001a072a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001a07210_0;
    %load/vec4 v0x600001a07180_0;
    %add;
    %assign/vec4 v0x600001a072a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14fe79910;
T_22 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a08900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a08ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a083f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a08360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a08870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001a08630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001a08a20_0;
    %assign/vec4 v0x600001a08ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600001a085a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001a082d0_0;
    %assign/vec4 v0x600001a083f0_0, 0;
    %load/vec4 v0x600001a083f0_0;
    %assign/vec4 v0x600001a08360_0, 0;
    %load/vec4 v0x600001a08480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001a08750_0;
    %assign/vec4 v0x600001a08870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001a087e0_0;
    %load/vec4 v0x600001a08750_0;
    %add;
    %assign/vec4 v0x600001a08870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14fe72620;
T_23 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a09e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a0a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a09950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a098c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a09dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001a09b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001a09f80_0;
    %assign/vec4 v0x600001a0a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600001a09b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001a09830_0;
    %assign/vec4 v0x600001a09950_0, 0;
    %load/vec4 v0x600001a09950_0;
    %assign/vec4 v0x600001a098c0_0, 0;
    %load/vec4 v0x600001a099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001a09cb0_0;
    %assign/vec4 v0x600001a09dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001a09d40_0;
    %load/vec4 v0x600001a09cb0_0;
    %add;
    %assign/vec4 v0x600001a09dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14fe86df0;
T_24 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a145a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001a145a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001a145a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14510, 0, 4;
    %load/vec4 v0x600001a145a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a145a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001a0c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a145a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600001a145a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600001a145a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14510, 4;
    %ix/getv/s 3, v0x600001a145a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14510, 0, 4;
    %load/vec4 v0x600001a145a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a145a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14fe82150;
T_25 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a146c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600001a146c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001a146c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14630, 0, 4;
    %load/vec4 v0x600001a146c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a146c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001a0c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a146c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600001a146c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600001a146c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14630, 4;
    %ix/getv/s 3, v0x600001a146c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14630, 0, 4;
    %load/vec4 v0x600001a146c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a146c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14fe7d4b0;
T_26 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a147e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001a147e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001a147e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14750, 0, 4;
    %load/vec4 v0x600001a147e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a147e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001a0c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a147e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001a147e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001a147e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a14750, 4;
    %ix/getv/s 3, v0x600001a147e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a14750, 0, 4;
    %load/vec4 v0x600001a147e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a147e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14fe90730;
T_27 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a0c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a0c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a0c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001a0ca20_0;
    %assign/vec4 v0x600001a0c990_0, 0;
    %load/vec4 v0x600001a0c120_0;
    %assign/vec4 v0x600001a0c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14fe90730;
T_28 ;
    %wait E_0x600003d6a1c0;
    %load/vec4 v0x600001a0c990_0;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %load/vec4 v0x600001a0c090_0;
    %store/vec4 v0x600001a0c120_0, 0, 16;
    %load/vec4 v0x600001a0c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001a0c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001a0cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001a0cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600001a0c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
    %load/vec4 v0x600001a0be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001a0c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600001a0c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
    %load/vec4 v0x600001a0c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001a0c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001a0c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001a0ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14fe9b600;
T_29 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14fe9b600;
T_30 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14fe9b770;
T_31 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14fe9b770;
T_32 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14fe9b8e0;
T_33 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14fe9b8e0;
T_34 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14fe9ba50;
T_35 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14fe9ba50;
T_36 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14fe9bbc0;
T_37 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14fe9bbc0;
T_38 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14fe9bd30;
T_39 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14fe9bd30;
T_40 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14fe9bea0;
T_41 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14fe9bea0;
T_42 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14fe9c010;
T_43 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14fe9c010;
T_44 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14fe9c180;
T_45 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14fe9c180;
T_46 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14fe9c2f0;
T_47 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14fe9c2f0;
T_48 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14fe9c460;
T_49 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14fe9c460;
T_50 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14fe9c5d0;
T_51 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14fe9c5d0;
T_52 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14fe9c740;
T_53 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14fe9c740;
T_54 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14fe9c8b0;
T_55 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14fe9c8b0;
T_56 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14fe9ca20;
T_57 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14fe9ca20;
T_58 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14fe9cb90;
T_59 ;
    %wait E_0x600003d6d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001a71050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a71290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14fe9cb90;
T_60 ;
    %wait E_0x600003d6d400;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001a70990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14fe9b180;
T_61 ;
    %wait E_0x600003d6d340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a710e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600001a710e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600001a710e0_0;
    %load/vec4a v0x600001a71170, 4;
    %ix/getv/s 4, v0x600001a710e0_0;
    %store/vec4a v0x600001a71560, 4, 0;
    %load/vec4 v0x600001a710e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a710e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001a71c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001a71c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a710e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600001a710e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001a71c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %load/vec4 v0x600001a71c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001a71560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %add;
    %load/vec4 v0x600001a71c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001a71560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001a71c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001a71560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001a71c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001a71560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001a71c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001a710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001a71560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001a710e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a710e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001a71c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a71c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a71560, 4;
    %store/vec4 v0x600001a714d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14fe9b180;
T_62 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a715f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a70c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a70f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a70900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a71b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a718c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a70ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a71dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001a71ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001a72130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001a722e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a71050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a713b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a70e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a71b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a718c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a70ea0_0, 0;
    %load/vec4 v0x600001a71cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001a70cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001a70ab0_0;
    %assign/vec4 v0x600001a70c60_0, 0;
    %load/vec4 v0x600001a71d40_0;
    %assign/vec4 v0x600001a71dd0_0, 0;
    %load/vec4 v0x600001a71e60_0;
    %assign/vec4 v0x600001a71ef0_0, 0;
    %load/vec4 v0x600001a72010_0;
    %assign/vec4 v0x600001a72130_0, 0;
    %load/vec4 v0x600001a721c0_0;
    %assign/vec4 v0x600001a722e0_0, 0;
    %load/vec4 v0x600001a70fc0_0;
    %assign/vec4 v0x600001a71050_0, 0;
    %load/vec4 v0x600001a71320_0;
    %assign/vec4 v0x600001a713b0_0, 0;
    %load/vec4 v0x600001a70d80_0;
    %assign/vec4 v0x600001a70e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600001a70e10_0;
    %assign/vec4 v0x600001a70f30_0, 0;
    %load/vec4 v0x600001a713b0_0;
    %assign/vec4 v0x600001a70900_0, 0;
    %load/vec4 v0x600001a71dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a718c0_0, 0;
    %load/vec4 v0x600001a713b0_0;
    %assign/vec4 v0x600001a71710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a71b90_0, 0;
    %load/vec4 v0x600001a713b0_0;
    %assign/vec4 v0x600001a71710_0, 0;
    %load/vec4 v0x600001a720a0_0;
    %assign/vec4 v0x600001a71a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001a70990_0;
    %load/vec4 v0x600001a71ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a71f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600001a71950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001a71dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600001a717a0_0;
    %load/vec4 v0x600001a71ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a71f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001a714d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001a71ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a71f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a70ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a71cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14fe94f80;
T_63 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a10cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a10b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a103f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a107e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a10630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a106c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a10900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a10990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001a10480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001a10e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001a11170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a11290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a10fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a2f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a2f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a2f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a2f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001a2fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a286c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a10510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a11290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a10fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a10510_0, 0;
    %load/vec4 v0x600001a11320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600001a102d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600001a113b0_0;
    %assign/vec4 v0x600001a10b40_0, 0;
    %load/vec4 v0x600001a105a0_0;
    %assign/vec4 v0x600001a10630_0, 0;
    %load/vec4 v0x600001a10870_0;
    %assign/vec4 v0x600001a10900_0, 0;
    %load/vec4 v0x600001a10000_0;
    %assign/vec4 v0x600001a10c60_0, 0;
    %load/vec4 v0x600001a28630_0;
    %assign/vec4 v0x600001a103f0_0, 0;
    %load/vec4 v0x600001a10750_0;
    %assign/vec4 v0x600001a107e0_0, 0;
    %load/vec4 v0x600001a10a20_0;
    %assign/vec4 v0x600001a10ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001a10630_0;
    %assign/vec4 v0x600001a106c0_0, 0;
    %load/vec4 v0x600001a10900_0;
    %assign/vec4 v0x600001a10990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10360_0, 0;
    %load/vec4 v0x600001a10b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600001a106c0_0;
    %assign/vec4 v0x600001a2f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a2f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a2f330_0, 0;
    %load/vec4 v0x600001a2f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001a2f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a2fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001a2fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600001a2fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600001a2f960_0;
    %assign/vec4 v0x600001a10480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001a10990_0;
    %assign/vec4 v0x600001a10e10_0, 0;
    %load/vec4 v0x600001a10480_0;
    %assign/vec4 v0x600001a11170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a11290_0, 0;
    %load/vec4 v0x600001a11050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001a10990_0;
    %assign/vec4 v0x600001a10e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a10fc0_0, 0;
    %load/vec4 v0x600001a11050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001a10ea0_0;
    %assign/vec4 v0x600001a10480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600001a106c0_0;
    %assign/vec4 v0x600001a2f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a2f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a2f720_0, 0;
    %load/vec4 v0x600001a2f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001a2f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001a10480_0;
    %assign/vec4 v0x600001a2fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a2fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a286c0_0, 0;
    %load/vec4 v0x600001a2fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600001a286c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a286c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a2fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600001a2f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001a10360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001a10360_0, 0;
    %load/vec4 v0x600001a106c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001a106c0_0, 0;
    %load/vec4 v0x600001a10990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001a10990_0, 0;
    %load/vec4 v0x600001a103f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001a10360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600001a10b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001a10bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001a10bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001a10360_0, 0;
    %load/vec4 v0x600001a10c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001a10bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001a10630_0;
    %load/vec4 v0x600001a10bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001a107e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001a106c0_0, 0;
    %load/vec4 v0x600001a10900_0;
    %load/vec4 v0x600001a10bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001a10ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001a10990_0, 0;
    %load/vec4 v0x600001a10b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a10510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001a11320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14fea04e0;
T_64 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a0d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001a0d050_0;
    %load/vec4 v0x600001a0ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a0cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001a0cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001a0ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001a0cea0, 4;
    %assign/vec4 v0x600001a0cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14fea04e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001a0ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0ce10_0;
    %store/vec4a v0x600001a0cea0, 4, 0;
    %load/vec4 v0x600001a0ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14fe9a570;
T_66 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a0d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001a0d560_0;
    %load/vec4 v0x600001a0d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a0d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600001a0d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001a0d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001a0d3b0, 4;
    %assign/vec4 v0x600001a0d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14fe9a570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001a0d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0d320_0;
    %store/vec4a v0x600001a0d3b0, 4, 0;
    %load/vec4 v0x600001a0d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14fe9a850;
T_68 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a0db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001a0da70_0;
    %load/vec4 v0x600001a0d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a0d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001a0d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001a0d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001a0d8c0, 4;
    %assign/vec4 v0x600001a0d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14fe9a850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001a0d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0d830_0;
    %store/vec4a v0x600001a0d8c0, 4, 0;
    %load/vec4 v0x600001a0d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14fe9ab30;
T_70 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a0e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001a0df80_0;
    %load/vec4 v0x600001a0dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a0ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001a0def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001a0dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001a0ddd0, 4;
    %assign/vec4 v0x600001a0de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14fe9ab30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001a0dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0dd40_0;
    %store/vec4a v0x600001a0ddd0, 4, 0;
    %load/vec4 v0x600001a0dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14fe69f10;
T_72 ;
    %wait E_0x600003d6c600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001a0e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001a0f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600001a0e6d0_0;
    %pad/u 32;
    %load/vec4 v0x600001a0e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0fc30_0, 4, 1;
    %load/vec4 v0x600001a0f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001a0e520_0;
    %pad/u 32;
    %load/vec4 v0x600001a0e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0fb10_0, 4, 1;
    %load/vec4 v0x600001a0f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001a0e640_0;
    %pad/u 32;
    %load/vec4 v0x600001a0e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0fba0_0, 4, 1;
    %load/vec4 v0x600001a701b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001a70000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001a0e910_0;
    %pad/u 32;
    %load/vec4 v0x600001a0e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0fcc0_0, 4, 1;
    %load/vec4 v0x600001a0ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001a0ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001a0e400_0;
    %pad/u 32;
    %load/vec4 v0x600001a0e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0fa80_0, 4, 1;
    %load/vec4 v0x600001a0e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14fe69f10;
T_73 ;
    %wait E_0x600003d6c5c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a0e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001a0e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001a0fc30_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0f180_0, 4, 1;
    %load/vec4 v0x600001a0fb10_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001a0fc30_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0f060_0, 4, 1;
    %load/vec4 v0x600001a0fba0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001a0fc30_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001a0fb10_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0f0f0_0, 4, 1;
    %load/vec4 v0x600001a0fcc0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001a0fc30_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001a0fb10_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001a0fba0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0f210_0, 4, 1;
    %load/vec4 v0x600001a0fa80_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001a0fc30_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001a0fb10_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001a0fba0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001a0fcc0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0efd0_0, 4, 1;
    %load/vec4 v0x600001a0f180_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600001a703f0_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001a0f060_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600001a702d0_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001a0f0f0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001a70360_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %load/vec4 v0x600001a0f690_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001a0f210_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001a70480_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %load/vec4 v0x600001a70120_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %load/vec4 v0x600001a701b0_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %load/vec4 v0x600001a70000_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001a0efd0_0;
    %load/vec4 v0x600001a0e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001a70240_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %load/vec4 v0x600001a0eeb0_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %load/vec4 v0x600001a0ef40_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %load/vec4 v0x600001a0ed90_0;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4a v0x600001a0ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001a0e2e0_0;
    %store/vec4 v0x600001a0e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001a0e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a0e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14fe69f10;
T_74 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a0e6d0_0;
    %assign/vec4 v0x600001a0e760_0, 0;
    %load/vec4 v0x600001a0e520_0;
    %assign/vec4 v0x600001a0e5b0_0, 0;
    %load/vec4 v0x600001a0e910_0;
    %assign/vec4 v0x600001a0e9a0_0, 0;
    %load/vec4 v0x600001a0e400_0;
    %assign/vec4 v0x600001a0e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14fe69f10;
T_75 ;
    %wait E_0x600003d6c540;
    %load/vec4 v0x600001a0e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001a0e7f0, 4;
    %store/vec4 v0x600001a0f8d0_0, 0, 256;
    %load/vec4 v0x600001a0e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001a0e7f0, 4;
    %store/vec4 v0x600001a0f3c0_0, 0, 256;
    %load/vec4 v0x600001a0e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001a0e7f0, 4;
    %store/vec4 v0x600001a0ff00_0, 0, 256;
    %load/vec4 v0x600001a0e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001a0e7f0, 4;
    %store/vec4 v0x600001a0ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14fe6b120;
T_76 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a76010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001a74360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a743f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600001a746c0_0;
    %assign/vec4 v0x600001a743f0_0, 0;
    %load/vec4 v0x600001a746c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001a745a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001a742d0, 4;
    %assign/vec4 v0x600001a74360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14fe6b120;
T_77 ;
    %wait E_0x600003d6c740;
    %load/vec4 v0x600001a75d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001a75cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001a75c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001a75b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001a75b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a742d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14fe6b120;
T_78 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a76010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a76be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001a76b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a730f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a73180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a75680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001a73060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001a75710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001a76be0_0, 0;
    %load/vec4 v0x600001a74e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001a76b50_0, 0;
    %load/vec4 v0x600001a75710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001a730f0_0, 0;
    %load/vec4 v0x600001a730f0_0;
    %assign/vec4 v0x600001a73180_0, 0;
    %load/vec4 v0x600001a755f0_0;
    %assign/vec4 v0x600001a75680_0, 0;
    %load/vec4 v0x600001a74ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001a73060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14fe6b120;
T_79 ;
    %wait E_0x600003d698c0;
    %load/vec4 v0x600001a76010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a74ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a753b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001a74e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a755f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a75440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a74f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a755f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a74f30_0, 0;
    %load/vec4 v0x600001a76370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001a75200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001a75710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001a75710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600001a753b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001a753b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001a75710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a75440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a753b0_0, 0;
    %load/vec4 v0x600001a74870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a75440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001a74e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600001a759e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001a74e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001a74e10_0, 0;
    %load/vec4 v0x600001a74e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a755f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a74ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001a74bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001a74ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001a74ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600001a76250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600001a753b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a74f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001a75710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14fe9a170;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a78090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a783f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001a78480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a78120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001a77960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001a778d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a779f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a77cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a76fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a76d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a77600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a77330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001a77180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001a772a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14fe9a170;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001a77720_0;
    %inv;
    %store/vec4 v0x600001a77720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14fe9a170;
T_82 ;
    %vpi_call/w 3 61 "$display", "Random Matrix Test (numpy-verified)" {0 0 0};
    %pushi/vec4 297688809, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0cea0, 4, 0;
    %pushi/vec4 2704335171, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0d3b0, 4, 0;
    %pushi/vec4 560334793, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0d8c0, 4, 0;
    %pushi/vec4 1034409042, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0ddd0, 4, 0;
    %pushi/vec4 2634477875, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0cea0, 4, 0;
    %pushi/vec4 768301503, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0d3b0, 4, 0;
    %pushi/vec4 2131996191, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0d8c0, 4, 0;
    %pushi/vec4 4100240346, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a0ddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a742d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a742d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a78090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a78090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a783f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a783f0_0, 0, 1;
    %delay 5000000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0cea0, 4;
    %store/vec4 v0x600001a77de0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0d3b0, 4;
    %store/vec4 v0x600001a77e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0d8c0, 4;
    %store/vec4 v0x600001a77f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a0ddd0, 4;
    %store/vec4 v0x600001a78000_0, 0, 256;
    %vpi_call/w 3 94 "$display", "Results:" {0 0 0};
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 95 "$display", "  C[0]: [%0d, %0d, %0d, %0d] expect [-4662, 13575, -5565, -1731]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 97 "$display", "  C[1]: [%0d, %0d, %0d, %0d] expect [14124, -13933, 277, -1784]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001a77f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001a77f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001a77f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001a77f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 99 "$display", "  C[2]: [%0d, %0d, %0d, %0d] expect [-7516, -6534, 3850, 12206]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001a78000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001a78000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001a78000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001a78000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 101 "$display", "  C[3]: [%0d, %0d, %0d, %0d] expect [-13168, 5781, 11355, -9360]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4294962634, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13575, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4294961731, 0, 32;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600001a77de0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294965565, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 14124, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x600001a77e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4294953363, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600001a78000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294957936, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %load/vec4 v0x600001a777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a777b0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x600001a777b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 113 "$display", ">>> RANDOM MATRIX TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 114 "$display", ">>> RANDOM MATRIX TEST FAILED (%0d errors) <<<", v0x600001a777b0_0 {0 0 0};
T_82.15 ;
    %vpi_call/w 3 115 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14fe9a170;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_random_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
