INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:39:29 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 oehb2/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb4/fifo/Memory_reg_0_3_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.575ns (15.709%)  route 3.085ns (84.291%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 7.154 - 6.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          1.458     1.458    oehb2/clk
    SLICE_X92Y95         FDCE                                         r  oehb2/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDCE (Prop_fdce_C_Q)         0.236     1.694 f  oehb2/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.568     2.262    tehb3/data_reg_reg[11]_0[6]
    SLICE_X91Y95         LUT5 (Prop_lut5_I0_O)        0.124     2.386 r  tehb3/Memory_reg_0_3_0_0_i_3__0/O
                         net (fo=2, routed)           0.449     2.835    tehb3/Memory_reg_0_3_0_0_i_3__0_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I3_O)        0.043     2.878 r  tehb3/Memory_reg_0_3_0_0_i_1__0/O
                         net (fo=17, routed)          0.445     3.323    tehb4/fifo/cmpi1_dataOutArray_0
    SLICE_X90Y101        LUT4 (Prop_lut4_I3_O)        0.043     3.366 r  tehb4/fifo/Head[1]_i_4/O
                         net (fo=4, routed)           0.537     3.903    tehb0/Head_reg[1]
    SLICE_X94Y99         LUT6 (Prop_lut6_I1_O)        0.043     3.946 r  tehb0/Head[1]_i_2/O
                         net (fo=9, routed)           0.438     4.383    tehb4/fifo/Head_reg[1]_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.043     4.426 r  tehb4/fifo/Tail[1]_i_2/O
                         net (fo=3, routed)           0.365     4.792    tehb4/fifo/WriteEn8_out
    SLICE_X88Y101        LUT2 (Prop_lut2_I0_O)        0.043     4.835 r  tehb4/fifo/Memory_reg_0_3_0_0_i_2/O
                         net (fo=2, routed)           0.284     5.118    tehb4/fifo/Memory_reg_0_3_0_0/WE
    SLICE_X90Y101        RAMD32                                       r  tehb4/fifo/Memory_reg_0_3_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=537, unset)          1.154     7.154    tehb4/fifo/Memory_reg_0_3_0_0/WCLK
    SLICE_X90Y101        RAMD32                                       r  tehb4/fifo/Memory_reg_0_3_0_0/DP/CLK
                         clock pessimism              0.013     7.167    
                         clock uncertainty           -0.035     7.132    
    SLICE_X90Y101        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303     6.829    tehb4/fifo/Memory_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  1.710    




