#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002754100 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
P_0000000002788d60 .param/l "DMEMSIZE" 1 2 4, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
P_0000000002788d98 .param/l "IMEMSIZE" 1 2 3, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v00000000028784c0_0 .var "clk", 0 0;
v0000000002879f00_0 .var "count", 7 0;
v0000000002879c80_0 .net "dmem_read_address", 31 0, L_0000000002879780;  1 drivers
v0000000002878ec0_0 .net "dmem_read_data", 31 0, v0000000002810170_0;  1 drivers
v0000000002878600_0 .net "dmem_read_ready", 0 0, L_000000000280a290;  1 drivers
L_000000000287a168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002879aa0_0 .net "dmem_read_valid", 0 0, L_000000000287a168;  1 drivers
v0000000002878380_0 .net "dmem_write_address", 31 0, v0000000002871400_0;  1 drivers
v0000000002878420_0 .net "dmem_write_byte", 3 0, L_000000000280a4c0;  1 drivers
v0000000002878880_0 .net "dmem_write_data", 31 0, L_000000000280aa70;  1 drivers
v0000000002878ce0_0 .net "dmem_write_ready", 0 0, L_000000000280a370;  1 drivers
L_000000000287a1b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028798c0_0 .net "dmem_write_valid", 0 0, L_000000000287a1b0;  1 drivers
v0000000002879500_0 .net "exception", 0 0, v0000000002810ad0_0;  1 drivers
v0000000002879b40_0 .net "inst_mem_address", 31 0, L_000000000280a220;  1 drivers
v0000000002879be0_0 .net "inst_mem_is_ready", 0 0, L_000000000280a0d0;  1 drivers
L_000000000287a1f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002879a00_0 .net "inst_mem_is_valid", 0 0, L_000000000287a1f8;  1 drivers
v0000000002878f60_0 .net "inst_mem_read_data", 31 0, v0000000002870a00_0;  1 drivers
v0000000002878a60_0 .var "next_pc", 31 0;
v00000000028786a0_0 .var "reset", 0 0;
v000000000287a040_0 .var "stall", 0 0;
L_00000000028781a0 .part v0000000002871400_0, 2, 30;
L_0000000002878740 .part L_0000000002879780, 2, 30;
S_0000000002755b50 .scope module, "IF_ID" "IF_ID" 2 130, 3 6 0, S_0000000002754100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 1 "exception";
    .port_info 4 /INPUT 1 "inst_mem_is_valid";
    .port_info 5 /INPUT 32 "inst_mem_read_data";
    .port_info 6 /OUTPUT 1 "inst_mem_is_ready";
    .port_info 7 /OUTPUT 32 "inst_mem_address";
P_000000000281ab70 .param/l "ADD" 1 4 46, C4<000>;
P_000000000281aba8 .param/l "AND" 1 4 53, C4<111>;
P_000000000281abe0 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_000000000281ac18 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_000000000281ac50 .param/l "BEQ" 1 4 26, C4<000>;
P_000000000281ac88 .param/l "BGE" 1 4 29, C4<101>;
P_000000000281acc0 .param/l "BGEU" 1 4 31, C4<111>;
P_000000000281acf8 .param/l "BLT" 1 4 28, C4<100>;
P_000000000281ad30 .param/l "BLTU" 1 4 30, C4<110>;
P_000000000281ad68 .param/l "BNE" 1 4 27, C4<001>;
P_000000000281ada0 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_000000000281add8 .param/l "JAL" 1 4 15, C4<1101111>;
P_000000000281ae10 .param/l "JALR" 1 4 16, C4<1100111>;
P_000000000281ae48 .param/l "LB" 1 4 34, C4<000>;
P_000000000281ae80 .param/l "LBU" 1 4 37, C4<100>;
P_000000000281aeb8 .param/l "LH" 1 4 35, C4<001>;
P_000000000281aef0 .param/l "LHU" 1 4 38, C4<101>;
P_000000000281af28 .param/l "LOAD" 1 4 18, C4<0000011>;
P_000000000281af60 .param/l "LUI" 1 4 14, C4<0110111>;
P_000000000281af98 .param/l "LW" 1 4 36, C4<010>;
P_000000000281afd0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_000000000281b008 .param/l "OR" 1 4 52, C4<110>;
P_000000000281b040 .param/l "RESET" 0 3 8, C4<00000000000000000000000000000000>;
P_000000000281b078 .param/l "SB" 1 4 41, C4<000>;
P_000000000281b0b0 .param/l "SH" 1 4 42, C4<001>;
P_000000000281b0e8 .param/l "SLL" 1 4 47, C4<001>;
P_000000000281b120 .param/l "SLT" 1 4 48, C4<010>;
P_000000000281b158 .param/l "SLTU" 1 4 49, C4<011>;
P_000000000281b190 .param/l "SR" 1 4 51, C4<101>;
P_000000000281b1c8 .param/l "STORE" 1 4 19, C4<0100011>;
P_000000000281b200 .param/l "SW" 1 4 43, C4<010>;
P_000000000281b238 .param/l "XOR" 1 4 50, C4<100>;
L_000000000280a920 .functor BUFZ 32, v0000000002870a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002810710_0 .var "alu", 0 0;
v0000000002811b10_0 .var "alu_operation", 2 0;
v0000000002811930_0 .var "arithsubtype", 0 0;
v0000000002810fd0_0 .var "branch", 0 0;
v0000000002810f30_0 .net "clk", 0 0, v00000000028784c0_0;  1 drivers
v0000000002810b70_0 .var "dest_reg_sel", 4 0;
v0000000002810ad0_0 .var "exception", 0 0;
v00000000028117f0_0 .var "execute_immediate", 31 0;
v0000000002811250_0 .var "flush", 0 0;
v0000000002811890_0 .var "illegal_inst", 0 0;
v0000000002811610_0 .var "immediate", 31 0;
v0000000002811110_0 .var "immediate_sel", 0 0;
v0000000002810210_0 .var "inst_fetch_pc", 31 0;
v00000000028100d0_0 .net "inst_fetch_stall", 0 0, L_00000000028790a0;  1 drivers
v00000000028111b0_0 .net "inst_mem_address", 31 0, L_000000000280a220;  alias, 1 drivers
v00000000028119d0_0 .net "inst_mem_is_ready", 0 0, L_000000000280a0d0;  alias, 1 drivers
v00000000028116b0_0 .net "inst_mem_is_valid", 0 0, L_000000000287a1f8;  alias, 1 drivers
v0000000002811a70_0 .net "inst_mem_read_data", 31 0, v0000000002870a00_0;  alias, 1 drivers
v0000000002811ed0_0 .net "instruction", 31 0, L_000000000280a920;  1 drivers
v0000000002810490_0 .var "jal", 0 0;
v00000000028112f0_0 .var "jalr", 0 0;
v0000000002811750_0 .var "lui", 0 0;
v0000000002811d90_0 .var "mem_to_reg", 0 0;
v0000000002810cb0_0 .var "mem_write", 0 0;
v0000000002811bb0_0 .var "pc", 31 0;
v0000000002811570_0 .net "reset", 0 0, v00000000028786a0_0;  1 drivers
v0000000002811c50_0 .var "src1_select", 4 0;
v0000000002810c10_0 .var "src2_select", 4 0;
v0000000002811cf0_0 .net "stall", 0 0, v000000000287a040_0;  1 drivers
v00000000028105d0_0 .var "stall_read", 0 0;
E_00000000027f9000/0 .event negedge, v0000000002811570_0;
E_00000000027f9000/1 .event posedge, v0000000002810f30_0;
E_00000000027f9000 .event/or E_00000000027f9000/0, E_00000000027f9000/1;
E_00000000027f9800 .event edge, v0000000002811ed0_0;
L_0000000002878ba0 .part v0000000002810210_0, 2, 30;
L_00000000028790a0 .reduce/nor L_000000000287a1f8;
S_000000000280e630 .scope module, "dmem" "memory" 2 113, 5 1 0, S_0000000002754100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_00000000027c6540 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_00000000027c6578 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/dmem.hex";
P_00000000027c65b0 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000002811070_0 .net "clk", 0 0, v00000000028784c0_0;  alias, 1 drivers
v00000000028103f0_0 .var/i "i", 31 0;
v0000000002810d50 .array "memory", 0 32767, 31 0;
v0000000002810850_0 .net "read_addr", 14 0, L_0000000002879000;  1 drivers
v0000000002811e30_0 .net "read_address", 31 2, L_0000000002878740;  1 drivers
v0000000002810170_0 .var "read_data", 31 0;
v00000000028102b0_0 .net "read_ready", 0 0, L_000000000280a290;  alias, 1 drivers
v0000000002810990_0 .net "write_addr", 14 0, L_0000000002879fa0;  1 drivers
v0000000002810350_0 .net "write_address", 31 2, L_00000000028781a0;  1 drivers
v0000000002810530_0 .net "write_byte", 3 0, L_000000000280a4c0;  alias, 1 drivers
v0000000002810df0_0 .net "write_data", 31 0, L_000000000280aa70;  alias, 1 drivers
v0000000002810670_0 .net "write_ready", 0 0, L_000000000280a370;  alias, 1 drivers
E_00000000027f9840 .event posedge, v0000000002810f30_0;
L_0000000002879000 .part L_0000000002878740, 0, 15;
L_0000000002879fa0 .part L_00000000028781a0, 0, 15;
S_0000000000f6ecd0 .scope module, "execute" "execute" 2 144, 6 5 0, S_0000000002754100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "immediate_sel";
    .port_info 3 /INPUT 32 "immediate";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "mem_to_reg";
    .port_info 6 /INPUT 1 "jal";
    .port_info 7 /INPUT 1 "jalr";
    .port_info 8 /INPUT 1 "lui";
    .port_info 9 /INPUT 1 "alu";
    .port_info 10 /INPUT 3 "alu_operation";
    .port_info 11 /INPUT 1 "arithsubtype";
    .port_info 12 /INPUT 32 "pc";
    .port_info 13 /INPUT 5 "dest_reg_sel";
    .port_info 14 /INPUT 1 "dmem_read_valid";
P_000000000286f300 .param/l "ADD" 1 4 46, C4<000>;
P_000000000286f338 .param/l "AND" 1 4 53, C4<111>;
P_000000000286f370 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_000000000286f3a8 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_000000000286f3e0 .param/l "BEQ" 1 4 26, C4<000>;
P_000000000286f418 .param/l "BGE" 1 4 29, C4<101>;
P_000000000286f450 .param/l "BGEU" 1 4 31, C4<111>;
P_000000000286f488 .param/l "BLT" 1 4 28, C4<100>;
P_000000000286f4c0 .param/l "BLTU" 1 4 30, C4<110>;
P_000000000286f4f8 .param/l "BNE" 1 4 27, C4<001>;
P_000000000286f530 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_000000000286f568 .param/l "JAL" 1 4 15, C4<1101111>;
P_000000000286f5a0 .param/l "JALR" 1 4 16, C4<1100111>;
P_000000000286f5d8 .param/l "LB" 1 4 34, C4<000>;
P_000000000286f610 .param/l "LBU" 1 4 37, C4<100>;
P_000000000286f648 .param/l "LH" 1 4 35, C4<001>;
P_000000000286f680 .param/l "LHU" 1 4 38, C4<101>;
P_000000000286f6b8 .param/l "LOAD" 1 4 18, C4<0000011>;
P_000000000286f6f0 .param/l "LUI" 1 4 14, C4<0110111>;
P_000000000286f728 .param/l "LW" 1 4 36, C4<010>;
P_000000000286f760 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_000000000286f798 .param/l "OR" 1 4 52, C4<110>;
P_000000000286f7d0 .param/l "RESET" 0 6 7, C4<00000000000000000000000000000000>;
P_000000000286f808 .param/l "SB" 1 4 41, C4<000>;
P_000000000286f840 .param/l "SH" 1 4 42, C4<001>;
P_000000000286f878 .param/l "SLL" 1 4 47, C4<001>;
P_000000000286f8b0 .param/l "SLT" 1 4 48, C4<010>;
P_000000000286f8e8 .param/l "SLTU" 1 4 49, C4<011>;
P_000000000286f920 .param/l "SR" 1 4 51, C4<101>;
P_000000000286f958 .param/l "STORE" 1 4 19, C4<0100011>;
P_000000000286f990 .param/l "SW" 1 4 43, C4<010>;
P_000000000286f9c8 .param/l "XOR" 1 4 50, C4<100>;
L_0000000002809f80 .functor AND 1, v0000000002811d90_0, L_0000000002878c40, C4<1>, C4<1>;
L_0000000002809ff0 .functor OR 1, L_00000000028790a0, L_0000000002809f80, C4<0>, C4<0>;
L_000000000280a680 .functor BUFZ 32, L_00000000028d2590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000280a060 .functor OR 1, v0000000002871360_0, v0000000002870460_0, C4<0>, C4<0>;
v0000000002810a30_0 .net *"_s1", 0 0, L_0000000002878c40;  1 drivers
v0000000002810e90_0 .net *"_s11", 0 0, L_00000000028787e0;  1 drivers
v0000000002811430_0 .net *"_s12", 32 0, L_0000000002878920;  1 drivers
v00000000027e16f0_0 .net *"_s15", 0 0, L_00000000028789c0;  1 drivers
v00000000027e2190_0 .net *"_s16", 32 0, L_0000000002878b00;  1 drivers
v00000000027e15b0_0 .net *"_s2", 0 0, L_0000000002809f80;  1 drivers
L_000000000287a3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027e0ed0_0 .net/2u *"_s20", 0 0, L_000000000287a3a8;  1 drivers
v00000000027e1790_0 .net *"_s22", 32 0, L_0000000002879280;  1 drivers
L_000000000287a3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027e0750_0 .net/2u *"_s24", 0 0, L_000000000287a3f0;  1 drivers
v00000000027e18d0_0 .net *"_s26", 32 0, L_0000000002879320;  1 drivers
v00000000027e2230_0 .net "alu", 0 0, v0000000002810710_0;  1 drivers
v00000000027e2370_0 .net "alu_operand1", 31 0, L_000000000280a680;  1 drivers
v00000000027e07f0_0 .net "alu_operand2", 31 0, L_0000000002879140;  1 drivers
v0000000002744c90_0 .net "alu_operation", 2 0, v0000000002811b10_0;  1 drivers
v0000000002870fa0_0 .net "arithsubtype", 0 0, v0000000002811930_0;  1 drivers
v00000000028710e0_0 .net "branch_stall", 0 0, L_000000000280a060;  1 drivers
v0000000002871040_0 .var "branch_taken", 0 0;
v0000000002871180_0 .net "clk", 0 0, v00000000028784c0_0;  alias, 1 drivers
v0000000002870500_0 .net "dest_reg_sel", 4 0, v0000000002810b70_0;  1 drivers
v0000000002871220_0 .net "dmem_read_valid", 0 0, L_000000000287a168;  alias, 1 drivers
v0000000002871680_0 .var "fetch_pc", 31 0;
v00000000028706e0_0 .net "immediate", 31 0, v0000000002811610_0;  1 drivers
v00000000028717c0_0 .net "immediate_sel", 0 0, v0000000002811110_0;  1 drivers
v0000000002870140_0 .net "jal", 0 0, v0000000002810490_0;  1 drivers
v0000000002870e60_0 .net "jalr", 0 0, v00000000028112f0_0;  1 drivers
v00000000028705a0_0 .net "lui", 0 0, v0000000002811750_0;  1 drivers
v0000000002870aa0_0 .net "mem_to_reg", 0 0, v0000000002811d90_0;  1 drivers
v00000000028712c0_0 .net "mem_write", 0 0, v0000000002810cb0_0;  1 drivers
v000000000286fd80_0 .var "next_pc", 31 0;
v0000000002871860_0 .net "pc", 31 0, v0000000002811bb0_0;  1 drivers
v0000000002871540_0 .net "reg_rdata1", 31 0, L_00000000028d2590;  1 drivers
v000000000286fe20_0 .net "reg_rdata2", 31 0, L_00000000028d30d0;  1 drivers
v000000000286fba0_0 .net "reset", 0 0, v00000000028786a0_0;  alias, 1 drivers
v0000000002870d20_0 .var "result", 31 0;
v0000000002870f00_0 .net "result_subs", 32 0, L_00000000028791e0;  1 drivers
v000000000286fa60_0 .net "result_subu", 32 0, L_00000000028793c0;  1 drivers
v00000000028714a0_0 .net "stall", 0 0, L_0000000002809ff0;  1 drivers
v00000000028701e0_0 .var "wb_alu_operation", 2 0;
v0000000002871720_0 .var "wb_alu_to_reg", 0 0;
v0000000002870460_0 .var "wb_branch", 0 0;
v0000000002871360_0 .var "wb_branch_nxt", 0 0;
v000000000286fce0_0 .var "wb_dest_reg_sel", 4 0;
v0000000002870280_0 .var "wb_mem_to_reg", 0 0;
v0000000002870640_0 .var "wb_mem_write", 0 0;
v0000000002870c80_0 .var "wb_read_address", 1 0;
v00000000028715e0_0 .var "wb_result", 31 0;
v0000000002871400_0 .var "wb_write_address", 31 0;
v00000000028703c0_0 .var "wb_write_byte", 3 0;
v000000000286fec0_0 .var "wb_write_data", 31 0;
v0000000002870320_0 .net "write_address", 31 0, L_0000000002879460;  1 drivers
E_00000000027f9bc0/0 .event edge, v00000000027e07f0_0, v0000000002810cb0_0, v0000000002811bb0_0, v0000000002810490_0;
E_00000000027f9bc0/1 .event edge, v00000000028112f0_0, v0000000002811610_0, v0000000002811750_0, v0000000002811b10_0;
E_00000000027f9bc0/2 .event edge, v0000000002811930_0, v00000000027e2370_0, v0000000002870f00_0, v000000000286fa60_0;
E_00000000027f9bc0/3 .event edge, v0000000002810710_0;
E_00000000027f9bc0 .event/or E_00000000027f9bc0/0, E_00000000027f9bc0/1, E_00000000027f9bc0/2, E_00000000027f9bc0/3;
E_00000000027f9880/0 .event edge, v0000000002871680_0, v00000000028710e0_0, v0000000002811bb0_0, v0000000002811610_0;
E_00000000027f9880/1 .event edge, v0000000002810490_0, v00000000027e2370_0, v00000000028112f0_0, v0000000002811b10_0;
E_00000000027f9880/2 .event edge, v0000000002870f00_0, v000000000286fa60_0, v0000000002810fd0_0;
E_00000000027f9880 .event/or E_00000000027f9880/0, E_00000000027f9880/1, E_00000000027f9880/2;
L_0000000002878c40 .reduce/nor L_000000000287a168;
L_0000000002879140 .functor MUXZ 32, L_00000000028d30d0, v0000000002811610_0, v0000000002811110_0, C4<>;
L_00000000028787e0 .part L_000000000280a680, 31, 1;
L_0000000002878920 .concat [ 32 1 0 0], L_000000000280a680, L_00000000028787e0;
L_00000000028789c0 .part L_0000000002879140, 31, 1;
L_0000000002878b00 .concat [ 32 1 0 0], L_0000000002879140, L_00000000028789c0;
L_00000000028791e0 .arith/sub 33, L_0000000002878920, L_0000000002878b00;
L_0000000002879280 .concat [ 32 1 0 0], L_000000000280a680, L_000000000287a3a8;
L_0000000002879320 .concat [ 32 1 0 0], L_0000000002879140, L_000000000287a3f0;
L_00000000028793c0 .arith/sub 33, L_0000000002879280, L_0000000002879320;
L_0000000002879460 .arith/sum 32, L_000000000280a680, v0000000002811610_0;
L_0000000002879780 .arith/sum 32, L_000000000280a680, v0000000002811610_0;
S_000000000278ed50 .scope module, "inst_mem" "memory" 2 96, 5 1 0, S_0000000002754100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_0000000002796170 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_00000000027961a8 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/imem.hex";
P_00000000027961e0 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000002870780_0 .net "clk", 0 0, v00000000028784c0_0;  alias, 1 drivers
v0000000002870820_0 .var/i "i", 31 0;
v0000000002870dc0 .array "memory", 0 32767, 31 0;
v00000000028708c0_0 .net "read_addr", 14 0, L_0000000002879d20;  1 drivers
v0000000002870960_0 .net "read_address", 31 2, L_0000000002878ba0;  1 drivers
v0000000002870a00_0 .var "read_data", 31 0;
L_000000000287a240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002870b40_0 .net "read_ready", 0 0, L_000000000287a240;  1 drivers
v0000000002870be0_0 .net "write_addr", 14 0, L_0000000002879dc0;  1 drivers
L_000000000287a2d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002871900_0 .net "write_address", 31 2, L_000000000287a2d0;  1 drivers
L_000000000287a360 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000286fb00_0 .net "write_byte", 3 0, L_000000000287a360;  1 drivers
L_000000000287a318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000286fc40_0 .net "write_data", 31 0, L_000000000287a318;  1 drivers
L_000000000287a288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000286ff60_0 .net "write_ready", 0 0, L_000000000287a288;  1 drivers
L_0000000002879d20 .part L_0000000002878ba0, 0, 15;
L_0000000002879dc0 .part L_000000000287a2d0, 0, 15;
S_00000000027aa160 .scope module, "wb" "wb" 2 165, 7 4 0, S_0000000002754100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "wb_read_address";
    .port_info 3 /INPUT 1 "wb_branch";
    .port_info 4 /INPUT 5 "src1_select";
    .port_info 5 /INPUT 5 "src2_select";
    .port_info 6 /INPUT 1 "wb_alu_to_reg";
    .port_info 7 /INPUT 5 "wb_dest_reg_sel";
    .port_info 8 /INPUT 32 "wb_result";
    .port_info 9 /INPUT 1 "wb_mem_to_reg";
    .port_info 10 /INPUT 3 "wb_alu_operation";
    .port_info 11 /OUTPUT 1 "dmem_write_ready";
    .port_info 12 /OUTPUT 1 "dmem_read_ready";
    .port_info 13 /INPUT 32 "dmem_read_data";
    .port_info 14 /INPUT 1 "dmem_write_valid";
    .port_info 15 /INPUT 1 "dmem_read_valid";
    .port_info 16 /OUTPUT 32 "dmem_write_address";
    .port_info 17 /OUTPUT 32 "dmem_read_address";
    .port_info 18 /OUTPUT 32 "dmem_write_data";
    .port_info 19 /OUTPUT 4 "dmem_write_byte";
P_0000000002871a20 .param/l "ADD" 1 4 46, C4<000>;
P_0000000002871a58 .param/l "AND" 1 4 53, C4<111>;
P_0000000002871a90 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_0000000002871ac8 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_0000000002871b00 .param/l "BEQ" 1 4 26, C4<000>;
P_0000000002871b38 .param/l "BGE" 1 4 29, C4<101>;
P_0000000002871b70 .param/l "BGEU" 1 4 31, C4<111>;
P_0000000002871ba8 .param/l "BLT" 1 4 28, C4<100>;
P_0000000002871be0 .param/l "BLTU" 1 4 30, C4<110>;
P_0000000002871c18 .param/l "BNE" 1 4 27, C4<001>;
P_0000000002871c50 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_0000000002871c88 .param/l "JAL" 1 4 15, C4<1101111>;
P_0000000002871cc0 .param/l "JALR" 1 4 16, C4<1100111>;
P_0000000002871cf8 .param/l "LB" 1 4 34, C4<000>;
P_0000000002871d30 .param/l "LBU" 1 4 37, C4<100>;
P_0000000002871d68 .param/l "LH" 1 4 35, C4<001>;
P_0000000002871da0 .param/l "LHU" 1 4 38, C4<101>;
P_0000000002871dd8 .param/l "LOAD" 1 4 18, C4<0000011>;
P_0000000002871e10 .param/l "LUI" 1 4 14, C4<0110111>;
P_0000000002871e48 .param/l "LW" 1 4 36, C4<010>;
P_0000000002871e80 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_0000000002871eb8 .param/l "OR" 1 4 52, C4<110>;
P_0000000002871ef0 .param/l "RESET" 0 7 5, C4<00000000000000000000000000000000>;
P_0000000002871f28 .param/l "SB" 1 4 41, C4<000>;
P_0000000002871f60 .param/l "SH" 1 4 42, C4<001>;
P_0000000002871f98 .param/l "SLL" 1 4 47, C4<001>;
P_0000000002871fd0 .param/l "SLT" 1 4 48, C4<010>;
P_0000000002872008 .param/l "SLTU" 1 4 49, C4<011>;
P_0000000002872040 .param/l "SR" 1 4 51, C4<101>;
P_0000000002872078 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000028720b0 .param/l "SW" 1 4 43, C4<010>;
P_00000000028720e8 .param/l "XOR" 1 4 50, C4<100>;
L_000000000280a220 .functor BUFZ 32, v0000000002871680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000280a0d0 .functor AND 1, L_00000000028795a0, L_0000000002879640, C4<1>, C4<1>;
L_000000000280a1b0 .functor AND 1, v0000000002870280_0, L_00000000028796e0, C4<1>, C4<1>;
L_000000000280a990 .functor OR 1, L_0000000002809ff0, L_000000000280a1b0, C4<0>, C4<0>;
L_000000000280a6f0 .functor OR 1, v0000000002878e20_0, v0000000002879e60_0, C4<0>, C4<0>;
L_000000000280a290 .functor BUFZ 1, v0000000002811d90_0, C4<0>, C4<0>, C4<0>;
L_000000000280a370 .functor BUFZ 1, v0000000002870640_0, C4<0>, C4<0>, C4<0>;
L_000000000280aa70 .functor BUFZ 32, v000000000286fec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000280a4c0 .functor BUFZ 4, v00000000028703c0_0, C4<0000>, C4<0000>, C4<0000>;
L_000000000280a530 .functor AND 1, L_00000000028d2770, v0000000002871720_0, C4<1>, C4<1>;
L_000000000280a610 .functor AND 1, L_000000000280a530, L_00000000028d3710, C4<1>, C4<1>;
L_000000000280a840 .functor AND 1, L_00000000028d3b70, v0000000002871720_0, C4<1>, C4<1>;
L_000000000280a7d0 .functor AND 1, L_000000000280a840, L_00000000028d3a30, C4<1>, C4<1>;
v0000000002870000_0 .net *"_s10", 0 0, L_000000000280a1b0;  1 drivers
L_000000000287a438 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000028700a0_0 .net/2u *"_s26", 4 0, L_000000000287a438;  1 drivers
v0000000002876a50_0 .net *"_s28", 0 0, L_0000000002879820;  1 drivers
v0000000002877f90_0 .net *"_s3", 0 0, L_00000000028795a0;  1 drivers
L_000000000287a480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002877db0_0 .net/2u *"_s30", 31 0, L_000000000287a480;  1 drivers
v0000000002877810_0 .net *"_s33", 0 0, L_00000000028d2770;  1 drivers
v0000000002877ef0_0 .net *"_s34", 0 0, L_000000000280a530;  1 drivers
v0000000002876870_0 .net *"_s36", 0 0, L_00000000028d3710;  1 drivers
v0000000002877590_0 .net *"_s38", 0 0, L_000000000280a610;  1 drivers
v0000000002876c30_0 .net *"_s40", 31 0, L_00000000028d23b0;  1 drivers
v00000000028778b0_0 .net *"_s42", 31 0, L_00000000028d2ef0;  1 drivers
v0000000002877a90_0 .net *"_s44", 6 0, L_00000000028d3f30;  1 drivers
L_000000000287a4c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028769b0_0 .net *"_s47", 1 0, L_000000000287a4c8;  1 drivers
L_000000000287a510 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000002877b30_0 .net/2u *"_s48", 6 0, L_000000000287a510;  1 drivers
v0000000002876ff0_0 .net *"_s5", 0 0, L_0000000002879640;  1 drivers
v00000000028762d0_0 .net *"_s50", 6 0, L_00000000028d3210;  1 drivers
v0000000002878030_0 .net *"_s52", 31 0, L_00000000028d32b0;  1 drivers
L_000000000287a558 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002877310_0 .net/2u *"_s56", 4 0, L_000000000287a558;  1 drivers
v0000000002877bd0_0 .net *"_s58", 0 0, L_00000000028d3670;  1 drivers
L_000000000287a5a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002876af0_0 .net/2u *"_s60", 31 0, L_000000000287a5a0;  1 drivers
v0000000002876f50_0 .net *"_s63", 0 0, L_00000000028d3b70;  1 drivers
v0000000002877c70_0 .net *"_s64", 0 0, L_000000000280a840;  1 drivers
v00000000028779f0_0 .net *"_s66", 0 0, L_00000000028d3a30;  1 drivers
v0000000002876910_0 .net *"_s68", 0 0, L_000000000280a7d0;  1 drivers
v0000000002877090_0 .net *"_s70", 31 0, L_00000000028d37b0;  1 drivers
v0000000002877d10_0 .net *"_s72", 31 0, L_00000000028d3850;  1 drivers
v0000000002876b90_0 .net *"_s74", 6 0, L_00000000028d2a90;  1 drivers
L_000000000287a5e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002876cd0_0 .net *"_s77", 1 0, L_000000000287a5e8;  1 drivers
L_000000000287a630 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000002877130_0 .net/2u *"_s78", 6 0, L_000000000287a630;  1 drivers
v0000000002876d70_0 .net *"_s80", 6 0, L_00000000028d3cb0;  1 drivers
v0000000002876e10_0 .net *"_s82", 31 0, L_00000000028d3350;  1 drivers
v0000000002877e50_0 .net *"_s9", 0 0, L_00000000028796e0;  1 drivers
v0000000002876190_0 .net "clk", 0 0, v00000000028784c0_0;  alias, 1 drivers
v00000000028776d0_0 .net "dmem_read_address", 31 0, L_0000000002879780;  alias, 1 drivers
v0000000002876230_0 .net "dmem_read_data", 31 0, v0000000002810170_0;  alias, 1 drivers
v0000000002876370_0 .net "dmem_read_ready", 0 0, L_000000000280a290;  alias, 1 drivers
v0000000002876410_0 .net "dmem_read_valid", 0 0, L_000000000287a168;  alias, 1 drivers
v0000000002876eb0_0 .net "dmem_write_address", 31 0, v0000000002871400_0;  alias, 1 drivers
v0000000002876690_0 .net "dmem_write_byte", 3 0, L_000000000280a4c0;  alias, 1 drivers
v00000000028771d0_0 .net "dmem_write_data", 31 0, L_000000000280aa70;  alias, 1 drivers
v00000000028764b0_0 .net "dmem_write_ready", 0 0, L_000000000280a370;  alias, 1 drivers
v0000000002876730_0 .net "dmem_write_valid", 0 0, L_000000000287a1b0;  alias, 1 drivers
v00000000028773b0_0 .var/i "i", 31 0;
v0000000002877630 .array "regs", 1 31, 31 0;
v0000000002876550_0 .net "reset", 0 0, v00000000028786a0_0;  alias, 1 drivers
v0000000002877270_0 .net "src1_select", 4 0, v0000000002811c50_0;  1 drivers
v0000000002877450_0 .net "src2_select", 4 0, v0000000002810c10_0;  1 drivers
v00000000028765f0_0 .net "wb_alu_operation", 2 0, v00000000028701e0_0;  1 drivers
v00000000028767d0_0 .net "wb_alu_to_reg", 0 0, v0000000002871720_0;  1 drivers
v00000000028774f0_0 .net "wb_branch", 0 0, v0000000002870460_0;  1 drivers
v0000000002877950_0 .net "wb_dest_reg_sel", 4 0, v000000000286fce0_0;  1 drivers
v0000000002877770_0 .net "wb_mem_to_reg", 0 0, v0000000002870280_0;  1 drivers
v0000000002878e20_0 .var "wb_nop", 0 0;
v0000000002879e60_0 .var "wb_nop_more", 0 0;
v0000000002879960_0 .net "wb_nop_stall", 0 0, L_000000000280a6f0;  1 drivers
v00000000028782e0_0 .net "wb_read_address", 1 0, v0000000002870c80_0;  1 drivers
v0000000002878560_0 .var "wb_read_data", 31 0;
v0000000002878240_0 .net "wb_result", 31 0, v00000000028715e0_0;  1 drivers
v0000000002878d80_0 .net "wb_stall", 0 0, L_000000000280a990;  1 drivers
E_00000000027f9c00 .event edge, v00000000028701e0_0, v0000000002870c80_0, v0000000002810170_0;
L_00000000028795a0 .reduce/nor v00000000028105d0_0;
L_0000000002879640 .reduce/nor L_000000000280a990;
L_00000000028796e0 .reduce/nor L_000000000287a1b0;
L_0000000002879820 .cmp/eq 5, v0000000002811c50_0, L_000000000287a438;
L_00000000028d2770 .reduce/nor L_000000000280a6f0;
L_00000000028d3710 .cmp/eq 5, v000000000286fce0_0, v0000000002811c50_0;
L_00000000028d23b0 .functor MUXZ 32, v00000000028715e0_0, v0000000002878560_0, v0000000002870280_0, C4<>;
L_00000000028d2ef0 .array/port v0000000002877630, L_00000000028d3210;
L_00000000028d3f30 .concat [ 5 2 0 0], v0000000002811c50_0, L_000000000287a4c8;
L_00000000028d3210 .arith/sub 7, L_00000000028d3f30, L_000000000287a510;
L_00000000028d32b0 .functor MUXZ 32, L_00000000028d2ef0, L_00000000028d23b0, L_000000000280a610, C4<>;
L_00000000028d2590 .functor MUXZ 32, L_00000000028d32b0, L_000000000287a480, L_0000000002879820, C4<>;
L_00000000028d3670 .cmp/eq 5, v0000000002810c10_0, L_000000000287a558;
L_00000000028d3b70 .reduce/nor L_000000000280a6f0;
L_00000000028d3a30 .cmp/eq 5, v000000000286fce0_0, v0000000002810c10_0;
L_00000000028d37b0 .functor MUXZ 32, v00000000028715e0_0, v0000000002878560_0, v0000000002870280_0, C4<>;
L_00000000028d3850 .array/port v0000000002877630, L_00000000028d3cb0;
L_00000000028d2a90 .concat [ 5 2 0 0], v0000000002810c10_0, L_000000000287a5e8;
L_00000000028d3cb0 .arith/sub 7, L_00000000028d2a90, L_000000000287a630;
L_00000000028d3350 .functor MUXZ 32, L_00000000028d3850, L_00000000028d37b0, L_000000000280a7d0, C4<>;
L_00000000028d30d0 .functor MUXZ 32, L_00000000028d3350, L_000000000287a5a0, L_00000000028d3670, C4<>;
    .scope S_000000000278ed50;
T_0 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002870820_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000002870820_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002870820_0;
    %store/vec4a v0000000002870dc0, 4, 0;
    %load/vec4 v0000000002870820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002870820_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %vpi_call 5 34 "$readmemh", P_00000000027961a8, v0000000002870dc0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000278ed50;
T_1 ;
    %wait E_00000000027f9840;
    %load/vec4 v000000000286ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002870be0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002870dc0, 0, 4;
T_1.2 ;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002870be0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002870dc0, 4, 5;
T_1.4 ;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002870be0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002870dc0, 4, 5;
T_1.6 ;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002870be0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002870dc0, 4, 5;
T_1.8 ;
T_1.0 ;
    %load/vec4 v0000000002870b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000000000286ff60_0;
    %load/vec4 v00000000028708c0_0;
    %load/vec4 v0000000002870be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v00000000028708c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002870dc0, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870a00_0, 4, 5;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %load/vec4 v00000000028708c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002870dc0, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870a00_0, 4, 5;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %load/vec4 v00000000028708c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002870dc0, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870a00_0, 4, 5;
    %load/vec4 v000000000286fb00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %load/vec4 v000000000286fc40_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %load/vec4 v00000000028708c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002870dc0, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002870a00_0, 4, 5;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000028708c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002870dc0, 4;
    %assign/vec4 v0000000002870a00_0, 0;
T_1.13 ;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000280e630;
T_2 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028103f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000000028103f0_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000028103f0_0;
    %store/vec4a v0000000002810d50, 4, 0;
    %load/vec4 v00000000028103f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028103f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %vpi_call 5 34 "$readmemh", P_00000000027c6578, v0000000002810d50, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000280e630;
T_3 ;
    %wait E_00000000027f9840;
    %load/vec4 v0000000002810670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002810990_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002810d50, 0, 4;
T_3.2 ;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002810990_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002810d50, 4, 5;
T_3.4 ;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002810990_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002810d50, 4, 5;
T_3.6 ;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002810990_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002810d50, 4, 5;
T_3.8 ;
T_3.0 ;
    %load/vec4 v00000000028102b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000000002810670_0;
    %load/vec4 v0000000002810850_0;
    %load/vec4 v0000000002810990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0000000002810850_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002810d50, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002810170_0, 4, 5;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0000000002810850_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002810d50, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002810170_0, 4, 5;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0000000002810850_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002810d50, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002810170_0, 4, 5;
    %load/vec4 v0000000002810530_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %load/vec4 v0000000002810df0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0000000002810850_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002810d50, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002810170_0, 4, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000000002810850_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002810d50, 4;
    %assign/vec4 v0000000002810170_0, 0;
T_3.13 ;
T_3.10 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002755b50;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002810210_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000002755b50;
T_5 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002811570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002810ad0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002755b50;
T_6 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002811570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028105d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002811250_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002811cf0_0;
    %assign/vec4 v00000000028105d0_0, 0;
    %load/vec4 v00000000028105d0_0;
    %assign/vec4 v0000000002811250_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002755b50;
T_7 ;
    %wait E_00000000027f9800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002811610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002811890_0, 0, 1;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002811890_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002811ed0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002811ed0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002811ed0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002811ed0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002811610_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002755b50;
T_8 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002811570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002811610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002811110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002810710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002810490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028112f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002810fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002811bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002811c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002810c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002810b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002811b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002811930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002810cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002811d90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %load/vec4 v00000000028100d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000002811610_0;
    %assign/vec4 v00000000028117f0_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000002811110_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000002810710_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002811750_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002810490_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028112f0_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002810fd0_0, 0;
    %load/vec4 v0000000002810210_0;
    %assign/vec4 v0000000002811bb0_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000002811c50_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000002810c10_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000002810b70_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000002811b10_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v0000000002811930_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002810cb0_0, 0;
    %load/vec4 v0000000002811ed0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002811d90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f6ecd0;
T_9 ;
    %wait E_00000000027f9880;
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v00000000028710e0_0;
    %nor/r;
    %store/vec4 v0000000002871040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000000002870140_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0000000002870e60_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0000000002810fd0_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000000002744c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %load/vec4 v0000000002871680_0;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0000000002870f00_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.13, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v0000000002870f00_0;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.15 ;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0000000002870f00_0;
    %cmpi/ne 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v0000000002870f00_0;
    %cmpi/e 0, 0, 33;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.19 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0000000002870f00_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v0000000002870f00_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.23 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0000000002870f00_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_9.25, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.26, 8;
T_9.25 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.26, 8;
 ; End of false expr.
    %blend;
T_9.26;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v0000000002870f00_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.27 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000000000286fa60_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.29, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.30, 8;
T_9.29 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.30, 8;
 ; End of false expr.
    %blend;
T_9.30;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v000000000286fa60_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.31 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000000000286fa60_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_9.33, 8;
    %load/vec4 v0000000002871860_0;
    %load/vec4 v00000000028706e0_0;
    %add;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %store/vec4 v000000000286fd80_0, 0, 32;
    %load/vec4 v000000000286fa60_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002871040_0, 0, 1;
T_9.35 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000f6ecd0;
T_10 ;
    %wait E_00000000027f9bc0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000000028712c0_0;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %load/vec4 v0000000002870140_0;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %load/vec4 v0000000002870e60_0;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %load/vec4 v00000000028705a0_0;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %load/vec4 v00000000027e2230_0;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v00000000027e07f0_0;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0000000002871860_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0000000002871860_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000000028706e0_0;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0000000002744c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000002870fa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.17, 4;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000027e07f0_0;
    %add;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000027e07f0_0;
    %sub;
    %store/vec4 v0000000002870d20_0, 0, 32;
T_10.18 ;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v00000000027e2370_0;
    %ix/getv 4, v00000000027e07f0_0;
    %shiftl 4;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000002870f00_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v000000000286fa60_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000027e07f0_0;
    %xor;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000002870fa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v00000000027e2370_0;
    %ix/getv 4, v00000000027e07f0_0;
    %shiftr 4;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v00000000027e2370_0;
    %ix/getv 4, v00000000027e07f0_0;
    %shiftr/s 4;
    %store/vec4 v0000000002870d20_0, 0, 32;
T_10.24 ;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000027e07f0_0;
    %or;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v00000000027e2370_0;
    %load/vec4 v00000000027e07f0_0;
    %and;
    %store/vec4 v0000000002870d20_0, 0, 32;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000f6ecd0;
T_11 ;
    %wait E_00000000027f9000;
    %load/vec4 v000000000286fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002871680_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %load/vec4 v00000000028714a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000028710e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v0000000002871680_0;
    %addi 4, 0, 32;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v000000000286fd80_0;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0000000002871680_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000f6ecd0;
T_12 ;
    %wait E_00000000027f9000;
    %load/vec4 v000000000286fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028715e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002870640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002871720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000286fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002870460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002871360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002870280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002870c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000028701e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028714a0_0;
    %nor/r;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000000002870d20_0;
    %assign/vec4 v00000000028715e0_0, 0;
    %load/vec4 v00000000028712c0_0;
    %load/vec4 v00000000028710e0_0;
    %nor/r;
    %and;
    %assign/vec4 v0000000002870640_0, 0;
    %load/vec4 v00000000027e2230_0;
    %load/vec4 v00000000028705a0_0;
    %or;
    %load/vec4 v0000000002870140_0;
    %or;
    %load/vec4 v0000000002870e60_0;
    %or;
    %load/vec4 v0000000002870aa0_0;
    %or;
    %assign/vec4 v0000000002871720_0, 0;
    %load/vec4 v0000000002870500_0;
    %assign/vec4 v000000000286fce0_0, 0;
    %load/vec4 v0000000002871040_0;
    %assign/vec4 v0000000002870460_0, 0;
    %load/vec4 v0000000002870460_0;
    %assign/vec4 v0000000002871360_0, 0;
    %load/vec4 v0000000002870aa0_0;
    %assign/vec4 v0000000002870280_0, 0;
    %load/vec4 v00000000028776d0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0000000002870c80_0, 0;
    %load/vec4 v0000000002744c90_0;
    %assign/vec4 v00000000028701e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000f6ecd0;
T_13 ;
    %wait E_00000000027f9000;
    %load/vec4 v000000000286fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002871400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000286fec0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000028714a0_0;
    %nor/r;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028712c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000000002870320_0;
    %assign/vec4 v0000000002871400_0, 0;
    %load/vec4 v0000000002744c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000000000286fec0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v00000000027e07f0_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %assign/vec4 v000000000286fec0_0, 0;
    %load/vec4 v0000000002870320_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.13;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.13;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.13;
T_13.11 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v00000000027e07f0_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %assign/vec4 v000000000286fec0_0, 0;
    %load/vec4 v0000000002870320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v00000000027e07f0_0;
    %assign/vec4 v000000000286fec0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000028703c0_0, 0;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000027aa160;
T_14 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002876550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002810210_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %load/vec4 v0000000002878d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000000002871680_0;
    %assign/vec4 v0000000002810210_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000027aa160;
T_15 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002876550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002878e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879e60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %load/vec4 v00000000028714a0_0;
    %load/vec4 v0000000002870280_0;
    %load/vec4 v0000000002876730_0;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000000028774f0_0;
    %assign/vec4 v0000000002878e20_0, 0;
    %load/vec4 v0000000002878e20_0;
    %assign/vec4 v0000000002879e60_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000027aa160;
T_16 ;
    %wait E_00000000027f9c00;
    %load/vec4 v00000000028765f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v00000000028782e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.7 ;
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.11;
T_16.8 ;
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v00000000028782e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.12, 8;
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000000002876230_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.13, 8;
T_16.12 ; End of true expr.
    %load/vec4 v0000000002876230_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000002876230_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.13, 8;
 ; End of false expr.
    %blend;
T_16.13;
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0000000002876230_0;
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v00000000028782e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %jmp T_16.18;
T_16.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.18;
T_16.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.18;
T_16.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.18;
T_16.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002876230_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v00000000028782e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002876230_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002876230_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0000000002878560_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000027aa160;
T_17 ;
    %wait E_00000000027f9000;
    %load/vec4 v0000000002876550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028773b0_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000000028773b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028773b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002877630, 0, 4;
    %load/vec4 v00000000028773b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028773b0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000028767d0_0;
    %load/vec4 v00000000028105d0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002878d80_0;
    %load/vec4 v0000000002879960_0;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000000002877770_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v0000000002878560_0;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0000000002878240_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %load/vec4 v0000000002877950_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002877630, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002754100;
T_18 ;
    %vpi_call 2 36 "$monitor", "result=%h", v0000000002811ed0_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000000002754100;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028784c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028786a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027f9840;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028786a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027f9840;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a040_0, 0;
    %end;
    .thread T_19;
    .scope S_0000000002754100;
T_20 ;
    %delay 10, 0;
    %load/vec4 v00000000028784c0_0;
    %inv;
    %assign/vec4 v00000000028784c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000002754100;
T_21 ;
    %wait E_00000000027f9000;
    %load/vec4 v00000000028786a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002878a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002879f00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000002810210_0;
    %assign/vec4 v0000000002878a60_0, 0;
    %load/vec4 v0000000002878a60_0;
    %load/vec4 v0000000002810210_0;
    %cmp/e;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0000000002879f00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002879f00_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002879f00_0, 0;
T_21.3 ;
    %load/vec4 v0000000002879f00_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.4, 5;
    %vpi_call 2 71 "$display", "Executing timeout" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 72 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002754100;
T_22 ;
    %wait E_00000000027f9840;
    %load/vec4 v0000000002879500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 2 80 "$display", "All instructions are Fetched" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 81 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000002754100;
T_23 ;
    %wait E_00000000027f9840;
    %load/vec4 v0000000002879be0_0;
    %load/vec4 v0000000002879b40_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call 2 192 "$display", "IMEM address %x out of range", v0000000002879b40_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 193 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_23.0 ;
    %load/vec4 v0000000002878ce0_0;
    %load/vec4 v0000000002878380_0;
    %parti/s 14, 18, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 2 196 "$display", "DMEM address %x out of range", v0000000002878380_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 197 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_23.2 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_wb.v";
    "IF_ID.v";
    "./opcode.vh";
    "memory.v";
    "execute.v";
    "wb.v";
