

================================================================
== Vivado HLS Report for 'sin'
================================================================
* Date:           Tue Aug 11 15:46:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.406|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   31|   28|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                               |                     |  Latency  |  Interval | Pipeline|
        |            Instance           |        Module       | min | max | min | max |   Type  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_26  |sin_or_cos_double_s  |   26|   29|   26|   29|   none  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        8|     97|    2783|    5684|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      22|    -|
|Register         |        -|      -|     195|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|     97|    2978|    5706|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |     11|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+---------------------+---------+-------+------+------+-----+
    |grp_sin_or_cos_double_s_fu_26  |sin_or_cos_double_s  |        8|     97|  2783|  5684|    0|
    +-------------------------------+---------------------+---------+-------+------+------+-----+
    |Total                          |                     |        8|     97|  2783|  5684|    0|
    +-------------------------------+---------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  22|          5|   65|        131|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_return                                   |  64|   0|   64|          0|
    |ap_return_preg                              |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_26_ap_start_reg  |   1|   0|    1|          0|
    |x_read_reg_46                               |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 195|   0|  195|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      sin     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      sin     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      sin     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      sin     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      sin     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      sin     | return value |
|ap_return  | out |   64| ap_ctrl_hs |      sin     | return value |
|x          |  in |   64|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

