#--  Synopsys, Inc.
#--  Version J-2015.03L
#--  Project file C:\Users\lu_he\Documents\proyect\generics\generic01\generic01\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.5_x64/cae_library/synthesis/vhdl/machxo3l.vhd"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/osc00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/div00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/packageosc00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/toposc00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/and00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/or00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/nor00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/nand00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/xor00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/xnor00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/not00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/uc00.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/packagegeneric01.vhdl"
add_file -vhdl -lib work "C:/Users/lu_he/Documents/proyect/generics/generic01/topgeneric01.vhdl"



#implementation: "generic01"
impl -add C:\Users\lu_he\Documents\proyect\generics\generic01\generic01 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/Users/lu_he/Documents/proyect/generics/generic01/generic01/}

#device options
set_option -technology MACHXO3L
set_option -part LCMXO3L_6900C
set_option -package BG256C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "topgeneric01"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/lu_he/Documents/proyect/generics/generic01/generic01/generic01_generic01.edi"

#set log file 
set_option log_file "C:/Users/lu_he/Documents/proyect/generics/generic01/generic01/generic01_generic01.srf" 
impl -active "generic01"
