{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708560609787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708560609788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 03:10:09 2024 " "Processing started: Thu Feb 22 03:10:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708560609788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560609788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP -c FP " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP -c FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560609788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708560610042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708560610042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroext.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeroext " "Found entity 1: Zeroext" {  } { { "Zeroext.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zeroext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Zero.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack_Cycle " "Found entity 1: WriteBack_Cycle" {  } { { "WriteBack_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/WriteBack_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extention.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extention.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extention " "Found entity 1: sign_extention" {  } { { "sign_extention.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/sign_extention.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft_2 " "Found entity 1: ShiftLeft_2" {  } { { "ShiftLeft_2.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ShiftLeft_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Register_File.v(14) " "Verilog HDL information at Register_File.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "Register_File.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708560615744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_TopLevel " "Found entity 1: pipeline_TopLevel" {  } { { "pipeline_TopLevel.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to_1_d.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to_1_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to_1_d " "Found entity 1: Mux3to_1_d" {  } { { "Mux3to_1_d.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux3to_1_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_to1 " "Found entity 1: Mux2_to1" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file is_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_jump " "Found entity 1: is_jump" {  } { { "is_jump.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/is_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "Hazard_Detection_Unit.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_history_register.v 1 1 " "Found 1 design units, including 1 entities, in source file global_history_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Global_History_Register " "Found entity 1: Global_History_Register" {  } { { "Global_History_Register.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Global_History_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_Unit " "Found entity 1: forwarding_Unit" {  } { { "forwarding_Unit.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_Cycle " "Found entity 1: fetch_Cycle" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excuation_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file excuation_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Excuation_Cycle " "Found entity 1: Excuation_Cycle" {  } { { "Excuation_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file direction_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direction_Predictor " "Found entity 1: Direction_Predictor" {  } { { "Direction_Predictor.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Direction_Predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem1.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem1 " "Found entity 1: datamem1" {  } { { "datamem1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pip.v 1 1 " "Found 1 design units, including 1 entities, in source file control_pip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_pip " "Found entity 1: Control_pip" {  } { { "Control_pip.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Control_pip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Branch_Target_Buffer.v(19) " "Verilog HDL information at Branch_Target_Buffer.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Branch_Target_Buffer.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708560615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_target_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_target_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Target_Buffer " "Found entity 1: Branch_Target_Buffer" {  } { { "Branch_Target_Buffer.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Adder32.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615767 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Pc_D packed pipeline_TopLevel.v(14) " "Verilog HDL Port Declaration warning at pipeline_TopLevel.v(14): data type declaration for \"Pc_D\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipeline_TopLevel.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1708560615767 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Pc_D pipeline_TopLevel.v(3) " "HDL info at pipeline_TopLevel.v(3): see declaration for object \"Pc_D\"" {  } { { "pipeline_TopLevel.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline_TopLevel " "Elaborating entity \"pipeline_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708560615803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_Cycle fetch_Cycle:F_c " "Elaborating entity \"fetch_Cycle\" for hierarchy \"fetch_Cycle:F_c\"" {  } { { "pipeline_TopLevel.v" "F_c" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_jump fetch_Cycle:F_c\|is_jump:isJUMP " "Elaborating entity \"is_jump\" for hierarchy \"fetch_Cycle:F_c\|is_jump:isJUMP\"" {  } { { "fetch_Cycle.v" "isJUMP" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_to1 fetch_Cycle:F_c\|Mux2_to1:Pc_SelectCorrectPcPlus1 " "Elaborating entity \"Mux2_to1\" for hierarchy \"fetch_Cycle:F_c\|Mux2_to1:Pc_SelectCorrectPcPlus1\"" {  } { { "fetch_Cycle.v" "Pc_SelectCorrectPcPlus1" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Global_History_Register fetch_Cycle:F_c\|Global_History_Register:GHR_module " "Elaborating entity \"Global_History_Register\" for hierarchy \"fetch_Cycle:F_c\|Global_History_Register:GHR_module\"" {  } { { "fetch_Cycle.v" "GHR_module" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Target_Buffer fetch_Cycle:F_c\|Branch_Target_Buffer:BTb " "Elaborating entity \"Branch_Target_Buffer\" for hierarchy \"fetch_Cycle:F_c\|Branch_Target_Buffer:BTb\"" {  } { { "fetch_Cycle.v" "BTb" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Direction_Predictor fetch_Cycle:F_c\|Direction_Predictor:PHTable " "Elaborating entity \"Direction_Predictor\" for hierarchy \"fetch_Cycle:F_c\|Direction_Predictor:PHTable\"" {  } { { "fetch_Cycle.v" "PHTable" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem fetch_Cycle:F_c\|instmem:Inst " "Elaborating entity \"instmem\" for hierarchy \"fetch_Cycle:F_c\|instmem:Inst\"" {  } { { "fetch_Cycle.v" "Inst" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component\"" {  } { { "instmem.v" "altsyncram_component" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component\"" {  } { { "instmem.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_init.mif " "Parameter \"init_file\" = \"inst_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615844 ""}  } { { "instmem.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708560615844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_moa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_moa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_moa1 " "Found entity 1: altsyncram_moa1" {  } { { "db/altsyncram_moa1.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_moa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_moa1 fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component\|altsyncram_moa1:auto_generated " "Elaborating entity \"altsyncram_moa1\" for hierarchy \"fetch_Cycle:F_c\|instmem:Inst\|altsyncram:altsyncram_component\|altsyncram_moa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:D_c " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:D_c\"" {  } { { "pipeline_TopLevel.v" "D_c" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Decode_Cycle:D_c\|Adder32:tagetAddressAdder " "Elaborating entity \"Adder32\" for hierarchy \"Decode_Cycle:D_c\|Adder32:tagetAddressAdder\"" {  } { { "Decode_Cycle.v" "tagetAddressAdder" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:D_c\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:D_c\|Register_File:rf\"" {  } { { "Decode_Cycle.v" "rf" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_pip Decode_Cycle:D_c\|Control_pip:Cu " "Elaborating entity \"Control_pip\" for hierarchy \"Decode_Cycle:D_c\|Control_pip:Cu\"" {  } { { "Decode_Cycle.v" "Cu" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extention Decode_Cycle:D_c\|sign_extention:SE_o " "Elaborating entity \"sign_extention\" for hierarchy \"Decode_Cycle:D_c\|sign_extention:SE_o\"" {  } { { "Decode_Cycle.v" "SE_o" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Decode_Cycle:D_c\|Zero:ZeroExt " "Elaborating entity \"Zero\" for hierarchy \"Decode_Cycle:D_c\|Zero:ZeroExt\"" {  } { { "Decode_Cycle.v" "ZeroExt" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Excuation_Cycle Excuation_Cycle:E_c " "Elaborating entity \"Excuation_Cycle\" for hierarchy \"Excuation_Cycle:E_c\"" {  } { { "pipeline_TopLevel.v" "E_c" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to_1_d Excuation_Cycle:E_c\|Mux3to_1_d:ForwardAMux " "Elaborating entity \"Mux3to_1_d\" for hierarchy \"Excuation_Cycle:E_c\|Mux3to_1_d:ForwardAMux\"" {  } { { "Excuation_Cycle.v" "ForwardAMux" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol Excuation_Cycle:E_c\|ALUcontrol:Alucontrol " "Elaborating entity \"ALUcontrol\" for hierarchy \"Excuation_Cycle:E_c\|ALUcontrol:Alucontrol\"" {  } { { "Excuation_Cycle.v" "Alucontrol" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Excuation_Cycle:E_c\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Excuation_Cycle:E_c\|Alu:alu\"" {  } { { "Excuation_Cycle.v" "alu" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_to1 Excuation_Cycle:E_c\|Mux2_to1:muxRegDst " "Elaborating entity \"Mux2_to1\" for hierarchy \"Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\"" {  } { { "Excuation_Cycle.v" "muxRegDst" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:M_c " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:M_c\"" {  } { { "pipeline_TopLevel.v" "M_c" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem1 Memory_Cycle:M_c\|datamem1:data_memory " "Elaborating entity \"datamem1\" for hierarchy \"Memory_Cycle:M_c\|datamem1:data_memory\"" {  } { { "Memory_Cycle.v" "data_memory" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component\"" {  } { { "datamem1.v" "altsyncram_component" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component\"" {  } { { "datamem1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708560615906 ""}  } { { "datamem1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708560615906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkg1 " "Found entity 1: altsyncram_nkg1" {  } { { "db/altsyncram_nkg1.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_nkg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708560615935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560615935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkg1 Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated " "Elaborating entity \"altsyncram_nkg1\" for hierarchy \"Memory_Cycle:M_c\|datamem1:data_memory\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack_Cycle WriteBack_Cycle:WB_c " "Elaborating entity \"WriteBack_Cycle\" for hierarchy \"WriteBack_Cycle:WB_c\"" {  } { { "pipeline_TopLevel.v" "WB_c" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:HD_u " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:HD_u\"" {  } { { "pipeline_TopLevel.v" "HD_u" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_Unit forwarding_Unit:F_u " "Elaborating entity \"forwarding_Unit\" for hierarchy \"forwarding_Unit:F_u\"" {  } { { "pipeline_TopLevel.v" "F_u" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560615939 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[0\] " "Found clock multiplexer Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[0\]" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1708560616155 "|pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[1\] " "Found clock multiplexer Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[1\]" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1708560616155 "|pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[2\] " "Found clock multiplexer Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[2\]" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1708560616155 "|pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[3\] " "Found clock multiplexer Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[3\]" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1708560616155 "|pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[4\] " "Found clock multiplexer Excuation_Cycle:E_c\|Mux2_to1:muxRegDst\|out\[4\]" {  } { { "Mux2_to1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1708560616155 "|pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[4]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1708560616155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708560617358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708560618256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "220 " "220 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708560622031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg " "Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560622104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708560622214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708560622214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4183 " "Implemented 4183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708560622347 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708560622347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4112 " "Implemented 4112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708560622347 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1708560622347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708560622347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708560622360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 03:10:22 2024 " "Processing ended: Thu Feb 22 03:10:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708560622360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708560622360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708560622360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708560622360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708560623395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708560623395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 03:10:23 2024 " "Processing started: Thu Feb 22 03:10:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708560623395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708560623395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FP -c FP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FP -c FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708560623395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708560623478 ""}
{ "Info" "0" "" "Project  = FP" {  } {  } 0 0 "Project  = FP" 0 0 "Fitter" 0 0 1708560623479 ""}
{ "Info" "0" "" "Revision = FP" {  } {  } 0 0 "Revision = FP" 0 0 "Fitter" 0 0 1708560623479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708560623556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708560623556 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708560623570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708560623598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708560623598 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708560623730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708560623734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708560623816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708560623816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708560623821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708560623821 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708560623821 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708560623821 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708560623821 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708560623822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708560623823 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1708560623974 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708560624129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FP.sdc " "Synopsys Design Constraints File file not found: 'FP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708560624496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708560624497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708560624516 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708560624517 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708560624517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode_Cycle:D_c\|rs2_d\[4\] " "Destination node Decode_Cycle:D_c\|rs2_d\[4\]" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode_Cycle:D_c\|RegDistination\[4\] " "Destination node Decode_Cycle:D_c\|RegDistination\[4\]" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode_Cycle:D_c\|RegDst " "Destination node Decode_Cycle:D_c\|RegDst" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode_Cycle:D_c\|MemRead " "Destination node Decode_Cycle:D_c\|MemRead" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_Cycle:F_c\|InstrReg\[28\] " "Destination node fetch_Cycle:F_c\|InstrReg\[28\]" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_Cycle:F_c\|InstrReg\[27\] " "Destination node fetch_Cycle:F_c\|InstrReg\[27\]" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_Cycle:F_c\|InstrReg\[30\] " "Destination node fetch_Cycle:F_c\|InstrReg\[30\]" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_Cycle:F_c\|InstrReg\[31\] " "Destination node fetch_Cycle:F_c\|InstrReg\[31\]" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_Cycle:F_c\|InstrReg\[29\] " "Destination node fetch_Cycle:F_c\|InstrReg\[29\]" {  } { { "fetch_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode_Cycle:D_c\|rs2_d\[0\] " "Destination node Decode_Cycle:D_c\|rs2_d\[0\]" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708560624712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1708560624712 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1708560624712 ""}  } { { "pipeline_TopLevel.v" "" { Text "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 5680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708560624712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fetch_Cycle:F_c\|comb~0  " "Automatically promoted node fetch_Cycle:F_c\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708560624713 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 0 { 0 ""} 0 2041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708560624713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708560625048 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708560625051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708560625051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708560625054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708560625058 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708560625062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708560625062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708560625065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708560625066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708560625068 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708560625068 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 1 5 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 1 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708560625070 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708560625070 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708560625070 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708560625071 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708560625071 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708560625071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708560625244 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708560625250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708560626185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708560626517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708560626542 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708560632672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708560632672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708560633192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y22 X21_Y32 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32" {  } { { "loc" "" { Generic "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32"} { { 12 { 0 ""} 11 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708560635108 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708560635108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708560642163 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708560642163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708560642167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.62 " "Total time spent on timing analysis during the Fitter is 1.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708560642406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708560642431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708560643330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708560643331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708560644485 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708560645394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708560646092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6485 " "Peak virtual memory: 6485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708560646884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 03:10:46 2024 " "Processing ended: Thu Feb 22 03:10:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708560646884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708560646884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708560646884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708560646884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708560647856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708560647857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 03:10:47 2024 " "Processing started: Thu Feb 22 03:10:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708560647857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708560647857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FP -c FP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FP -c FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708560647857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708560648096 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708560649073 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708560649149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708560649818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 03:10:49 2024 " "Processing ended: Thu Feb 22 03:10:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708560649818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708560649818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708560649818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708560649818 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708560650411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708560650855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708560650855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 03:10:50 2024 " "Processing started: Thu Feb 22 03:10:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708560650855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708560650855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FP -c FP " "Command: quartus_sta FP -c FP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708560650855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708560650963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708560651145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708560651145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FP.sdc " "Synopsys Design Constraints File file not found: 'FP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708560651420 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708560651426 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560651426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708560651438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560651438 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708560651438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708560651444 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708560651472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708560651479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.314 " "Worst-case setup slack is -11.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.314           -6936.960 clk  " "  -11.314           -6936.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560651491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560651492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2206.506 clk  " "   -3.000           -2206.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560651494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560651494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708560651521 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560651521 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708560651525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708560651542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708560652238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560652350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708560652370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.415 " "Worst-case setup slack is -10.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.415           -6384.715 clk  " "  -10.415           -6384.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560652380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560652382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2200.187 clk  " "   -3.000           -2200.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708560652410 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560652410 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708560652412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560652555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708560652562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.422 " "Worst-case setup slack is -4.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.422           -2283.243 clk  " "   -4.422           -2283.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560652575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708560652576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1600.471 clk  " "   -3.000           -1600.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708560652578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708560652578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708560652605 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708560652605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708560653071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708560653073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708560653101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 03:10:53 2024 " "Processing ended: Thu Feb 22 03:10:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708560653101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708560653101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708560653101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708560653101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708560653753 ""}
