set_property SRC_FILE_INFO {cfile:/home/hardik/Documents/projects/tabla/zynq_zc702_starter_code/vivado/loopback.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc rfile:../vivado/loopback.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:zynq_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
