Mealy FSM:
----------

Given the followng FSM write the SystemVerilog module and testbench

```mermaid
stateDiagram
    S0 --> S0
    S0 --> S1
    S1 --> S1
    S1 --> S2
    S2 --> S1
    S2 --> S0
```
