
Sentio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a024  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800a138  0800a138  0000b138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a60c  0800a60c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a60c  0800a60c  0000b60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a614  0800a614  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a614  0800a614  0000b614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a618  0800a618  0000b618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a61c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  200001d4  0800a7f0  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  0800a7f0  0000c4c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013105  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003316  00000000  00000000  0001f302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001328  00000000  00000000  00022618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eeb  00000000  00000000  00023940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad39  00000000  00000000  0002482b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018b9d  00000000  00000000  0003f564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095c4f  00000000  00000000  00058101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000edd50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064fc  00000000  00000000  000edd94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003c  00000000  00000000  000f4290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a11c 	.word	0x0800a11c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a11c 	.word	0x0800a11c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <MQ4_Init>:

/**
 * @brief MQ-4
 *        AOADC1DO
 */
void MQ4_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    if (hadc1.State == HAL_ADC_STATE_RESET) {
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <MQ4_Init+0x28>)
 8001096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <MQ4_Init+0x10>
        MX_ADC1_Init();
 800109c:	f000 f880 	bl	80011a0 <MX_ADC1_Init>
    }
    if (HAL_ADC_GetState(&hadc1) != HAL_ADC_STATE_READY) {
 80010a0:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MQ4_Init+0x28>)
 80010a2:	f001 fb1f 	bl	80026e4 <HAL_ADC_GetState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d002      	beq.n	80010b2 <MQ4_Init+0x22>
        HAL_ADC_Start(&hadc1);
 80010ac:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <MQ4_Init+0x28>)
 80010ae:	f001 f861 	bl	8002174 <HAL_ADC_Start>
    }
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200001f0 	.word	0x200001f0

080010bc <MQ4_ReadAO>:

/**
 * @brief MQ-4 AO
 * @return V
 */
float MQ4_ReadAO(void) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
    uint32_t adc_val = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
    float voltage = 0.0f;
 80010c6:	f04f 0300 	mov.w	r3, #0
 80010ca:	603b      	str	r3, [r7, #0]

    // ADC
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010cc:	f04f 31ff 	mov.w	r1, #4294967295
 80010d0:	480d      	ldr	r0, [pc, #52]	@ (8001108 <MQ4_ReadAO+0x4c>)
 80010d2:	f001 f8fd 	bl	80022d0 <HAL_ADC_PollForConversion>
    // ADC12ADC0-4095
    adc_val = HAL_ADC_GetValue(&hadc1);
 80010d6:	480c      	ldr	r0, [pc, #48]	@ (8001108 <MQ4_ReadAO+0x4c>)
 80010d8:	f001 fa00 	bl	80024dc <HAL_ADC_GetValue>
 80010dc:	6078      	str	r0, [r7, #4]
    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fdf8 	bl	8000cd4 <__aeabi_ui2f>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4909      	ldr	r1, [pc, #36]	@ (800110c <MQ4_ReadAO+0x50>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fe4b 	bl	8000d84 <__aeabi_fmul>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4907      	ldr	r1, [pc, #28]	@ (8001110 <MQ4_ReadAO+0x54>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fefa 	bl	8000eec <__aeabi_fdiv>
 80010f8:	4603      	mov	r3, r0
 80010fa:	603b      	str	r3, [r7, #0]

    return voltage;
 80010fc:	683b      	ldr	r3, [r7, #0]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001f0 	.word	0x200001f0
 800110c:	40533333 	.word	0x40533333
 8001110:	457ff000 	.word	0x457ff000

08001114 <MQ4_ReadDO>:

/**
 * @brief MQ-4 DO
 * @return 01
 */
uint8_t MQ4_ReadDO(void) {
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
    // PC15GPIO_PinState01
    return HAL_GPIO_ReadPin(MQ4_DO_PORT, MQ4_DO_PIN);
 8001118:	2108      	movs	r1, #8
 800111a:	4803      	ldr	r0, [pc, #12]	@ (8001128 <MQ4_ReadDO+0x14>)
 800111c:	f001 fdf2 	bl	8002d04 <HAL_GPIO_ReadPin>
 8001120:	4603      	mov	r3, r0
}
 8001122:	4618      	mov	r0, r3
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40010800 	.word	0x40010800

0800112c <MQ4_ReadPPM>:

float MQ4_ReadPPM(ADC_HandleTypeDef* hadc) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    uint32_t adc_val = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
    float voltage = 0.0f;
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
    float ppm = 0.0f;
 800113e:	f04f 0300 	mov.w	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]

    // ADC
    HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8001144:	f04f 31ff 	mov.w	r1, #4294967295
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f001 f8c1 	bl	80022d0 <HAL_ADC_PollForConversion>
    // ADC12ADC0-4095
    adc_val = HAL_ADC_GetValue(hadc);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f001 f9c4 	bl	80024dc <HAL_ADC_GetValue>
 8001154:	6178      	str	r0, [r7, #20]
    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 8001156:	6978      	ldr	r0, [r7, #20]
 8001158:	f7ff fdbc 	bl	8000cd4 <__aeabi_ui2f>
 800115c:	4603      	mov	r3, r0
 800115e:	490d      	ldr	r1, [pc, #52]	@ (8001194 <MQ4_ReadPPM+0x68>)
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fe0f 	bl	8000d84 <__aeabi_fmul>
 8001166:	4603      	mov	r3, r0
 8001168:	490b      	ldr	r1, [pc, #44]	@ (8001198 <MQ4_ReadPPM+0x6c>)
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff febe 	bl	8000eec <__aeabi_fdiv>
 8001170:	4603      	mov	r3, r0
 8001172:	613b      	str	r3, [r7, #16]

    // ppm
    // 
    ppm = (voltage / 3.3f) * 10000.0f; // 10000ppm
 8001174:	4907      	ldr	r1, [pc, #28]	@ (8001194 <MQ4_ReadPPM+0x68>)
 8001176:	6938      	ldr	r0, [r7, #16]
 8001178:	f7ff feb8 	bl	8000eec <__aeabi_fdiv>
 800117c:	4603      	mov	r3, r0
 800117e:	4907      	ldr	r1, [pc, #28]	@ (800119c <MQ4_ReadPPM+0x70>)
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fdff 	bl	8000d84 <__aeabi_fmul>
 8001186:	4603      	mov	r3, r0
 8001188:	60fb      	str	r3, [r7, #12]

    return ppm;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40533333 	.word	0x40533333
 8001198:	457ff000 	.word	0x457ff000
 800119c:	461c4000 	.word	0x461c4000

080011a0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011b2:	4a19      	ldr	r2, [pc, #100]	@ (8001218 <MX_ADC1_Init+0x78>)
 80011b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011be:	2201      	movs	r2, #1
 80011c0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011ca:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d0:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011d8:	2201      	movs	r2, #1
 80011da:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011dc:	480d      	ldr	r0, [pc, #52]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011de:	f000 fef1 	bl	8001fc4 <HAL_ADC_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011e8:	f000 fb5b 	bl	80018a2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011ec:	2301      	movs	r3, #1
 80011ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011f0:	2301      	movs	r3, #1
 80011f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_ADC1_Init+0x74>)
 80011fe:	f001 f979 	bl	80024f4 <HAL_ADC_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001208:	f000 fb4b 	bl	80018a2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200001f0 	.word	0x200001f0
 8001218:	40012400 	.word	0x40012400

0800121c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a14      	ldr	r2, [pc, #80]	@ (8001288 <HAL_ADC_MspInit+0x6c>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d121      	bne.n	8001280 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800123c:	4b13      	ldr	r3, [pc, #76]	@ (800128c <HAL_ADC_MspInit+0x70>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a12      	ldr	r2, [pc, #72]	@ (800128c <HAL_ADC_MspInit+0x70>)
 8001242:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b10      	ldr	r3, [pc, #64]	@ (800128c <HAL_ADC_MspInit+0x70>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <HAL_ADC_MspInit+0x70>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a0c      	ldr	r2, [pc, #48]	@ (800128c <HAL_ADC_MspInit+0x70>)
 800125a:	f043 0304 	orr.w	r3, r3, #4
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <HAL_ADC_MspInit+0x70>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800126c:	2306      	movs	r3, #6
 800126e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001270:	2303      	movs	r3, #3
 8001272:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	4619      	mov	r1, r3
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <HAL_ADC_MspInit+0x74>)
 800127c:	f001 fbbe 	bl	80029fc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001280:	bf00      	nop
 8001282:	3720      	adds	r7, #32
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40012400 	.word	0x40012400
 800128c:	40021000 	.word	0x40021000
 8001290:	40010800 	.word	0x40010800

08001294 <AHT20_Send>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Send(uint8_t *data, uint8_t len) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af02      	add	r7, sp, #8
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 80012a0:	78fb      	ldrb	r3, [r7, #3]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	f04f 32ff 	mov.w	r2, #4294967295
 80012a8:	9200      	str	r2, [sp, #0]
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	2170      	movs	r1, #112	@ 0x70
 80012ae:	4803      	ldr	r0, [pc, #12]	@ (80012bc <AHT20_Send+0x28>)
 80012b0:	f001 fe9c 	bl	8002fec <HAL_I2C_Master_Transmit>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000234 	.word	0x20000234

080012c0 <AHT20_Receive>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Receive(uint8_t *data, uint8_t len) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af02      	add	r7, sp, #8
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 80012cc:	78fb      	ldrb	r3, [r7, #3]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295
 80012d4:	9200      	str	r2, [sp, #0]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	2170      	movs	r1, #112	@ 0x70
 80012da:	4803      	ldr	r0, [pc, #12]	@ (80012e8 <AHT20_Receive+0x28>)
 80012dc:	f001 ff84 	bl	80031e8 <HAL_I2C_Master_Receive>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000234 	.word	0x20000234

080012ec <AHT20_Init>:

/**
 * @brief AHT20
 */
void AHT20_Init() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
  uint8_t readBuffer;
  HAL_Delay(40);
 80012f2:	2028      	movs	r0, #40	@ 0x28
 80012f4:	f000 fe42 	bl	8001f7c <HAL_Delay>
  AHT20_Receive(&readBuffer, 1);
 80012f8:	1dfb      	adds	r3, r7, #7
 80012fa:	2101      	movs	r1, #1
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ffdf 	bl	80012c0 <AHT20_Receive>
  if ((readBuffer & 0x08) == 0x00) {
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	2b00      	cmp	r3, #0
 800130a:	d10c      	bne.n	8001326 <AHT20_Init+0x3a>
    uint8_t sendBuffer[3] = {0xBE, 0x08, 0x00};
 800130c:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <AHT20_Init+0x44>)
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	6812      	ldr	r2, [r2, #0]
 8001312:	4611      	mov	r1, r2
 8001314:	8019      	strh	r1, [r3, #0]
 8001316:	3302      	adds	r3, #2
 8001318:	0c12      	lsrs	r2, r2, #16
 800131a:	701a      	strb	r2, [r3, #0]
    AHT20_Send(sendBuffer, 3);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2103      	movs	r1, #3
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ffb7 	bl	8001294 <AHT20_Send>
  }
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	0800a138 	.word	0x0800a138

08001334 <AHT20_Measure>:

/**
 * @brief AHT20
 * @note AHT20_Temperature()AHT20_Humidity()
 */
void AHT20_Measure() {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
  uint8_t sendBuffer[3] = {0xAC, 0x33, 0x00};
 800133a:	4a2d      	ldr	r2, [pc, #180]	@ (80013f0 <AHT20_Measure+0xbc>)
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	4611      	mov	r1, r2
 8001344:	8019      	strh	r1, [r3, #0]
 8001346:	3302      	adds	r3, #2
 8001348:	0c12      	lsrs	r2, r2, #16
 800134a:	701a      	strb	r2, [r3, #0]
  uint8_t readBuffer[6];
  AHT20_Send(sendBuffer, 3);
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2103      	movs	r1, #3
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ff9e 	bl	8001294 <AHT20_Send>
  HAL_Delay(75);
 8001358:	204b      	movs	r0, #75	@ 0x4b
 800135a:	f000 fe0f 	bl	8001f7c <HAL_Delay>
  AHT20_Receive(readBuffer, 6);
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2106      	movs	r1, #6
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ffac 	bl	80012c0 <AHT20_Receive>

  if ((readBuffer[0] & 0x80) == 0x00) {
 8001368:	793b      	ldrb	r3, [r7, #4]
 800136a:	b25b      	sxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	db3a      	blt.n	80013e6 <AHT20_Measure+0xb2>
    float humi, temp;
    #ifdef __CMSIS_GCC_H //__REV()cmsis_gcc.h
    humi = (__REV(*(uint32_t*)readBuffer) & 0x00fffff0) >> 4;
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	613b      	str	r3, [r7, #16]
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	ba1b      	rev	r3, r3
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fca7 	bl	8000cd4 <__aeabi_ui2f>
 8001386:	4603      	mov	r3, r0
 8001388:	61fb      	str	r3, [r7, #28]
    temp = __REV(*(uint32_t*)(readBuffer+2)) & 0x000fffff;
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	3302      	adds	r3, #2
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	ba1b      	rev	r3, r3
 8001396:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fc9a 	bl	8000cd4 <__aeabi_ui2f>
 80013a0:	4603      	mov	r3, r0
 80013a2:	61bb      	str	r3, [r7, #24]
    #else
    humi = ((uint32_t)readBuffer[3] >> 4) + ((uint32_t)readBuffer[2] << 4) + ((uint32_t)readBuffer[1] << 12);
    temp = (((uint32_t)readBuffer[3] & 0x0F) << 16) + (((uint32_t)readBuffer[4]) << 8) + (uint32_t)readBuffer[5];
    #endif
    Humidity = humi * 100 / (1 << 20);
 80013a4:	4913      	ldr	r1, [pc, #76]	@ (80013f4 <AHT20_Measure+0xc0>)
 80013a6:	69f8      	ldr	r0, [r7, #28]
 80013a8:	f7ff fcec 	bl	8000d84 <__aeabi_fmul>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fd9a 	bl	8000eec <__aeabi_fdiv>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <AHT20_Measure+0xc4>)
 80013be:	601a      	str	r2, [r3, #0]
    Temperature = temp * 200 / (1 << 20) - 50;
 80013c0:	490e      	ldr	r1, [pc, #56]	@ (80013fc <AHT20_Measure+0xc8>)
 80013c2:	69b8      	ldr	r0, [r7, #24]
 80013c4:	f7ff fcde 	bl	8000d84 <__aeabi_fmul>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fd8c 	bl	8000eec <__aeabi_fdiv>
 80013d4:	4603      	mov	r3, r0
 80013d6:	490a      	ldr	r1, [pc, #40]	@ (8001400 <AHT20_Measure+0xcc>)
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fbc9 	bl	8000b70 <__aeabi_fsub>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <AHT20_Measure+0xd0>)
 80013e4:	601a      	str	r2, [r3, #0]
  }
}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	0800a13c 	.word	0x0800a13c
 80013f4:	42c80000 	.word	0x42c80000
 80013f8:	20000224 	.word	0x20000224
 80013fc:	43480000 	.word	0x43480000
 8001400:	42480000 	.word	0x42480000
 8001404:	20000220 	.word	0x20000220

08001408 <AHT20_Temperature>:

/**
 * @brief 
 */
float AHT20_Temperature() {
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return Temperature;
 800140c:	4b02      	ldr	r3, [pc, #8]	@ (8001418 <AHT20_Temperature+0x10>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	20000220 	.word	0x20000220

0800141c <AHT20_Humidity>:

/**
 * @brief 
 */
float AHT20_Humidity() {
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return Humidity;
 8001420:	4b02      	ldr	r3, [pc, #8]	@ (800142c <AHT20_Humidity+0x10>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	20000224 	.word	0x20000224

08001430 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001436:	f107 0310 	add.w	r3, r7, #16
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001444:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a23      	ldr	r2, [pc, #140]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 800144a:	f043 0320 	orr.w	r3, r3, #32
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0320 	and.w	r3, r3, #32
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145c:	4b1e      	ldr	r3, [pc, #120]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4a1d      	ldr	r2, [pc, #116]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 8001462:	f043 0304 	orr.w	r3, r3, #4
 8001466:	6193      	str	r3, [r2, #24]
 8001468:	4b1b      	ldr	r3, [pc, #108]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001474:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	4a17      	ldr	r2, [pc, #92]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 800147a:	f043 0308 	orr.w	r3, r3, #8
 800147e:	6193      	str	r3, [r2, #24]
 8001480:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <MX_GPIO_Init+0xa8>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	f003 0308 	and.w	r3, r3, #8
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001492:	4812      	ldr	r0, [pc, #72]	@ (80014dc <MX_GPIO_Init+0xac>)
 8001494:	f001 fc4d 	bl	8002d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001498:	2318      	movs	r3, #24
 800149a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4619      	mov	r1, r3
 80014aa:	480c      	ldr	r0, [pc, #48]	@ (80014dc <MX_GPIO_Init+0xac>)
 80014ac:	f001 faa6 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 80014b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2302      	movs	r3, #2
 80014c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	4619      	mov	r1, r3
 80014c8:	4804      	ldr	r0, [pc, #16]	@ (80014dc <MX_GPIO_Init+0xac>)
 80014ca:	f001 fa97 	bl	80029fc <HAL_GPIO_Init>

}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40010800 	.word	0x40010800

080014e0 <HCSR04_Init>:
volatile int downedge = 0;
volatile float distance = 0.0f;

/* / */
void HCSR04_Init(TIM_HandleTypeDef *htim, uint32_t ch_rise, uint32_t ch_fall)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
    // NULL
    if (htim == NULL) {
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d102      	bne.n	80014f8 <HCSR04_Init+0x18>
        Error_Handler();  // 
 80014f2:	f000 f9d6 	bl	80018a2 <Error_Handler>
        return;
 80014f6:	e00a      	b.n	800150e <HCSR04_Init+0x2e>
    }

    /* / */
    HAL_TIM_Base_Start(htim);
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f003 fab7 	bl	8004a6c <HAL_TIM_Base_Start>
    HAL_TIM_IC_Start_IT(htim, ch_rise);
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f003 fb55 	bl	8004bb0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(htim, ch_fall);
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f003 fb51 	bl	8004bb0 <HAL_TIM_IC_Start_IT>
}
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HCSR04_GetDistance>:

/* 1us */
void HCSR04_GetDistance(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
    // NULL
    if (htim == NULL) {
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d104      	bne.n	800152c <HCSR04_GetDistance+0x18>
        distance = -2.0f;  // 
 8001522:	4b37      	ldr	r3, [pc, #220]	@ (8001600 <HCSR04_GetDistance+0xec>)
 8001524:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8001528:	601a      	str	r2, [r3, #0]
        return;
 800152a:	e066      	b.n	80015fa <HCSR04_GetDistance+0xe6>
    }

    upedge = 0;
 800152c:	4b35      	ldr	r3, [pc, #212]	@ (8001604 <HCSR04_GetDistance+0xf0>)
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
    downedge = 0;
 8001532:	4b35      	ldr	r3, [pc, #212]	@ (8001608 <HCSR04_GetDistance+0xf4>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]

    /*  */
    __HAL_TIM_SET_COUNTER(htim, 0);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* 10us1ms */
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001546:	4831      	ldr	r0, [pc, #196]	@ (800160c <HCSR04_GetDistance+0xf8>)
 8001548:	f001 fbf3 	bl	8002d32 <HAL_GPIO_WritePin>
    // delay_us(10)HAL_Delay
    HAL_Delay(1);  //
 800154c:	2001      	movs	r0, #1
 800154e:	f000 fd15 	bl	8001f7c <HAL_Delay>
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001558:	482c      	ldr	r0, [pc, #176]	@ (800160c <HCSR04_GetDistance+0xf8>)
 800155a:	f001 fbea 	bl	8002d32 <HAL_GPIO_WritePin>

    /* 100ms */
    uint32_t start = HAL_GetTick();
 800155e:	f000 fd03 	bl	8001f68 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]
    while (upedge == 0 && (HAL_GetTick() - start) < 100) { }
 8001564:	bf00      	nop
 8001566:	4b27      	ldr	r3, [pc, #156]	@ (8001604 <HCSR04_GetDistance+0xf0>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d106      	bne.n	800157c <HCSR04_GetDistance+0x68>
 800156e:	f000 fcfb 	bl	8001f68 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b63      	cmp	r3, #99	@ 0x63
 800157a:	d9f4      	bls.n	8001566 <HCSR04_GetDistance+0x52>
    start = HAL_GetTick();
 800157c:	f000 fcf4 	bl	8001f68 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]
    while (downedge == 0 && (HAL_GetTick() - start) < 100) { }
 8001582:	bf00      	nop
 8001584:	4b20      	ldr	r3, [pc, #128]	@ (8001608 <HCSR04_GetDistance+0xf4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d106      	bne.n	800159a <HCSR04_GetDistance+0x86>
 800158c:	f000 fcec 	bl	8001f68 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b63      	cmp	r3, #99	@ 0x63
 8001598:	d9f4      	bls.n	8001584 <HCSR04_GetDistance+0x70>

    if (upedge != 0 && downedge != 0)
 800159a:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <HCSR04_GetDistance+0xf0>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d028      	beq.n	80015f4 <HCSR04_GetDistance+0xe0>
 80015a2:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <HCSR04_GetDistance+0xf4>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d024      	beq.n	80015f4 <HCSR04_GetDistance+0xe0>
    {
        int32_t diff = downedge - upedge;
 80015aa:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <HCSR04_GetDistance+0xf4>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <HCSR04_GetDistance+0xf0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	617b      	str	r3, [r7, #20]
        /*  */
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015bc:	60fb      	str	r3, [r7, #12]
        if (diff < 0) diff += (int32_t)arr + 1;
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	da04      	bge.n	80015ce <HCSR04_GetDistance+0xba>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	4413      	add	r3, r2
 80015cc:	617b      	str	r3, [r7, #20]

        /* 1usdistance_cm = (pulse_us * 0.034) / 2 */
        distance = ((float)diff * 0.034f) / 2.0f;
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f7ff fb84 	bl	8000cdc <__aeabi_i2f>
 80015d4:	4603      	mov	r3, r0
 80015d6:	490e      	ldr	r1, [pc, #56]	@ (8001610 <HCSR04_GetDistance+0xfc>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fbd3 	bl	8000d84 <__aeabi_fmul>
 80015de:	4603      	mov	r3, r0
 80015e0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fc81 	bl	8000eec <__aeabi_fdiv>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b04      	ldr	r3, [pc, #16]	@ (8001600 <HCSR04_GetDistance+0xec>)
 80015f0:	601a      	str	r2, [r3, #0]
    {
 80015f2:	e002      	b.n	80015fa <HCSR04_GetDistance+0xe6>
    }
    else
    {
        distance = -1.0f; /*  */
 80015f4:	4b02      	ldr	r3, [pc, #8]	@ (8001600 <HCSR04_GetDistance+0xec>)
 80015f6:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HCSR04_GetDistance+0x100>)
 80015f8:	601a      	str	r2, [r3, #0]
    }
}
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000230 	.word	0x20000230
 8001604:	20000228 	.word	0x20000228
 8001608:	2000022c 	.word	0x2000022c
 800160c:	40010800 	.word	0x40010800
 8001610:	3d0b4396 	.word	0x3d0b4396
 8001614:	bf800000 	.word	0xbf800000

08001618 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <MX_I2C1_Init+0x50>)
 800161e:	4a13      	ldr	r2, [pc, #76]	@ (800166c <MX_I2C1_Init+0x54>)
 8001620:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001624:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <MX_I2C1_Init+0x58>)
 8001626:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001628:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <MX_I2C1_Init+0x50>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800162e:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001630:	2200      	movs	r2, #0
 8001632:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001634:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001636:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800163a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <MX_I2C1_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <MX_I2C1_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	@ (8001668 <MX_I2C1_Init+0x50>)
 8001656:	f001 fb85 	bl	8002d64 <HAL_I2C_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001660:	f000 f91f 	bl	80018a2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000234 	.word	0x20000234
 800166c:	40005400 	.word	0x40005400
 8001670:	000186a0 	.word	0x000186a0

08001674 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a15      	ldr	r2, [pc, #84]	@ (80016e4 <HAL_I2C_MspInit+0x70>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d123      	bne.n	80016dc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001694:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a13      	ldr	r2, [pc, #76]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 800169a:	f043 0308 	orr.w	r3, r3, #8
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ac:	23c0      	movs	r3, #192	@ 0xc0
 80016ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b0:	2312      	movs	r3, #18
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	4619      	mov	r1, r3
 80016be:	480b      	ldr	r0, [pc, #44]	@ (80016ec <HAL_I2C_MspInit+0x78>)
 80016c0:	f001 f99c 	bl	80029fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c4:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	4a07      	ldr	r2, [pc, #28]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 80016ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016ce:	61d3      	str	r3, [r2, #28]
 80016d0:	4b05      	ldr	r3, [pc, #20]	@ (80016e8 <HAL_I2C_MspInit+0x74>)
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40005400 	.word	0x40005400
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010c00 	.word	0x40010c00

080016f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016f4:	b0ae      	sub	sp, #184	@ 0xb8
 80016f6:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016f8:	f000 fbde 	bl	8001eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016fc:	f000 f878 	bl	80017f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001700:	f7ff fe96 	bl	8001430 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001704:	f7ff fd4c 	bl	80011a0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001708:	f7ff ff86 	bl	8001618 <MX_I2C1_Init>
  MX_SPI1_Init();
 800170c:	f000 f8d0 	bl	80018b0 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001710:	f000 fa74 	bl	8001bfc <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001714:	f000 fb34 	bl	8001d80 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  AHT20_Init();
 8001718:	f7ff fde8 	bl	80012ec <AHT20_Init>
  HCSR04_Init();
 800171c:	f7ff fee0 	bl	80014e0 <HCSR04_Init>
  MQ4_Init();
 8001720:	f7ff fcb6 	bl	8001090 <MQ4_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HCSR04_GetDistance();
 8001724:	f7ff fef6 	bl	8001514 <HCSR04_GetDistance>
    AHT20_Measure();
 8001728:	f7ff fe04 	bl	8001334 <AHT20_Measure>

    float temperature = AHT20_Temperature();
 800172c:	f7ff fe6c 	bl	8001408 <AHT20_Temperature>
 8001730:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    float humidity = AHT20_Humidity();
 8001734:	f7ff fe72 	bl	800141c <AHT20_Humidity>
 8001738:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    float mq4_voltage = MQ4_ReadAO();       // mq4AO
 800173c:	f7ff fcbe 	bl	80010bc <MQ4_ReadAO>
 8001740:	67f8      	str	r0, [r7, #124]	@ 0x7c
    float mq4_ppm = MQ4_ReadPPM(&hadc1);   // ppm
 8001742:	4827      	ldr	r0, [pc, #156]	@ (80017e0 <main+0xf0>)
 8001744:	f7ff fcf2 	bl	800112c <MQ4_ReadPPM>
 8001748:	67b8      	str	r0, [r7, #120]	@ 0x78
    bool mq4_do_state = MQ4_ReadDO();      // mq4DO
 800174a:	f7ff fce3 	bl	8001114 <MQ4_ReadDO>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	bf14      	ite	ne
 8001754:	2301      	movne	r3, #1
 8001756:	2300      	moveq	r3, #0
 8001758:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    uint8_t buffer[100];
    int len = snprintf((char*)buffer, sizeof(buffer),
 800175c:	4b21      	ldr	r3, [pc, #132]	@ (80017e4 <main+0xf4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fe61 	bl	8000428 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800176e:	f7fe fe5b 	bl	8000428 <__aeabi_f2d>
 8001772:	4680      	mov	r8, r0
 8001774:	4689      	mov	r9, r1
 8001776:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800177a:	f7fe fe55 	bl	8000428 <__aeabi_f2d>
 800177e:	4682      	mov	sl, r0
 8001780:	468b      	mov	fp, r1
 8001782:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001784:	f7fe fe50 	bl	8000428 <__aeabi_f2d>
 8001788:	e9c7 0100 	strd	r0, r1, [r7]
 800178c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800178e:	f7fe fe4b 	bl	8000428 <__aeabi_f2d>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	f897 1077 	ldrb.w	r1, [r7, #119]	@ 0x77
 800179a:	f107 000c 	add.w	r0, r7, #12
 800179e:	910a      	str	r1, [sp, #40]	@ 0x28
 80017a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80017a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80017ac:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80017b0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017b4:	e9cd 4500 	strd	r4, r5, [sp]
 80017b8:	4a0b      	ldr	r2, [pc, #44]	@ (80017e8 <main+0xf8>)
 80017ba:	2164      	movs	r1, #100	@ 0x64
 80017bc:	f005 f846 	bl	800684c <sniprintf>
 80017c0:	6738      	str	r0, [r7, #112]	@ 0x70
                       "Distance: %.2f cm, Temp: %.2f C, Humidity: %.2f %%, MQ-4 AO: %.2f V, MQ-4 PPM: %.2f ppm, MQ-4 DO: %d\r\n",
                       distance, temperature, humidity, mq4_voltage, mq4_ppm, mq4_do_state);
    HAL_UART_Transmit(&huart3, buffer, len, HAL_MAX_DELAY);
 80017c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f107 010c 	add.w	r1, r7, #12
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295
 80017ce:	4807      	ldr	r0, [pc, #28]	@ (80017ec <main+0xfc>)
 80017d0:	f003 ff42 	bl	8005658 <HAL_UART_Transmit>

HAL_Delay(500);
 80017d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017d8:	f000 fbd0 	bl	8001f7c <HAL_Delay>
  {
 80017dc:	bf00      	nop
 80017de:	e7a1      	b.n	8001724 <main+0x34>
 80017e0:	200001f0 	.word	0x200001f0
 80017e4:	20000230 	.word	0x20000230
 80017e8:	0800a140 	.word	0x0800a140
 80017ec:	2000032c 	.word	0x2000032c

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b094      	sub	sp, #80	@ 0x50
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017fa:	2228      	movs	r2, #40	@ 0x28
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f005 f8bf 	bl	8006982 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001820:	2301      	movs	r3, #1
 8001822:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001824:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800182a:	2300      	movs	r3, #0
 800182c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800182e:	2301      	movs	r3, #1
 8001830:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001832:	2302      	movs	r3, #2
 8001834:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001836:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800183c:	2300      	movs	r3, #0
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001840:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001844:	4618      	mov	r0, r3
 8001846:	f002 fac1 	bl	8003dcc <HAL_RCC_OscConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001850:	f000 f827 	bl	80018a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001854:	230f      	movs	r3, #15
 8001856:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001864:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001866:	2300      	movs	r3, #0
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	2100      	movs	r1, #0
 8001870:	4618      	mov	r0, r3
 8001872:	f002 fd2d 	bl	80042d0 <HAL_RCC_ClockConfig>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800187c:	f000 f811 	bl	80018a2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001880:	2302      	movs	r3, #2
 8001882:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	4618      	mov	r0, r3
 800188c:	f002 feae 	bl	80045ec <HAL_RCCEx_PeriphCLKConfig>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001896:	f000 f804 	bl	80018a2 <Error_Handler>
  }
}
 800189a:	bf00      	nop
 800189c:	3750      	adds	r7, #80	@ 0x50
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018a6:	b672      	cpsid	i
}
 80018a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018aa:	bf00      	nop
 80018ac:	e7fd      	b.n	80018aa <Error_Handler+0x8>
	...

080018b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018b4:	4b17      	ldr	r3, [pc, #92]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018b6:	4a18      	ldr	r2, [pc, #96]	@ (8001918 <MX_SPI1_Init+0x68>)
 80018b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ba:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018c2:	4b14      	ldr	r3, [pc, #80]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018c8:	4b12      	ldr	r3, [pc, #72]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018f4:	4b07      	ldr	r3, [pc, #28]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <MX_SPI1_Init+0x64>)
 80018fc:	220a      	movs	r2, #10
 80018fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001900:	4804      	ldr	r0, [pc, #16]	@ (8001914 <MX_SPI1_Init+0x64>)
 8001902:	f002 ffdf 	bl	80048c4 <HAL_SPI_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800190c:	f7ff ffc9 	bl	80018a2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000288 	.word	0x20000288
 8001918:	40013000 	.word	0x40013000

0800191c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a1b      	ldr	r2, [pc, #108]	@ (80019a4 <HAL_SPI_MspInit+0x88>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d12f      	bne.n	800199c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800193c:	4b1a      	ldr	r3, [pc, #104]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a19      	ldr	r2, [pc, #100]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 8001942:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a13      	ldr	r2, [pc, #76]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 800195a:	f043 0304 	orr.w	r3, r3, #4
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HAL_SPI_MspInit+0x8c>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0304 	and.w	r3, r3, #4
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800196c:	23a0      	movs	r3, #160	@ 0xa0
 800196e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001974:	2303      	movs	r3, #3
 8001976:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	4619      	mov	r1, r3
 800197e:	480b      	ldr	r0, [pc, #44]	@ (80019ac <HAL_SPI_MspInit+0x90>)
 8001980:	f001 f83c 	bl	80029fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001984:	2340      	movs	r3, #64	@ 0x40
 8001986:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	4619      	mov	r1, r3
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_SPI_MspInit+0x90>)
 8001998:	f001 f830 	bl	80029fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800199c:	bf00      	nop
 800199e:	3720      	adds	r7, #32
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40013000 	.word	0x40013000
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40010800 	.word	0x40010800

080019b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	4a14      	ldr	r2, [pc, #80]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6193      	str	r3, [r2, #24]
 80019c2:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	4a0e      	ldr	r2, [pc, #56]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d8:	61d3      	str	r3, [r2, #28]
 80019da:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <HAL_MspInit+0x5c>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e2:	607b      	str	r3, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a10 <HAL_MspInit+0x60>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <HAL_MspInit+0x60>)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40010000 	.word	0x40010000

08001a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a18:	bf00      	nop
 8001a1a:	e7fd      	b.n	8001a18 <NMI_Handler+0x4>

08001a1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a20:	bf00      	nop
 8001a22:	e7fd      	b.n	8001a20 <HardFault_Handler+0x4>

08001a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a28:	bf00      	nop
 8001a2a:	e7fd      	b.n	8001a28 <MemManage_Handler+0x4>

08001a2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a30:	bf00      	nop
 8001a32:	e7fd      	b.n	8001a30 <BusFault_Handler+0x4>

08001a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <UsageFault_Handler+0x4>

08001a3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr

08001a54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a64:	f000 fa6e 	bl	8001f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return 1;
 8001a70:	2301      	movs	r3, #1
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr

08001a7a <_kill>:

int _kill(int pid, int sig)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a84:	f004 ffd0 	bl	8006a28 <__errno>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2216      	movs	r2, #22
 8001a8c:	601a      	str	r2, [r3, #0]
  return -1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <_exit>:

void _exit (int status)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffe7 	bl	8001a7a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <_exit+0x12>

08001ab0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	e00a      	b.n	8001ad8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ac2:	f3af 8000 	nop.w
 8001ac6:	4601      	mov	r1, r0
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	60ba      	str	r2, [r7, #8]
 8001ace:	b2ca      	uxtb	r2, r1
 8001ad0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	dbf0      	blt.n	8001ac2 <_read+0x12>
  }

  return len;
 8001ae0:	687b      	ldr	r3, [r7, #4]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	e009      	b.n	8001b10 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	60ba      	str	r2, [r7, #8]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	dbf1      	blt.n	8001afc <_write+0x12>
  }
  return len;
 8001b18:	687b      	ldr	r3, [r7, #4]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <_close>:

int _close(int file)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b48:	605a      	str	r2, [r3, #4]
  return 0;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <_isatty>:

int _isatty(int file)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b085      	sub	sp, #20
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
	...

08001b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b8c:	4a14      	ldr	r2, [pc, #80]	@ (8001be0 <_sbrk+0x5c>)
 8001b8e:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <_sbrk+0x60>)
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b98:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d102      	bne.n	8001ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <_sbrk+0x64>)
 8001ba2:	4a12      	ldr	r2, [pc, #72]	@ (8001bec <_sbrk+0x68>)
 8001ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d207      	bcs.n	8001bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb4:	f004 ff38 	bl	8006a28 <__errno>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	220c      	movs	r2, #12
 8001bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc2:	e009      	b.n	8001bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bca:	4b07      	ldr	r3, [pc, #28]	@ (8001be8 <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <_sbrk+0x64>)
 8001bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20005000 	.word	0x20005000
 8001be4:	00000400 	.word	0x00000400
 8001be8:	200002e0 	.word	0x200002e0
 8001bec:	200004c8 	.word	0x200004c8

08001bf0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	@ 0x28
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c02:	f107 0318 	add.w	r3, r7, #24
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c26:	4b34      	ldr	r3, [pc, #208]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c28:	4a34      	ldr	r2, [pc, #208]	@ (8001cfc <MX_TIM1_Init+0x100>)
 8001c2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001c2c:	4b32      	ldr	r3, [pc, #200]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c2e:	2247      	movs	r2, #71	@ 0x47
 8001c30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c32:	4b31      	ldr	r3, [pc, #196]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c38:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c40:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c46:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c52:	4829      	ldr	r0, [pc, #164]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c54:	f002 feba 	bl	80049cc <HAL_TIM_Base_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001c5e:	f7ff fe20 	bl	80018a2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c66:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c68:	f107 0318 	add.w	r3, r7, #24
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4822      	ldr	r0, [pc, #136]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c70:	f003 f946 	bl	8004f00 <HAL_TIM_ConfigClockSource>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001c7a:	f7ff fe12 	bl	80018a2 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001c7e:	481e      	ldr	r0, [pc, #120]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c80:	f002 ff3e 	bl	8004b00 <HAL_TIM_IC_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001c8a:	f7ff fe0a 	bl	80018a2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4816      	ldr	r0, [pc, #88]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001c9e:	f003 fc2d 	bl	80054fc <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001ca8:	f7ff fdfb 	bl	80018a2 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001cac:	2300      	movs	r3, #0
 8001cae:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	2208      	movs	r2, #8
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480d      	ldr	r0, [pc, #52]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001cc4:	f003 f880 	bl	8004dc8 <HAL_TIM_IC_ConfigChannel>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001cce:	f7ff fde8 	bl	80018a2 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001cda:	463b      	mov	r3, r7
 8001cdc:	220c      	movs	r2, #12
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <MX_TIM1_Init+0xfc>)
 8001ce2:	f003 f871 	bl	8004dc8 <HAL_TIM_IC_ConfigChannel>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001cec:	f7ff fdd9 	bl	80018a2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	@ 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200002e4 	.word	0x200002e4
 8001cfc:	40012c00 	.word	0x40012c00

08001d00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a16      	ldr	r2, [pc, #88]	@ (8001d74 <HAL_TIM_Base_MspInit+0x74>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d124      	bne.n	8001d6a <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d20:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a14      	ldr	r2, [pc, #80]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d26:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d38:	4b0f      	ldr	r3, [pc, #60]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	6193      	str	r3, [r2, #24]
 8001d44:	4b0c      	ldr	r3, [pc, #48]	@ (8001d78 <HAL_TIM_Base_MspInit+0x78>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	4619      	mov	r1, r3
 8001d64:	4805      	ldr	r0, [pc, #20]	@ (8001d7c <HAL_TIM_Base_MspInit+0x7c>)
 8001d66:	f000 fe49 	bl	80029fc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001d6a:	bf00      	nop
 8001d6c:	3720      	adds	r7, #32
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40012c00 	.word	0x40012c00
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40010800 	.word	0x40010800

08001d80 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d84:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d86:	4a12      	ldr	r2, [pc, #72]	@ (8001dd0 <MX_USART3_UART_Init+0x50>)
 8001d88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001d8a:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d8c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d98:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001da6:	220c      	movs	r2, #12
 8001da8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001daa:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001db6:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001db8:	f003 fbfe 	bl	80055b8 <HAL_UART_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001dc2:	f7ff fd6e 	bl	80018a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	2000032c 	.word	0x2000032c
 8001dd0:	40004800 	.word	0x40004800

08001dd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0310 	add.w	r3, r7, #16
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a1c      	ldr	r2, [pc, #112]	@ (8001e60 <HAL_UART_MspInit+0x8c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d131      	bne.n	8001e58 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001df4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001dfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dfe:	61d3      	str	r3, [r2, #28]
 8001e00:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0c:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001e12:	f043 0308 	orr.w	r3, r3, #8
 8001e16:	6193      	str	r3, [r2, #24]
 8001e18:	4b12      	ldr	r3, [pc, #72]	@ (8001e64 <HAL_UART_MspInit+0x90>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e32:	f107 0310 	add.w	r3, r7, #16
 8001e36:	4619      	mov	r1, r3
 8001e38:	480b      	ldr	r0, [pc, #44]	@ (8001e68 <HAL_UART_MspInit+0x94>)
 8001e3a:	f000 fddf 	bl	80029fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	4619      	mov	r1, r3
 8001e52:	4805      	ldr	r0, [pc, #20]	@ (8001e68 <HAL_UART_MspInit+0x94>)
 8001e54:	f000 fdd2 	bl	80029fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e58:	bf00      	nop
 8001e5a:	3720      	adds	r7, #32
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40004800 	.word	0x40004800
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010c00 	.word	0x40010c00

08001e6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e6c:	f7ff fec0 	bl	8001bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e70:	480b      	ldr	r0, [pc, #44]	@ (8001ea0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e72:	490c      	ldr	r1, [pc, #48]	@ (8001ea4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e74:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e78:	e002      	b.n	8001e80 <LoopCopyDataInit>

08001e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e7e:	3304      	adds	r3, #4

08001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e84:	d3f9      	bcc.n	8001e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e86:	4a09      	ldr	r2, [pc, #36]	@ (8001eac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e88:	4c09      	ldr	r4, [pc, #36]	@ (8001eb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e8c:	e001      	b.n	8001e92 <LoopFillZerobss>

08001e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e90:	3204      	adds	r2, #4

08001e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e94:	d3fb      	bcc.n	8001e8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e96:	f004 fdcd 	bl	8006a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e9a:	f7ff fc29 	bl	80016f0 <main>
  bx lr
 8001e9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ea4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ea8:	0800a61c 	.word	0x0800a61c
  ldr r2, =_sbss
 8001eac:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001eb0:	200004c4 	.word	0x200004c4

08001eb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001eb4:	e7fe      	b.n	8001eb4 <ADC1_2_IRQHandler>
	...

08001eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ebc:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <HAL_Init+0x28>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a07      	ldr	r2, [pc, #28]	@ (8001ee0 <HAL_Init+0x28>)
 8001ec2:	f043 0310 	orr.w	r3, r3, #16
 8001ec6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f000 fd63 	bl	8002994 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ece:	200f      	movs	r0, #15
 8001ed0:	f000 f808 	bl	8001ee4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed4:	f7ff fd6c 	bl	80019b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40022000 	.word	0x40022000

08001ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eec:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <HAL_InitTick+0x54>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <HAL_InitTick+0x58>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f02:	4618      	mov	r0, r3
 8001f04:	f000 fd6d 	bl	80029e2 <HAL_SYSTICK_Config>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00e      	b.n	8001f30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b0f      	cmp	r3, #15
 8001f16:	d80a      	bhi.n	8001f2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f20:	f000 fd43 	bl	80029aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f24:	4a06      	ldr	r2, [pc, #24]	@ (8001f40 <HAL_InitTick+0x5c>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e000      	b.n	8001f30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	20000008 	.word	0x20000008
 8001f40:	20000004 	.word	0x20000004

08001f44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <HAL_IncTick+0x1c>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	4a03      	ldr	r2, [pc, #12]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f56:	6013      	str	r3, [r2, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000008 	.word	0x20000008
 8001f64:	20000374 	.word	0x20000374

08001f68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f6c:	4b02      	ldr	r3, [pc, #8]	@ (8001f78 <HAL_GetTick+0x10>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr
 8001f78:	20000374 	.word	0x20000374

08001f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f84:	f7ff fff0 	bl	8001f68 <HAL_GetTick>
 8001f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d005      	beq.n	8001fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f96:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <HAL_Delay+0x44>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fa2:	bf00      	nop
 8001fa4:	f7ff ffe0 	bl	8001f68 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d8f7      	bhi.n	8001fa4 <HAL_Delay+0x28>
  {
  }
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000008 	.word	0x20000008

08001fc4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e0be      	b.n	8002164 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d109      	bne.n	8002008 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff f90a 	bl	800121c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 fbd1 	bl	80027b0 <ADC_ConversionStop_Disable>
 800200e:	4603      	mov	r3, r0
 8002010:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002016:	f003 0310 	and.w	r3, r3, #16
 800201a:	2b00      	cmp	r3, #0
 800201c:	f040 8099 	bne.w	8002152 <HAL_ADC_Init+0x18e>
 8002020:	7dfb      	ldrb	r3, [r7, #23]
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 8095 	bne.w	8002152 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002030:	f023 0302 	bic.w	r3, r3, #2
 8002034:	f043 0202 	orr.w	r2, r3, #2
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002044:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	7b1b      	ldrb	r3, [r3, #12]
 800204a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800204c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	4313      	orrs	r3, r2
 8002052:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800205c:	d003      	beq.n	8002066 <HAL_ADC_Init+0xa2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d102      	bne.n	800206c <HAL_ADC_Init+0xa8>
 8002066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800206a:	e000      	b.n	800206e <HAL_ADC_Init+0xaa>
 800206c:	2300      	movs	r3, #0
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7d1b      	ldrb	r3, [r3, #20]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d119      	bne.n	80020b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7b1b      	ldrb	r3, [r3, #12]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d109      	bne.n	8002098 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	3b01      	subs	r3, #1
 800208a:	035a      	lsls	r2, r3, #13
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	e00b      	b.n	80020b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209c:	f043 0220 	orr.w	r2, r3, #32
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a8:	f043 0201 	orr.w	r2, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	4b28      	ldr	r3, [pc, #160]	@ (800216c <HAL_ADC_Init+0x1a8>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6812      	ldr	r2, [r2, #0]
 80020d2:	68b9      	ldr	r1, [r7, #8]
 80020d4:	430b      	orrs	r3, r1
 80020d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020e0:	d003      	beq.n	80020ea <HAL_ADC_Init+0x126>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d104      	bne.n	80020f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	051b      	lsls	r3, r3, #20
 80020f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	430a      	orrs	r2, r1
 8002106:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	4b18      	ldr	r3, [pc, #96]	@ (8002170 <HAL_ADC_Init+0x1ac>)
 8002110:	4013      	ands	r3, r2
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	429a      	cmp	r2, r3
 8002116:	d10b      	bne.n	8002130 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	f023 0303 	bic.w	r3, r3, #3
 8002126:	f043 0201 	orr.w	r2, r3, #1
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800212e:	e018      	b.n	8002162 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002134:	f023 0312 	bic.w	r3, r3, #18
 8002138:	f043 0210 	orr.w	r2, r3, #16
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002150:	e007      	b.n	8002162 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002156:	f043 0210 	orr.w	r2, r3, #16
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002162:	7dfb      	ldrb	r3, [r7, #23]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	ffe1f7fd 	.word	0xffe1f7fd
 8002170:	ff1f0efe 	.word	0xff1f0efe

08002174 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_ADC_Start+0x1a>
 800218a:	2302      	movs	r3, #2
 800218c:	e098      	b.n	80022c0 <HAL_ADC_Start+0x14c>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 fab0 	bl	80026fc <ADC_Enable>
 800219c:	4603      	mov	r3, r0
 800219e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f040 8087 	bne.w	80022b6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021b0:	f023 0301 	bic.w	r3, r3, #1
 80021b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a41      	ldr	r2, [pc, #260]	@ (80022c8 <HAL_ADC_Start+0x154>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d105      	bne.n	80021d2 <HAL_ADC_Start+0x5e>
 80021c6:	4b41      	ldr	r3, [pc, #260]	@ (80022cc <HAL_ADC_Start+0x158>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d115      	bne.n	80021fe <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d026      	beq.n	800223a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021fc:	e01d      	b.n	800223a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002202:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a2f      	ldr	r2, [pc, #188]	@ (80022cc <HAL_ADC_Start+0x158>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d004      	beq.n	800221e <HAL_ADC_Start+0xaa>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a2b      	ldr	r2, [pc, #172]	@ (80022c8 <HAL_ADC_Start+0x154>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d10d      	bne.n	800223a <HAL_ADC_Start+0xc6>
 800221e:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <HAL_ADC_Start+0x158>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002226:	2b00      	cmp	r3, #0
 8002228:	d007      	beq.n	800223a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002232:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d006      	beq.n	8002254 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800224a:	f023 0206 	bic.w	r2, r3, #6
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002252:	e002      	b.n	800225a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f06f 0202 	mvn.w	r2, #2
 800226a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002276:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800227a:	d113      	bne.n	80022a4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002280:	4a11      	ldr	r2, [pc, #68]	@ (80022c8 <HAL_ADC_Start+0x154>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d105      	bne.n	8002292 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002286:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <HAL_ADC_Start+0x158>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800228e:	2b00      	cmp	r3, #0
 8002290:	d108      	bne.n	80022a4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	e00c      	b.n	80022be <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689a      	ldr	r2, [r3, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	e003      	b.n	80022be <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40012800 	.word	0x40012800
 80022cc:	40012400 	.word	0x40012400

080022d0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80022d0:	b590      	push	{r4, r7, lr}
 80022d2:	b087      	sub	sp, #28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80022e6:	f7ff fe3f 	bl	8001f68 <HAL_GetTick>
 80022ea:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022fe:	f043 0220 	orr.w	r2, r3, #32
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0d3      	b.n	80024ba <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d131      	bne.n	8002384 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002326:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800232a:	2b00      	cmp	r3, #0
 800232c:	d12a      	bne.n	8002384 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800232e:	e021      	b.n	8002374 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002336:	d01d      	beq.n	8002374 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d007      	beq.n	800234e <HAL_ADC_PollForConversion+0x7e>
 800233e:	f7ff fe13 	bl	8001f68 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d212      	bcs.n	8002374 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10b      	bne.n	8002374 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002360:	f043 0204 	orr.w	r2, r3, #4
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e0a2      	b.n	80024ba <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0d6      	beq.n	8002330 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002382:	e070      	b.n	8002466 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002384:	4b4f      	ldr	r3, [pc, #316]	@ (80024c4 <HAL_ADC_PollForConversion+0x1f4>)
 8002386:	681c      	ldr	r4, [r3, #0]
 8002388:	2002      	movs	r0, #2
 800238a:	f002 f9e5 	bl	8004758 <HAL_RCCEx_GetPeriphCLKFreq>
 800238e:	4603      	mov	r3, r0
 8002390:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6919      	ldr	r1, [r3, #16]
 800239a:	4b4b      	ldr	r3, [pc, #300]	@ (80024c8 <HAL_ADC_PollForConversion+0x1f8>)
 800239c:	400b      	ands	r3, r1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d118      	bne.n	80023d4 <HAL_ADC_PollForConversion+0x104>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68d9      	ldr	r1, [r3, #12]
 80023a8:	4b48      	ldr	r3, [pc, #288]	@ (80024cc <HAL_ADC_PollForConversion+0x1fc>)
 80023aa:	400b      	ands	r3, r1
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d111      	bne.n	80023d4 <HAL_ADC_PollForConversion+0x104>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6919      	ldr	r1, [r3, #16]
 80023b6:	4b46      	ldr	r3, [pc, #280]	@ (80024d0 <HAL_ADC_PollForConversion+0x200>)
 80023b8:	400b      	ands	r3, r1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d108      	bne.n	80023d0 <HAL_ADC_PollForConversion+0x100>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68d9      	ldr	r1, [r3, #12]
 80023c4:	4b43      	ldr	r3, [pc, #268]	@ (80024d4 <HAL_ADC_PollForConversion+0x204>)
 80023c6:	400b      	ands	r3, r1
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_ADC_PollForConversion+0x100>
 80023cc:	2314      	movs	r3, #20
 80023ce:	e020      	b.n	8002412 <HAL_ADC_PollForConversion+0x142>
 80023d0:	2329      	movs	r3, #41	@ 0x29
 80023d2:	e01e      	b.n	8002412 <HAL_ADC_PollForConversion+0x142>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6919      	ldr	r1, [r3, #16]
 80023da:	4b3d      	ldr	r3, [pc, #244]	@ (80024d0 <HAL_ADC_PollForConversion+0x200>)
 80023dc:	400b      	ands	r3, r1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_ADC_PollForConversion+0x120>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68d9      	ldr	r1, [r3, #12]
 80023e8:	4b3a      	ldr	r3, [pc, #232]	@ (80024d4 <HAL_ADC_PollForConversion+0x204>)
 80023ea:	400b      	ands	r3, r1
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00d      	beq.n	800240c <HAL_ADC_PollForConversion+0x13c>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6919      	ldr	r1, [r3, #16]
 80023f6:	4b38      	ldr	r3, [pc, #224]	@ (80024d8 <HAL_ADC_PollForConversion+0x208>)
 80023f8:	400b      	ands	r3, r1
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d108      	bne.n	8002410 <HAL_ADC_PollForConversion+0x140>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68d9      	ldr	r1, [r3, #12]
 8002404:	4b34      	ldr	r3, [pc, #208]	@ (80024d8 <HAL_ADC_PollForConversion+0x208>)
 8002406:	400b      	ands	r3, r1
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_ADC_PollForConversion+0x140>
 800240c:	2354      	movs	r3, #84	@ 0x54
 800240e:	e000      	b.n	8002412 <HAL_ADC_PollForConversion+0x142>
 8002410:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002412:	fb02 f303 	mul.w	r3, r2, r3
 8002416:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002418:	e021      	b.n	800245e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002420:	d01a      	beq.n	8002458 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d007      	beq.n	8002438 <HAL_ADC_PollForConversion+0x168>
 8002428:	f7ff fd9e 	bl	8001f68 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d20f      	bcs.n	8002458 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	429a      	cmp	r2, r3
 800243e:	d90b      	bls.n	8002458 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002444:	f043 0204 	orr.w	r2, r3, #4
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e030      	b.n	80024ba <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3301      	adds	r3, #1
 800245c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	429a      	cmp	r2, r3
 8002464:	d8d9      	bhi.n	800241a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f06f 0212 	mvn.w	r2, #18
 800246e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002474:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002486:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800248a:	d115      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002490:	2b00      	cmp	r3, #0
 8002492:	d111      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d105      	bne.n	80024b8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b0:	f043 0201 	orr.w	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	371c      	adds	r7, #28
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000000 	.word	0x20000000
 80024c8:	24924924 	.word	0x24924924
 80024cc:	00924924 	.word	0x00924924
 80024d0:	12492492 	.word	0x12492492
 80024d4:	00492492 	.word	0x00492492
 80024d8:	00249249 	.word	0x00249249

080024dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x20>
 8002510:	2302      	movs	r3, #2
 8002512:	e0dc      	b.n	80026ce <HAL_ADC_ConfigChannel+0x1da>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b06      	cmp	r3, #6
 8002522:	d81c      	bhi.n	800255e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	4613      	mov	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4413      	add	r3, r2
 8002534:	3b05      	subs	r3, #5
 8002536:	221f      	movs	r2, #31
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	4019      	ands	r1, r3
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6818      	ldr	r0, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	3b05      	subs	r3, #5
 8002550:	fa00 f203 	lsl.w	r2, r0, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	635a      	str	r2, [r3, #52]	@ 0x34
 800255c:	e03c      	b.n	80025d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b0c      	cmp	r3, #12
 8002564:	d81c      	bhi.n	80025a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	3b23      	subs	r3, #35	@ 0x23
 8002578:	221f      	movs	r2, #31
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	4019      	ands	r1, r3
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	3b23      	subs	r3, #35	@ 0x23
 8002592:	fa00 f203 	lsl.w	r2, r0, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	631a      	str	r2, [r3, #48]	@ 0x30
 800259e:	e01b      	b.n	80025d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	3b41      	subs	r3, #65	@ 0x41
 80025b2:	221f      	movs	r2, #31
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	4019      	ands	r1, r3
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	6818      	ldr	r0, [r3, #0]
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685a      	ldr	r2, [r3, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	3b41      	subs	r3, #65	@ 0x41
 80025cc:	fa00 f203 	lsl.w	r2, r0, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b09      	cmp	r3, #9
 80025de:	d91c      	bls.n	800261a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68d9      	ldr	r1, [r3, #12]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4613      	mov	r3, r2
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	4413      	add	r3, r2
 80025f0:	3b1e      	subs	r3, #30
 80025f2:	2207      	movs	r2, #7
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	4019      	ands	r1, r3
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6898      	ldr	r0, [r3, #8]
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	3b1e      	subs	r3, #30
 800260c:	fa00 f203 	lsl.w	r2, r0, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	60da      	str	r2, [r3, #12]
 8002618:	e019      	b.n	800264e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6919      	ldr	r1, [r3, #16]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4613      	mov	r3, r2
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4413      	add	r3, r2
 800262a:	2207      	movs	r2, #7
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	4019      	ands	r1, r3
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	6898      	ldr	r0, [r3, #8]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	fa00 f203 	lsl.w	r2, r0, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b10      	cmp	r3, #16
 8002654:	d003      	beq.n	800265e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800265a:	2b11      	cmp	r3, #17
 800265c:	d132      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d125      	bne.n	80026b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d126      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002684:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b10      	cmp	r3, #16
 800268c:	d11a      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800268e:	4b13      	ldr	r3, [pc, #76]	@ (80026dc <HAL_ADC_ConfigChannel+0x1e8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a13      	ldr	r2, [pc, #76]	@ (80026e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002694:	fba2 2303 	umull	r2, r3, r2, r3
 8002698:	0c9a      	lsrs	r2, r3, #18
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026a4:	e002      	b.n	80026ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	3b01      	subs	r3, #1
 80026aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f9      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x1b2>
 80026b2:	e007      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3714      	adds	r7, #20
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr
 80026d8:	40012400 	.word	0x40012400
 80026dc:	20000000 	.word	0x20000000
 80026e0:	431bde83 	.word	0x431bde83

080026e4 <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr
	...

080026fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b01      	cmp	r3, #1
 8002718:	d040      	beq.n	800279c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0201 	orr.w	r2, r2, #1
 8002728:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800272a:	4b1f      	ldr	r3, [pc, #124]	@ (80027a8 <ADC_Enable+0xac>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <ADC_Enable+0xb0>)
 8002730:	fba2 2303 	umull	r2, r3, r2, r3
 8002734:	0c9b      	lsrs	r3, r3, #18
 8002736:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002738:	e002      	b.n	8002740 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	3b01      	subs	r3, #1
 800273e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f9      	bne.n	800273a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002746:	f7ff fc0f 	bl	8001f68 <HAL_GetTick>
 800274a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800274c:	e01f      	b.n	800278e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800274e:	f7ff fc0b 	bl	8001f68 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d918      	bls.n	800278e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d011      	beq.n	800278e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276e:	f043 0210 	orr.w	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	f043 0201 	orr.w	r2, r3, #1
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e007      	b.n	800279e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	d1d8      	bne.n	800274e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000000 	.word	0x20000000
 80027ac:	431bde83 	.word	0x431bde83

080027b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d12e      	bne.n	8002828 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0201 	bic.w	r2, r2, #1
 80027d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027da:	f7ff fbc5 	bl	8001f68 <HAL_GetTick>
 80027de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027e0:	e01b      	b.n	800281a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80027e2:	f7ff fbc1 	bl	8001f68 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d914      	bls.n	800281a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d10d      	bne.n	800281a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002802:	f043 0210 	orr.w	r2, r3, #16
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	f043 0201 	orr.w	r2, r3, #1
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e007      	b.n	800282a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b01      	cmp	r3, #1
 8002826:	d0dc      	beq.n	80027e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	6039      	str	r1, [r7, #0]
 80028a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	db0a      	blt.n	80028c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	490c      	ldr	r1, [pc, #48]	@ (80028e4 <__NVIC_SetPriority+0x4c>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	0112      	lsls	r2, r2, #4
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	440b      	add	r3, r1
 80028bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c0:	e00a      	b.n	80028d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	4908      	ldr	r1, [pc, #32]	@ (80028e8 <__NVIC_SetPriority+0x50>)
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	3b04      	subs	r3, #4
 80028d0:	0112      	lsls	r2, r2, #4
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	440b      	add	r3, r1
 80028d6:	761a      	strb	r2, [r3, #24]
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	bc80      	pop	{r7}
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e000e100 	.word	0xe000e100
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b089      	sub	sp, #36	@ 0x24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f1c3 0307 	rsb	r3, r3, #7
 8002906:	2b04      	cmp	r3, #4
 8002908:	bf28      	it	cs
 800290a:	2304      	movcs	r3, #4
 800290c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3304      	adds	r3, #4
 8002912:	2b06      	cmp	r3, #6
 8002914:	d902      	bls.n	800291c <NVIC_EncodePriority+0x30>
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3b03      	subs	r3, #3
 800291a:	e000      	b.n	800291e <NVIC_EncodePriority+0x32>
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	f04f 32ff 	mov.w	r2, #4294967295
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43da      	mvns	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	401a      	ands	r2, r3
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002934:	f04f 31ff 	mov.w	r1, #4294967295
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	fa01 f303 	lsl.w	r3, r1, r3
 800293e:	43d9      	mvns	r1, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002944:	4313      	orrs	r3, r2
         );
}
 8002946:	4618      	mov	r0, r3
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3b01      	subs	r3, #1
 800295c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002960:	d301      	bcc.n	8002966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002962:	2301      	movs	r3, #1
 8002964:	e00f      	b.n	8002986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <SysTick_Config+0x40>)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3b01      	subs	r3, #1
 800296c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800296e:	210f      	movs	r1, #15
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f7ff ff90 	bl	8002898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <SysTick_Config+0x40>)
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800297e:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <SysTick_Config+0x40>)
 8002980:	2207      	movs	r2, #7
 8002982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	e000e010 	.word	0xe000e010

08002994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff ff49 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 80029a2:	bf00      	nop
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b086      	sub	sp, #24
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	4603      	mov	r3, r0
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
 80029b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029bc:	f7ff ff5e 	bl	800287c <__NVIC_GetPriorityGrouping>
 80029c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	6978      	ldr	r0, [r7, #20]
 80029c8:	f7ff ff90 	bl	80028ec <NVIC_EncodePriority>
 80029cc:	4602      	mov	r2, r0
 80029ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff5f 	bl	8002898 <__NVIC_SetPriority>
}
 80029da:	bf00      	nop
 80029dc:	3718      	adds	r7, #24
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7ff ffb0 	bl	8002950 <SysTick_Config>
 80029f0:	4603      	mov	r3, r0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b08b      	sub	sp, #44	@ 0x2c
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a06:	2300      	movs	r3, #0
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a0e:	e169      	b.n	8002ce4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a10:	2201      	movs	r2, #1
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	f040 8158 	bne.w	8002cde <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4a9a      	ldr	r2, [pc, #616]	@ (8002c9c <HAL_GPIO_Init+0x2a0>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d05e      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
 8002a38:	4a98      	ldr	r2, [pc, #608]	@ (8002c9c <HAL_GPIO_Init+0x2a0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d875      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a3e:	4a98      	ldr	r2, [pc, #608]	@ (8002ca0 <HAL_GPIO_Init+0x2a4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d058      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
 8002a44:	4a96      	ldr	r2, [pc, #600]	@ (8002ca0 <HAL_GPIO_Init+0x2a4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d86f      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a4a:	4a96      	ldr	r2, [pc, #600]	@ (8002ca4 <HAL_GPIO_Init+0x2a8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d052      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
 8002a50:	4a94      	ldr	r2, [pc, #592]	@ (8002ca4 <HAL_GPIO_Init+0x2a8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d869      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a56:	4a94      	ldr	r2, [pc, #592]	@ (8002ca8 <HAL_GPIO_Init+0x2ac>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d04c      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
 8002a5c:	4a92      	ldr	r2, [pc, #584]	@ (8002ca8 <HAL_GPIO_Init+0x2ac>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d863      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a62:	4a92      	ldr	r2, [pc, #584]	@ (8002cac <HAL_GPIO_Init+0x2b0>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d046      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
 8002a68:	4a90      	ldr	r2, [pc, #576]	@ (8002cac <HAL_GPIO_Init+0x2b0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d85d      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a6e:	2b12      	cmp	r3, #18
 8002a70:	d82a      	bhi.n	8002ac8 <HAL_GPIO_Init+0xcc>
 8002a72:	2b12      	cmp	r3, #18
 8002a74:	d859      	bhi.n	8002b2a <HAL_GPIO_Init+0x12e>
 8002a76:	a201      	add	r2, pc, #4	@ (adr r2, 8002a7c <HAL_GPIO_Init+0x80>)
 8002a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7c:	08002af7 	.word	0x08002af7
 8002a80:	08002ad1 	.word	0x08002ad1
 8002a84:	08002ae3 	.word	0x08002ae3
 8002a88:	08002b25 	.word	0x08002b25
 8002a8c:	08002b2b 	.word	0x08002b2b
 8002a90:	08002b2b 	.word	0x08002b2b
 8002a94:	08002b2b 	.word	0x08002b2b
 8002a98:	08002b2b 	.word	0x08002b2b
 8002a9c:	08002b2b 	.word	0x08002b2b
 8002aa0:	08002b2b 	.word	0x08002b2b
 8002aa4:	08002b2b 	.word	0x08002b2b
 8002aa8:	08002b2b 	.word	0x08002b2b
 8002aac:	08002b2b 	.word	0x08002b2b
 8002ab0:	08002b2b 	.word	0x08002b2b
 8002ab4:	08002b2b 	.word	0x08002b2b
 8002ab8:	08002b2b 	.word	0x08002b2b
 8002abc:	08002b2b 	.word	0x08002b2b
 8002ac0:	08002ad9 	.word	0x08002ad9
 8002ac4:	08002aed 	.word	0x08002aed
 8002ac8:	4a79      	ldr	r2, [pc, #484]	@ (8002cb0 <HAL_GPIO_Init+0x2b4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d013      	beq.n	8002af6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ace:	e02c      	b.n	8002b2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	623b      	str	r3, [r7, #32]
          break;
 8002ad6:	e029      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	3304      	adds	r3, #4
 8002ade:	623b      	str	r3, [r7, #32]
          break;
 8002ae0:	e024      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	3308      	adds	r3, #8
 8002ae8:	623b      	str	r3, [r7, #32]
          break;
 8002aea:	e01f      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	330c      	adds	r3, #12
 8002af2:	623b      	str	r3, [r7, #32]
          break;
 8002af4:	e01a      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d102      	bne.n	8002b04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002afe:	2304      	movs	r3, #4
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e013      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d105      	bne.n	8002b18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b0c:	2308      	movs	r3, #8
 8002b0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	611a      	str	r2, [r3, #16]
          break;
 8002b16:	e009      	b.n	8002b2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	615a      	str	r2, [r3, #20]
          break;
 8002b22:	e003      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b24:	2300      	movs	r3, #0
 8002b26:	623b      	str	r3, [r7, #32]
          break;
 8002b28:	e000      	b.n	8002b2c <HAL_GPIO_Init+0x130>
          break;
 8002b2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2bff      	cmp	r3, #255	@ 0xff
 8002b30:	d801      	bhi.n	8002b36 <HAL_GPIO_Init+0x13a>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	e001      	b.n	8002b3a <HAL_GPIO_Init+0x13e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	2bff      	cmp	r3, #255	@ 0xff
 8002b40:	d802      	bhi.n	8002b48 <HAL_GPIO_Init+0x14c>
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	e002      	b.n	8002b4e <HAL_GPIO_Init+0x152>
 8002b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4a:	3b08      	subs	r3, #8
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	210f      	movs	r1, #15
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	401a      	ands	r2, r3
 8002b60:	6a39      	ldr	r1, [r7, #32]
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	fa01 f303 	lsl.w	r3, r1, r3
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 80b1 	beq.w	8002cde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b7c:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb4 <HAL_GPIO_Init+0x2b8>)
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	4a4c      	ldr	r2, [pc, #304]	@ (8002cb4 <HAL_GPIO_Init+0x2b8>)
 8002b82:	f043 0301 	orr.w	r3, r3, #1
 8002b86:	6193      	str	r3, [r2, #24]
 8002b88:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb4 <HAL_GPIO_Init+0x2b8>)
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b94:	4a48      	ldr	r2, [pc, #288]	@ (8002cb8 <HAL_GPIO_Init+0x2bc>)
 8002b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	3302      	adds	r3, #2
 8002b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	220f      	movs	r2, #15
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a40      	ldr	r2, [pc, #256]	@ (8002cbc <HAL_GPIO_Init+0x2c0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d013      	beq.n	8002be8 <HAL_GPIO_Init+0x1ec>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8002cc0 <HAL_GPIO_Init+0x2c4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d00d      	beq.n	8002be4 <HAL_GPIO_Init+0x1e8>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a3e      	ldr	r2, [pc, #248]	@ (8002cc4 <HAL_GPIO_Init+0x2c8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d007      	beq.n	8002be0 <HAL_GPIO_Init+0x1e4>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a3d      	ldr	r2, [pc, #244]	@ (8002cc8 <HAL_GPIO_Init+0x2cc>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d101      	bne.n	8002bdc <HAL_GPIO_Init+0x1e0>
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e006      	b.n	8002bea <HAL_GPIO_Init+0x1ee>
 8002bdc:	2304      	movs	r3, #4
 8002bde:	e004      	b.n	8002bea <HAL_GPIO_Init+0x1ee>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e002      	b.n	8002bea <HAL_GPIO_Init+0x1ee>
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_GPIO_Init+0x1ee>
 8002be8:	2300      	movs	r3, #0
 8002bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bec:	f002 0203 	and.w	r2, r2, #3
 8002bf0:	0092      	lsls	r2, r2, #2
 8002bf2:	4093      	lsls	r3, r2
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bfa:	492f      	ldr	r1, [pc, #188]	@ (8002cb8 <HAL_GPIO_Init+0x2bc>)
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	3302      	adds	r3, #2
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d006      	beq.n	8002c22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c14:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	492c      	ldr	r1, [pc, #176]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	608b      	str	r3, [r1, #8]
 8002c20:	e006      	b.n	8002c30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c22:	4b2a      	ldr	r3, [pc, #168]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	4928      	ldr	r1, [pc, #160]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d006      	beq.n	8002c4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c3c:	4b23      	ldr	r3, [pc, #140]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	4922      	ldr	r1, [pc, #136]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60cb      	str	r3, [r1, #12]
 8002c48:	e006      	b.n	8002c58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	491e      	ldr	r1, [pc, #120]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d006      	beq.n	8002c72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	4918      	ldr	r1, [pc, #96]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	604b      	str	r3, [r1, #4]
 8002c70:	e006      	b.n	8002c80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c72:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	4914      	ldr	r1, [pc, #80]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d021      	beq.n	8002cd0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	490e      	ldr	r1, [pc, #56]	@ (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	600b      	str	r3, [r1, #0]
 8002c98:	e021      	b.n	8002cde <HAL_GPIO_Init+0x2e2>
 8002c9a:	bf00      	nop
 8002c9c:	10320000 	.word	0x10320000
 8002ca0:	10310000 	.word	0x10310000
 8002ca4:	10220000 	.word	0x10220000
 8002ca8:	10210000 	.word	0x10210000
 8002cac:	10120000 	.word	0x10120000
 8002cb0:	10110000 	.word	0x10110000
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40010000 	.word	0x40010000
 8002cbc:	40010800 	.word	0x40010800
 8002cc0:	40010c00 	.word	0x40010c00
 8002cc4:	40011000 	.word	0x40011000
 8002cc8:	40011400 	.word	0x40011400
 8002ccc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	4909      	ldr	r1, [pc, #36]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	fa22 f303 	lsr.w	r3, r2, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f47f ae8e 	bne.w	8002a10 <HAL_GPIO_Init+0x14>
  }
}
 8002cf4:	bf00      	nop
 8002cf6:	bf00      	nop
 8002cf8:	372c      	adds	r7, #44	@ 0x2c
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr
 8002d00:	40010400 	.word	0x40010400

08002d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	887b      	ldrh	r3, [r7, #2]
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	e001      	b.n	8002d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	807b      	strh	r3, [r7, #2]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d42:	787b      	ldrb	r3, [r7, #1]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d48:	887a      	ldrh	r2, [r7, #2]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d4e:	e003      	b.n	8002d58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d50:	887b      	ldrh	r3, [r7, #2]
 8002d52:	041a      	lsls	r2, r3, #16
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	611a      	str	r2, [r3, #16]
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr
	...

08002d64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e12b      	b.n	8002fce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d106      	bne.n	8002d90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe fc72 	bl	8001674 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2224      	movs	r2, #36	@ 0x24
 8002d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0201 	bic.w	r2, r2, #1
 8002da6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002db6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dc8:	f001 fbca 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8002dcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	4a81      	ldr	r2, [pc, #516]	@ (8002fd8 <HAL_I2C_Init+0x274>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d807      	bhi.n	8002de8 <HAL_I2C_Init+0x84>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4a80      	ldr	r2, [pc, #512]	@ (8002fdc <HAL_I2C_Init+0x278>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	bf94      	ite	ls
 8002de0:	2301      	movls	r3, #1
 8002de2:	2300      	movhi	r3, #0
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	e006      	b.n	8002df6 <HAL_I2C_Init+0x92>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4a7d      	ldr	r2, [pc, #500]	@ (8002fe0 <HAL_I2C_Init+0x27c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	bf94      	ite	ls
 8002df0:	2301      	movls	r3, #1
 8002df2:	2300      	movhi	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e0e7      	b.n	8002fce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4a78      	ldr	r2, [pc, #480]	@ (8002fe4 <HAL_I2C_Init+0x280>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	0c9b      	lsrs	r3, r3, #18
 8002e08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	4a6a      	ldr	r2, [pc, #424]	@ (8002fd8 <HAL_I2C_Init+0x274>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d802      	bhi.n	8002e38 <HAL_I2C_Init+0xd4>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	3301      	adds	r3, #1
 8002e36:	e009      	b.n	8002e4c <HAL_I2C_Init+0xe8>
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	4a69      	ldr	r2, [pc, #420]	@ (8002fe8 <HAL_I2C_Init+0x284>)
 8002e44:	fba2 2303 	umull	r2, r3, r2, r3
 8002e48:	099b      	lsrs	r3, r3, #6
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	430b      	orrs	r3, r1
 8002e52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	495c      	ldr	r1, [pc, #368]	@ (8002fd8 <HAL_I2C_Init+0x274>)
 8002e68:	428b      	cmp	r3, r1
 8002e6a:	d819      	bhi.n	8002ea0 <HAL_I2C_Init+0x13c>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1e59      	subs	r1, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e7a:	1c59      	adds	r1, r3, #1
 8002e7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e80:	400b      	ands	r3, r1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00a      	beq.n	8002e9c <HAL_I2C_Init+0x138>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1e59      	subs	r1, r3, #1
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e94:	3301      	adds	r3, #1
 8002e96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e9a:	e051      	b.n	8002f40 <HAL_I2C_Init+0x1dc>
 8002e9c:	2304      	movs	r3, #4
 8002e9e:	e04f      	b.n	8002f40 <HAL_I2C_Init+0x1dc>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d111      	bne.n	8002ecc <HAL_I2C_Init+0x168>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1e58      	subs	r0, r3, #1
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6859      	ldr	r1, [r3, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	440b      	add	r3, r1
 8002eb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eba:	3301      	adds	r3, #1
 8002ebc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	e012      	b.n	8002ef2 <HAL_I2C_Init+0x18e>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1e58      	subs	r0, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6859      	ldr	r1, [r3, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	0099      	lsls	r1, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	bf0c      	ite	eq
 8002eec:	2301      	moveq	r3, #1
 8002eee:	2300      	movne	r3, #0
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_I2C_Init+0x196>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e022      	b.n	8002f40 <HAL_I2C_Init+0x1dc>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10e      	bne.n	8002f20 <HAL_I2C_Init+0x1bc>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	1e58      	subs	r0, r3, #1
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6859      	ldr	r1, [r3, #4]
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	440b      	add	r3, r1
 8002f10:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f14:	3301      	adds	r3, #1
 8002f16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f1e:	e00f      	b.n	8002f40 <HAL_I2C_Init+0x1dc>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1e58      	subs	r0, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	0099      	lsls	r1, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f36:	3301      	adds	r3, #1
 8002f38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	6809      	ldr	r1, [r1, #0]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69da      	ldr	r2, [r3, #28]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f6e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6911      	ldr	r1, [r2, #16]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	68d2      	ldr	r2, [r2, #12]
 8002f7a:	4311      	orrs	r1, r2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6812      	ldr	r2, [r2, #0]
 8002f80:	430b      	orrs	r3, r1
 8002f82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	000186a0 	.word	0x000186a0
 8002fdc:	001e847f 	.word	0x001e847f
 8002fe0:	003d08ff 	.word	0x003d08ff
 8002fe4:	431bde83 	.word	0x431bde83
 8002fe8:	10624dd3 	.word	0x10624dd3

08002fec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b088      	sub	sp, #32
 8002ff0:	af02      	add	r7, sp, #8
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	817b      	strh	r3, [r7, #10]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003000:	f7fe ffb2 	bl	8001f68 <HAL_GetTick>
 8003004:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b20      	cmp	r3, #32
 8003010:	f040 80e0 	bne.w	80031d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2319      	movs	r3, #25
 800301a:	2201      	movs	r2, #1
 800301c:	4970      	ldr	r1, [pc, #448]	@ (80031e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fc9e 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800302a:	2302      	movs	r3, #2
 800302c:	e0d3      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_I2C_Master_Transmit+0x50>
 8003038:	2302      	movs	r3, #2
 800303a:	e0cc      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b01      	cmp	r3, #1
 8003050:	d007      	beq.n	8003062 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0201 	orr.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003070:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2221      	movs	r2, #33	@ 0x21
 8003076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2210      	movs	r2, #16
 800307e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a50      	ldr	r2, [pc, #320]	@ (80031e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80030a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030a4:	8979      	ldrh	r1, [r7, #10]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	6a3a      	ldr	r2, [r7, #32]
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 fb08 	bl	80036c0 <I2C_MasterRequestWrite>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e08d      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030d0:	e066      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	6a39      	ldr	r1, [r7, #32]
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 fd5c 	bl	8003b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00d      	beq.n	80030fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d107      	bne.n	80030fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e06b      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b29a      	uxth	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003126:	3b01      	subs	r3, #1
 8003128:	b29a      	uxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	2b04      	cmp	r3, #4
 800313a:	d11b      	bne.n	8003174 <HAL_I2C_Master_Transmit+0x188>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003140:	2b00      	cmp	r3, #0
 8003142:	d017      	beq.n	8003174 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003148:	781a      	ldrb	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315e:	b29b      	uxth	r3, r3
 8003160:	3b01      	subs	r3, #1
 8003162:	b29a      	uxth	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	6a39      	ldr	r1, [r7, #32]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 fd53 	bl	8003c24 <I2C_WaitOnBTFFlagUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00d      	beq.n	80031a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	2b04      	cmp	r3, #4
 800318a:	d107      	bne.n	800319c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e01a      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d194      	bne.n	80030d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	e000      	b.n	80031d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031d4:	2302      	movs	r3, #2
  }
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	00100002 	.word	0x00100002
 80031e4:	ffff0000 	.word	0xffff0000

080031e8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08c      	sub	sp, #48	@ 0x30
 80031ec:	af02      	add	r7, sp, #8
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	607a      	str	r2, [r7, #4]
 80031f2:	461a      	mov	r2, r3
 80031f4:	460b      	mov	r3, r1
 80031f6:	817b      	strh	r3, [r7, #10]
 80031f8:	4613      	mov	r3, r2
 80031fa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7fe feb2 	bl	8001f68 <HAL_GetTick>
 8003204:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b20      	cmp	r3, #32
 8003210:	f040 824b 	bne.w	80036aa <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	2319      	movs	r3, #25
 800321a:	2201      	movs	r2, #1
 800321c:	497f      	ldr	r1, [pc, #508]	@ (800341c <HAL_I2C_Master_Receive+0x234>)
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f000 fb9e 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800322a:	2302      	movs	r3, #2
 800322c:	e23e      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_I2C_Master_Receive+0x54>
 8003238:	2302      	movs	r3, #2
 800323a:	e237      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d007      	beq.n	8003262 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f042 0201 	orr.w	r2, r2, #1
 8003260:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003270:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2222      	movs	r2, #34	@ 0x22
 8003276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2210      	movs	r2, #16
 800327e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	893a      	ldrh	r2, [r7, #8]
 8003292:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4a5f      	ldr	r2, [pc, #380]	@ (8003420 <HAL_I2C_Master_Receive+0x238>)
 80032a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032a4:	8979      	ldrh	r1, [r7, #10]
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 fa8a 	bl	80037c4 <I2C_MasterRequestRead>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e1f8      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d113      	bne.n	80032ea <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c2:	2300      	movs	r3, #0
 80032c4:	61fb      	str	r3, [r7, #28]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	61fb      	str	r3, [r7, #28]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	e1cc      	b.n	8003684 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d11e      	bne.n	8003330 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003300:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003302:	b672      	cpsid	i
}
 8003304:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	61bb      	str	r3, [r7, #24]
 800331a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800332a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800332c:	b662      	cpsie	i
}
 800332e:	e035      	b.n	800339c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003334:	2b02      	cmp	r3, #2
 8003336:	d11e      	bne.n	8003376 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003346:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003348:	b672      	cpsid	i
}
 800334a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003370:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003372:	b662      	cpsie	i
}
 8003374:	e012      	b.n	800339c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003384:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800339c:	e172      	b.n	8003684 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	f200 811f 	bhi.w	80035e6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d123      	bne.n	80033f8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 fc7d 	bl	8003cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e173      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f6:	e145      	b.n	8003684 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d152      	bne.n	80034a6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	2200      	movs	r2, #0
 8003408:	4906      	ldr	r1, [pc, #24]	@ (8003424 <HAL_I2C_Master_Receive+0x23c>)
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 faa8 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e148      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
 800341a:	bf00      	nop
 800341c:	00100002 	.word	0x00100002
 8003420:	ffff0000 	.word	0xffff0000
 8003424:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003428:	b672      	cpsid	i
}
 800342a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800343a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800346e:	b662      	cpsie	i
}
 8003470:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034a4:	e0ee      	b.n	8003684 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ac:	2200      	movs	r2, #0
 80034ae:	4981      	ldr	r1, [pc, #516]	@ (80036b4 <HAL_I2C_Master_Receive+0x4cc>)
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 fa55 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0f5      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034d0:	b672      	cpsid	i
}
 80034d2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003506:	4b6c      	ldr	r3, [pc, #432]	@ (80036b8 <HAL_I2C_Master_Receive+0x4d0>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	08db      	lsrs	r3, r3, #3
 800350c:	4a6b      	ldr	r2, [pc, #428]	@ (80036bc <HAL_I2C_Master_Receive+0x4d4>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	0a1a      	lsrs	r2, r3, #8
 8003514:	4613      	mov	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	00da      	lsls	r2, r3, #3
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	3b01      	subs	r3, #1
 8003524:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d118      	bne.n	800355e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2220      	movs	r2, #32
 8003536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f043 0220 	orr.w	r2, r3, #32
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800354e:	b662      	cpsie	i
}
 8003550:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e0a6      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b04      	cmp	r3, #4
 800356a:	d1d9      	bne.n	8003520 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035ae:	b662      	cpsie	i
}
 80035b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	b2d2      	uxtb	r2, r2
 80035be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c4:	1c5a      	adds	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035da:	b29b      	uxth	r3, r3
 80035dc:	3b01      	subs	r3, #1
 80035de:	b29a      	uxth	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035e4:	e04e      	b.n	8003684 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 fb62 	bl	8003cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e058      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b04      	cmp	r3, #4
 8003638:	d124      	bne.n	8003684 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363e:	2b03      	cmp	r3, #3
 8003640:	d107      	bne.n	8003652 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003650:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	691a      	ldr	r2, [r3, #16]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365c:	b2d2      	uxtb	r2, r2
 800365e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003664:	1c5a      	adds	r2, r3, #1
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366e:	3b01      	subs	r3, #1
 8003670:	b29a      	uxth	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367a:	b29b      	uxth	r3, r3
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003688:	2b00      	cmp	r3, #0
 800368a:	f47f ae88 	bne.w	800339e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2220      	movs	r2, #32
 8003692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	e000      	b.n	80036ac <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80036aa:	2302      	movs	r3, #2
  }
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3728      	adds	r7, #40	@ 0x28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	00010004 	.word	0x00010004
 80036b8:	20000000 	.word	0x20000000
 80036bc:	14f8b589 	.word	0x14f8b589

080036c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	607a      	str	r2, [r7, #4]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	460b      	mov	r3, r1
 80036ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d006      	beq.n	80036ea <I2C_MasterRequestWrite+0x2a>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d003      	beq.n	80036ea <I2C_MasterRequestWrite+0x2a>
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036e8:	d108      	bne.n	80036fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	e00b      	b.n	8003714 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003700:	2b12      	cmp	r3, #18
 8003702:	d107      	bne.n	8003714 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003712:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f91d 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00d      	beq.n	8003748 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373a:	d103      	bne.n	8003744 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003742:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e035      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003750:	d108      	bne.n	8003764 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003752:	897b      	ldrh	r3, [r7, #10]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	461a      	mov	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003760:	611a      	str	r2, [r3, #16]
 8003762:	e01b      	b.n	800379c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003764:	897b      	ldrh	r3, [r7, #10]
 8003766:	11db      	asrs	r3, r3, #7
 8003768:	b2db      	uxtb	r3, r3
 800376a:	f003 0306 	and.w	r3, r3, #6
 800376e:	b2db      	uxtb	r3, r3
 8003770:	f063 030f 	orn	r3, r3, #15
 8003774:	b2da      	uxtb	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	490e      	ldr	r1, [pc, #56]	@ (80037bc <I2C_MasterRequestWrite+0xfc>)
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f966 	bl	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e010      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003792:	897b      	ldrh	r3, [r7, #10]
 8003794:	b2da      	uxtb	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	4907      	ldr	r1, [pc, #28]	@ (80037c0 <I2C_MasterRequestWrite+0x100>)
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f956 	bl	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	00010008 	.word	0x00010008
 80037c0:	00010002 	.word	0x00010002

080037c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af02      	add	r7, sp, #8
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	460b      	mov	r3, r1
 80037d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d006      	beq.n	80037fe <I2C_MasterRequestRead+0x3a>
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d003      	beq.n	80037fe <I2C_MasterRequestRead+0x3a>
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037fc:	d108      	bne.n	8003810 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	e00b      	b.n	8003828 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003814:	2b11      	cmp	r3, #17
 8003816:	d107      	bne.n	8003828 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003826:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 f893 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00d      	beq.n	800385c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800384e:	d103      	bne.n	8003858 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003856:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e079      	b.n	8003950 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003864:	d108      	bne.n	8003878 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003866:	897b      	ldrh	r3, [r7, #10]
 8003868:	b2db      	uxtb	r3, r3
 800386a:	f043 0301 	orr.w	r3, r3, #1
 800386e:	b2da      	uxtb	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	611a      	str	r2, [r3, #16]
 8003876:	e05f      	b.n	8003938 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003878:	897b      	ldrh	r3, [r7, #10]
 800387a:	11db      	asrs	r3, r3, #7
 800387c:	b2db      	uxtb	r3, r3
 800387e:	f003 0306 	and.w	r3, r3, #6
 8003882:	b2db      	uxtb	r3, r3
 8003884:	f063 030f 	orn	r3, r3, #15
 8003888:	b2da      	uxtb	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	4930      	ldr	r1, [pc, #192]	@ (8003958 <I2C_MasterRequestRead+0x194>)
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f8dc 	bl	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e054      	b.n	8003950 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038a6:	897b      	ldrh	r3, [r7, #10]
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	4929      	ldr	r1, [pc, #164]	@ (800395c <I2C_MasterRequestRead+0x198>)
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f8cc 	bl	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e044      	b.n	8003950 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	613b      	str	r3, [r7, #16]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f831 	bl	8003960 <I2C_WaitOnFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00d      	beq.n	8003920 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800390e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003912:	d103      	bne.n	800391c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e017      	b.n	8003950 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003920:	897b      	ldrh	r3, [r7, #10]
 8003922:	11db      	asrs	r3, r3, #7
 8003924:	b2db      	uxtb	r3, r3
 8003926:	f003 0306 	and.w	r3, r3, #6
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f063 030e 	orn	r3, r3, #14
 8003930:	b2da      	uxtb	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	4907      	ldr	r1, [pc, #28]	@ (800395c <I2C_MasterRequestRead+0x198>)
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 f888 	bl	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	00010008 	.word	0x00010008
 800395c:	00010002 	.word	0x00010002

08003960 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	603b      	str	r3, [r7, #0]
 800396c:	4613      	mov	r3, r2
 800396e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003970:	e048      	b.n	8003a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003978:	d044      	beq.n	8003a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800397a:	f7fe faf5 	bl	8001f68 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d302      	bcc.n	8003990 <I2C_WaitOnFlagUntilTimeout+0x30>
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d139      	bne.n	8003a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	0c1b      	lsrs	r3, r3, #16
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b01      	cmp	r3, #1
 8003998:	d10d      	bne.n	80039b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	43da      	mvns	r2, r3
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	4013      	ands	r3, r2
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	e00c      	b.n	80039d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	43da      	mvns	r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	4013      	ands	r3, r2
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	bf0c      	ite	eq
 80039c8:	2301      	moveq	r3, #1
 80039ca:	2300      	movne	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d116      	bne.n	8003a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	f043 0220 	orr.w	r2, r3, #32
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e023      	b.n	8003a4c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	0c1b      	lsrs	r3, r3, #16
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d10d      	bne.n	8003a2a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	43da      	mvns	r2, r3
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	bf0c      	ite	eq
 8003a20:	2301      	moveq	r3, #1
 8003a22:	2300      	movne	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
 8003a28:	e00c      	b.n	8003a44 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	43da      	mvns	r2, r3
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	4013      	ands	r3, r2
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	bf0c      	ite	eq
 8003a3c:	2301      	moveq	r3, #1
 8003a3e:	2300      	movne	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	461a      	mov	r2, r3
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d093      	beq.n	8003972 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a62:	e071      	b.n	8003b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a72:	d123      	bne.n	8003abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a82:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f043 0204 	orr.w	r2, r3, #4
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e067      	b.n	8003b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac2:	d041      	beq.n	8003b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac4:	f7fe fa50 	bl	8001f68 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d302      	bcc.n	8003ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d136      	bne.n	8003b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	0c1b      	lsrs	r3, r3, #16
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d10c      	bne.n	8003afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	43da      	mvns	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4013      	ands	r3, r2
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	bf14      	ite	ne
 8003af6:	2301      	movne	r3, #1
 8003af8:	2300      	moveq	r3, #0
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	e00b      	b.n	8003b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	43da      	mvns	r2, r3
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	bf14      	ite	ne
 8003b10:	2301      	movne	r3, #1
 8003b12:	2300      	moveq	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d016      	beq.n	8003b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	f043 0220 	orr.w	r2, r3, #32
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e021      	b.n	8003b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	0c1b      	lsrs	r3, r3, #16
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d10c      	bne.n	8003b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	43da      	mvns	r2, r3
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	bf14      	ite	ne
 8003b64:	2301      	movne	r3, #1
 8003b66:	2300      	moveq	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e00b      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	43da      	mvns	r2, r3
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4013      	ands	r3, r2
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	bf14      	ite	ne
 8003b7e:	2301      	movne	r3, #1
 8003b80:	2300      	moveq	r3, #0
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f47f af6d 	bne.w	8003a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ba0:	e034      	b.n	8003c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f8e3 	bl	8003d6e <I2C_IsAcknowledgeFailed>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e034      	b.n	8003c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d028      	beq.n	8003c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bba:	f7fe f9d5 	bl	8001f68 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d302      	bcc.n	8003bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d11d      	bne.n	8003c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bda:	2b80      	cmp	r3, #128	@ 0x80
 8003bdc:	d016      	beq.n	8003c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e007      	b.n	8003c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c16:	2b80      	cmp	r3, #128	@ 0x80
 8003c18:	d1c3      	bne.n	8003ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c30:	e034      	b.n	8003c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f89b 	bl	8003d6e <I2C_IsAcknowledgeFailed>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e034      	b.n	8003cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d028      	beq.n	8003c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fe f98d 	bl	8001f68 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d11d      	bne.n	8003c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	f003 0304 	and.w	r3, r3, #4
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	d016      	beq.n	8003c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2220      	movs	r2, #32
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c88:	f043 0220 	orr.w	r2, r3, #32
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e007      	b.n	8003cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d1c3      	bne.n	8003c32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cc0:	e049      	b.n	8003d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b10      	cmp	r3, #16
 8003cce:	d119      	bne.n	8003d04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f06f 0210 	mvn.w	r2, #16
 8003cd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e030      	b.n	8003d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d04:	f7fe f930 	bl	8001f68 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d302      	bcc.n	8003d1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d11d      	bne.n	8003d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d016      	beq.n	8003d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2220      	movs	r2, #32
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d42:	f043 0220 	orr.w	r2, r3, #32
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e007      	b.n	8003d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d60:	2b40      	cmp	r3, #64	@ 0x40
 8003d62:	d1ae      	bne.n	8003cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d84:	d11b      	bne.n	8003dbe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d8e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2220      	movs	r2, #32
 8003d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	f043 0204 	orr.w	r2, r3, #4
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e000      	b.n	8003dc0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e272      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8087 	beq.w	8003efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003dec:	4b92      	ldr	r3, [pc, #584]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f003 030c 	and.w	r3, r3, #12
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d00c      	beq.n	8003e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003df8:	4b8f      	ldr	r3, [pc, #572]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 030c 	and.w	r3, r3, #12
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d112      	bne.n	8003e2a <HAL_RCC_OscConfig+0x5e>
 8003e04:	4b8c      	ldr	r3, [pc, #560]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e10:	d10b      	bne.n	8003e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e12:	4b89      	ldr	r3, [pc, #548]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d06c      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x12c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d168      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e24c      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e32:	d106      	bne.n	8003e42 <HAL_RCC_OscConfig+0x76>
 8003e34:	4b80      	ldr	r3, [pc, #512]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a7f      	ldr	r2, [pc, #508]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	e02e      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x98>
 8003e4a:	4b7b      	ldr	r3, [pc, #492]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a7a      	ldr	r2, [pc, #488]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	4b78      	ldr	r3, [pc, #480]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a77      	ldr	r2, [pc, #476]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e60:	6013      	str	r3, [r2, #0]
 8003e62:	e01d      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0xbc>
 8003e6e:	4b72      	ldr	r3, [pc, #456]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a71      	ldr	r2, [pc, #452]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	e00b      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e88:	4b6b      	ldr	r3, [pc, #428]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e92:	6013      	str	r3, [r2, #0]
 8003e94:	4b68      	ldr	r3, [pc, #416]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a67      	ldr	r2, [pc, #412]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d013      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea8:	f7fe f85e 	bl	8001f68 <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eb0:	f7fe f85a 	bl	8001f68 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	@ 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e200      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0xe4>
 8003ece:	e014      	b.n	8003efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed0:	f7fe f84a 	bl	8001f68 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed8:	f7fe f846 	bl	8001f68 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b64      	cmp	r3, #100	@ 0x64
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e1ec      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eea:	4b53      	ldr	r3, [pc, #332]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f0      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x10c>
 8003ef6:	e000      	b.n	8003efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d063      	beq.n	8003fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f06:	4b4c      	ldr	r3, [pc, #304]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f003 030c 	and.w	r3, r3, #12
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00b      	beq.n	8003f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f12:	4b49      	ldr	r3, [pc, #292]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f003 030c 	and.w	r3, r3, #12
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d11c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x18c>
 8003f1e:	4b46      	ldr	r3, [pc, #280]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d116      	bne.n	8003f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f2a:	4b43      	ldr	r3, [pc, #268]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d005      	beq.n	8003f42 <HAL_RCC_OscConfig+0x176>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e1c0      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f42:	4b3d      	ldr	r3, [pc, #244]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	4939      	ldr	r1, [pc, #228]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f56:	e03a      	b.n	8003fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d020      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f60:	4b36      	ldr	r3, [pc, #216]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f62:	2201      	movs	r2, #1
 8003f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f66:	f7fd ffff 	bl	8001f68 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f6e:	f7fd fffb 	bl	8001f68 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e1a1      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f80:	4b2d      	ldr	r3, [pc, #180]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d0f0      	beq.n	8003f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8c:	4b2a      	ldr	r3, [pc, #168]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4927      	ldr	r1, [pc, #156]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]
 8003fa0:	e015      	b.n	8003fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fa2:	4b26      	ldr	r3, [pc, #152]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa8:	f7fd ffde 	bl	8001f68 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fb0:	f7fd ffda 	bl	8001f68 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e180      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d03a      	beq.n	8004050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d019      	beq.n	8004016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fe2:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <HAL_RCC_OscConfig+0x274>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe8:	f7fd ffbe 	bl	8001f68 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ff0:	f7fd ffba 	bl	8001f68 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e160      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004002:	4b0d      	ldr	r3, [pc, #52]	@ (8004038 <HAL_RCC_OscConfig+0x26c>)
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800400e:	2001      	movs	r0, #1
 8004010:	f000 face 	bl	80045b0 <RCC_Delay>
 8004014:	e01c      	b.n	8004050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004016:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <HAL_RCC_OscConfig+0x274>)
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401c:	f7fd ffa4 	bl	8001f68 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004022:	e00f      	b.n	8004044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004024:	f7fd ffa0 	bl	8001f68 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d908      	bls.n	8004044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e146      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
 8004036:	bf00      	nop
 8004038:	40021000 	.word	0x40021000
 800403c:	42420000 	.word	0x42420000
 8004040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004044:	4b92      	ldr	r3, [pc, #584]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1e9      	bne.n	8004024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 80a6 	beq.w	80041aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405e:	2300      	movs	r3, #0
 8004060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004062:	4b8b      	ldr	r3, [pc, #556]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10d      	bne.n	800408a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800406e:	4b88      	ldr	r3, [pc, #544]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	4a87      	ldr	r2, [pc, #540]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004078:	61d3      	str	r3, [r2, #28]
 800407a:	4b85      	ldr	r3, [pc, #532]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004082:	60bb      	str	r3, [r7, #8]
 8004084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004086:	2301      	movs	r3, #1
 8004088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408a:	4b82      	ldr	r3, [pc, #520]	@ (8004294 <HAL_RCC_OscConfig+0x4c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004092:	2b00      	cmp	r3, #0
 8004094:	d118      	bne.n	80040c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004096:	4b7f      	ldr	r3, [pc, #508]	@ (8004294 <HAL_RCC_OscConfig+0x4c8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a7e      	ldr	r2, [pc, #504]	@ (8004294 <HAL_RCC_OscConfig+0x4c8>)
 800409c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040a2:	f7fd ff61 	bl	8001f68 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040aa:	f7fd ff5d 	bl	8001f68 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b64      	cmp	r3, #100	@ 0x64
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e103      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040bc:	4b75      	ldr	r3, [pc, #468]	@ (8004294 <HAL_RCC_OscConfig+0x4c8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0f0      	beq.n	80040aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d106      	bne.n	80040de <HAL_RCC_OscConfig+0x312>
 80040d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6213      	str	r3, [r2, #32]
 80040dc:	e02d      	b.n	800413a <HAL_RCC_OscConfig+0x36e>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10c      	bne.n	8004100 <HAL_RCC_OscConfig+0x334>
 80040e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	4a69      	ldr	r2, [pc, #420]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040ec:	f023 0301 	bic.w	r3, r3, #1
 80040f0:	6213      	str	r3, [r2, #32]
 80040f2:	4b67      	ldr	r3, [pc, #412]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	4a66      	ldr	r2, [pc, #408]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80040f8:	f023 0304 	bic.w	r3, r3, #4
 80040fc:	6213      	str	r3, [r2, #32]
 80040fe:	e01c      	b.n	800413a <HAL_RCC_OscConfig+0x36e>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	2b05      	cmp	r3, #5
 8004106:	d10c      	bne.n	8004122 <HAL_RCC_OscConfig+0x356>
 8004108:	4b61      	ldr	r3, [pc, #388]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	4a60      	ldr	r2, [pc, #384]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800410e:	f043 0304 	orr.w	r3, r3, #4
 8004112:	6213      	str	r3, [r2, #32]
 8004114:	4b5e      	ldr	r3, [pc, #376]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	4a5d      	ldr	r2, [pc, #372]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800411a:	f043 0301 	orr.w	r3, r3, #1
 800411e:	6213      	str	r3, [r2, #32]
 8004120:	e00b      	b.n	800413a <HAL_RCC_OscConfig+0x36e>
 8004122:	4b5b      	ldr	r3, [pc, #364]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	4a5a      	ldr	r2, [pc, #360]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	6213      	str	r3, [r2, #32]
 800412e:	4b58      	ldr	r3, [pc, #352]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	4a57      	ldr	r2, [pc, #348]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004134:	f023 0304 	bic.w	r3, r3, #4
 8004138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d015      	beq.n	800416e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004142:	f7fd ff11 	bl	8001f68 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004148:	e00a      	b.n	8004160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414a:	f7fd ff0d 	bl	8001f68 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004158:	4293      	cmp	r3, r2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e0b1      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004160:	4b4b      	ldr	r3, [pc, #300]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d0ee      	beq.n	800414a <HAL_RCC_OscConfig+0x37e>
 800416c:	e014      	b.n	8004198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416e:	f7fd fefb 	bl	8001f68 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004174:	e00a      	b.n	800418c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004176:	f7fd fef7 	bl	8001f68 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004184:	4293      	cmp	r3, r2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e09b      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800418c:	4b40      	ldr	r3, [pc, #256]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1ee      	bne.n	8004176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004198:	7dfb      	ldrb	r3, [r7, #23]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d105      	bne.n	80041aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800419e:	4b3c      	ldr	r3, [pc, #240]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	4a3b      	ldr	r2, [pc, #236]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 8087 	beq.w	80042c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041b4:	4b36      	ldr	r3, [pc, #216]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d061      	beq.n	8004284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d146      	bne.n	8004256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c8:	4b33      	ldr	r3, [pc, #204]	@ (8004298 <HAL_RCC_OscConfig+0x4cc>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ce:	f7fd fecb 	bl	8001f68 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d4:	e008      	b.n	80041e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d6:	f7fd fec7 	bl	8001f68 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e06d      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e8:	4b29      	ldr	r3, [pc, #164]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f0      	bne.n	80041d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fc:	d108      	bne.n	8004210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041fe:	4b24      	ldr	r3, [pc, #144]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	4921      	ldr	r1, [pc, #132]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800420c:	4313      	orrs	r3, r2
 800420e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004210:	4b1f      	ldr	r3, [pc, #124]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a19      	ldr	r1, [r3, #32]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	430b      	orrs	r3, r1
 8004222:	491b      	ldr	r1, [pc, #108]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004224:	4313      	orrs	r3, r2
 8004226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004228:	4b1b      	ldr	r3, [pc, #108]	@ (8004298 <HAL_RCC_OscConfig+0x4cc>)
 800422a:	2201      	movs	r2, #1
 800422c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422e:	f7fd fe9b 	bl	8001f68 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004234:	e008      	b.n	8004248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004236:	f7fd fe97 	bl	8001f68 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d901      	bls.n	8004248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e03d      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004248:	4b11      	ldr	r3, [pc, #68]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d0f0      	beq.n	8004236 <HAL_RCC_OscConfig+0x46a>
 8004254:	e035      	b.n	80042c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b10      	ldr	r3, [pc, #64]	@ (8004298 <HAL_RCC_OscConfig+0x4cc>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fd fe84 	bl	8001f68 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004264:	f7fd fe80 	bl	8001f68 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e026      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004276:	4b06      	ldr	r3, [pc, #24]	@ (8004290 <HAL_RCC_OscConfig+0x4c4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x498>
 8004282:	e01e      	b.n	80042c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d107      	bne.n	800429c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e019      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
 8004290:	40021000 	.word	0x40021000
 8004294:	40007000 	.word	0x40007000
 8004298:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800429c:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCC_OscConfig+0x500>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d001      	beq.n	80042c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40021000 	.word	0x40021000

080042d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0d0      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042e4:	4b6a      	ldr	r3, [pc, #424]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	683a      	ldr	r2, [r7, #0]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d910      	bls.n	8004314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f2:	4b67      	ldr	r3, [pc, #412]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f023 0207 	bic.w	r2, r3, #7
 80042fa:	4965      	ldr	r1, [pc, #404]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	4313      	orrs	r3, r2
 8004300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004302:	4b63      	ldr	r3, [pc, #396]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	429a      	cmp	r2, r3
 800430e:	d001      	beq.n	8004314 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0b8      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d020      	beq.n	8004362 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0304 	and.w	r3, r3, #4
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800432c:	4b59      	ldr	r3, [pc, #356]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a58      	ldr	r2, [pc, #352]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004332:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004336:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d005      	beq.n	8004350 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004344:	4b53      	ldr	r3, [pc, #332]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	4a52      	ldr	r2, [pc, #328]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800434e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b50      	ldr	r3, [pc, #320]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	494d      	ldr	r1, [pc, #308]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800435e:	4313      	orrs	r3, r2
 8004360:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d040      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004376:	4b47      	ldr	r3, [pc, #284]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d115      	bne.n	80043ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e07f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d107      	bne.n	800439e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800438e:	4b41      	ldr	r3, [pc, #260]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d109      	bne.n	80043ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e073      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439e:	4b3d      	ldr	r3, [pc, #244]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e06b      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ae:	4b39      	ldr	r3, [pc, #228]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f023 0203 	bic.w	r2, r3, #3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	4936      	ldr	r1, [pc, #216]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043c0:	f7fd fdd2 	bl	8001f68 <HAL_GetTick>
 80043c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043c6:	e00a      	b.n	80043de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043c8:	f7fd fdce 	bl	8001f68 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e053      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	4b2d      	ldr	r3, [pc, #180]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f003 020c 	and.w	r2, r3, #12
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d1eb      	bne.n	80043c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043f0:	4b27      	ldr	r3, [pc, #156]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d210      	bcs.n	8004420 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043fe:	4b24      	ldr	r3, [pc, #144]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f023 0207 	bic.w	r2, r3, #7
 8004406:	4922      	ldr	r1, [pc, #136]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	4313      	orrs	r3, r2
 800440c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800440e:	4b20      	ldr	r3, [pc, #128]	@ (8004490 <HAL_RCC_ClockConfig+0x1c0>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	429a      	cmp	r2, r3
 800441a:	d001      	beq.n	8004420 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e032      	b.n	8004486 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800442c:	4b19      	ldr	r3, [pc, #100]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4916      	ldr	r1, [pc, #88]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800443a:	4313      	orrs	r3, r2
 800443c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d009      	beq.n	800445e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800444a:	4b12      	ldr	r3, [pc, #72]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	490e      	ldr	r1, [pc, #56]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 800445a:	4313      	orrs	r3, r2
 800445c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800445e:	f000 f821 	bl	80044a4 <HAL_RCC_GetSysClockFreq>
 8004462:	4602      	mov	r2, r0
 8004464:	4b0b      	ldr	r3, [pc, #44]	@ (8004494 <HAL_RCC_ClockConfig+0x1c4>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	490a      	ldr	r1, [pc, #40]	@ (8004498 <HAL_RCC_ClockConfig+0x1c8>)
 8004470:	5ccb      	ldrb	r3, [r1, r3]
 8004472:	fa22 f303 	lsr.w	r3, r2, r3
 8004476:	4a09      	ldr	r2, [pc, #36]	@ (800449c <HAL_RCC_ClockConfig+0x1cc>)
 8004478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800447a:	4b09      	ldr	r3, [pc, #36]	@ (80044a0 <HAL_RCC_ClockConfig+0x1d0>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f7fd fd30 	bl	8001ee4 <HAL_InitTick>

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40022000 	.word	0x40022000
 8004494:	40021000 	.word	0x40021000
 8004498:	0800a1a8 	.word	0x0800a1a8
 800449c:	20000000 	.word	0x20000000
 80044a0:	20000004 	.word	0x20000004

080044a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]
 80044b6:	2300      	movs	r3, #0
 80044b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044be:	4b1e      	ldr	r3, [pc, #120]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x94>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f003 030c 	and.w	r3, r3, #12
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d002      	beq.n	80044d4 <HAL_RCC_GetSysClockFreq+0x30>
 80044ce:	2b08      	cmp	r3, #8
 80044d0:	d003      	beq.n	80044da <HAL_RCC_GetSysClockFreq+0x36>
 80044d2:	e027      	b.n	8004524 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044d4:	4b19      	ldr	r3, [pc, #100]	@ (800453c <HAL_RCC_GetSysClockFreq+0x98>)
 80044d6:	613b      	str	r3, [r7, #16]
      break;
 80044d8:	e027      	b.n	800452a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	0c9b      	lsrs	r3, r3, #18
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	4a17      	ldr	r2, [pc, #92]	@ (8004540 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044e4:	5cd3      	ldrb	r3, [r2, r3]
 80044e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d010      	beq.n	8004514 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80044f2:	4b11      	ldr	r3, [pc, #68]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x94>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	0c5b      	lsrs	r3, r3, #17
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	4a11      	ldr	r2, [pc, #68]	@ (8004544 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044fe:	5cd3      	ldrb	r3, [r2, r3]
 8004500:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a0d      	ldr	r2, [pc, #52]	@ (800453c <HAL_RCC_GetSysClockFreq+0x98>)
 8004506:	fb03 f202 	mul.w	r2, r3, r2
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	e004      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0c      	ldr	r2, [pc, #48]	@ (8004548 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004518:	fb02 f303 	mul.w	r3, r2, r3
 800451c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	613b      	str	r3, [r7, #16]
      break;
 8004522:	e002      	b.n	800452a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004524:	4b05      	ldr	r3, [pc, #20]	@ (800453c <HAL_RCC_GetSysClockFreq+0x98>)
 8004526:	613b      	str	r3, [r7, #16]
      break;
 8004528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800452a:	693b      	ldr	r3, [r7, #16]
}
 800452c:	4618      	mov	r0, r3
 800452e:	371c      	adds	r7, #28
 8004530:	46bd      	mov	sp, r7
 8004532:	bc80      	pop	{r7}
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	007a1200 	.word	0x007a1200
 8004540:	0800a1c0 	.word	0x0800a1c0
 8004544:	0800a1d0 	.word	0x0800a1d0
 8004548:	003d0900 	.word	0x003d0900

0800454c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004550:	4b02      	ldr	r3, [pc, #8]	@ (800455c <HAL_RCC_GetHCLKFreq+0x10>)
 8004552:	681b      	ldr	r3, [r3, #0]
}
 8004554:	4618      	mov	r0, r3
 8004556:	46bd      	mov	sp, r7
 8004558:	bc80      	pop	{r7}
 800455a:	4770      	bx	lr
 800455c:	20000000 	.word	0x20000000

08004560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004564:	f7ff fff2 	bl	800454c <HAL_RCC_GetHCLKFreq>
 8004568:	4602      	mov	r2, r0
 800456a:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	0a1b      	lsrs	r3, r3, #8
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	4903      	ldr	r1, [pc, #12]	@ (8004584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004576:	5ccb      	ldrb	r3, [r1, r3]
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40021000 	.word	0x40021000
 8004584:	0800a1b8 	.word	0x0800a1b8

08004588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800458c:	f7ff ffde 	bl	800454c <HAL_RCC_GetHCLKFreq>
 8004590:	4602      	mov	r2, r0
 8004592:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	0adb      	lsrs	r3, r3, #11
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	4903      	ldr	r1, [pc, #12]	@ (80045ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800459e:	5ccb      	ldrb	r3, [r1, r3]
 80045a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40021000 	.word	0x40021000
 80045ac:	0800a1b8 	.word	0x0800a1b8

080045b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045b8:	4b0a      	ldr	r3, [pc, #40]	@ (80045e4 <RCC_Delay+0x34>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a0a      	ldr	r2, [pc, #40]	@ (80045e8 <RCC_Delay+0x38>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	0a5b      	lsrs	r3, r3, #9
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80045cc:	bf00      	nop
  }
  while (Delay --);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1e5a      	subs	r2, r3, #1
 80045d2:	60fa      	str	r2, [r7, #12]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1f9      	bne.n	80045cc <RCC_Delay+0x1c>
}
 80045d8:	bf00      	nop
 80045da:	bf00      	nop
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr
 80045e4:	20000000 	.word	0x20000000
 80045e8:	10624dd3 	.word	0x10624dd3

080045ec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	613b      	str	r3, [r7, #16]
 80045f8:	2300      	movs	r3, #0
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d07d      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004608:	2300      	movs	r3, #0
 800460a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800460c:	4b4f      	ldr	r3, [pc, #316]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10d      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004618:	4b4c      	ldr	r3, [pc, #304]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	4a4b      	ldr	r2, [pc, #300]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004622:	61d3      	str	r3, [r2, #28]
 8004624:	4b49      	ldr	r3, [pc, #292]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800462c:	60bb      	str	r3, [r7, #8]
 800462e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004630:	2301      	movs	r3, #1
 8004632:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004634:	4b46      	ldr	r3, [pc, #280]	@ (8004750 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463c:	2b00      	cmp	r3, #0
 800463e:	d118      	bne.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004640:	4b43      	ldr	r3, [pc, #268]	@ (8004750 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a42      	ldr	r2, [pc, #264]	@ (8004750 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800464a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800464c:	f7fd fc8c 	bl	8001f68 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004652:	e008      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004654:	f7fd fc88 	bl	8001f68 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	@ 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e06d      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004666:	4b3a      	ldr	r3, [pc, #232]	@ (8004750 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0f0      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004672:	4b36      	ldr	r3, [pc, #216]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800467a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d02e      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	429a      	cmp	r2, r3
 800468e:	d027      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004690:	4b2e      	ldr	r3, [pc, #184]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004698:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800469a:	4b2e      	ldr	r3, [pc, #184]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800469c:	2201      	movs	r2, #1
 800469e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046a6:	4a29      	ldr	r2, [pc, #164]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d014      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b6:	f7fd fc57 	bl	8001f68 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046bc:	e00a      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046be:	f7fd fc53 	bl	8001f68 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e036      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d4:	4b1d      	ldr	r3, [pc, #116]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0ee      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046e0:	4b1a      	ldr	r3, [pc, #104]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	4917      	ldr	r1, [pc, #92]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d105      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f8:	4b14      	ldr	r3, [pc, #80]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	4a13      	ldr	r2, [pc, #76]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004702:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004710:	4b0e      	ldr	r3, [pc, #56]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	490b      	ldr	r1, [pc, #44]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800471e:	4313      	orrs	r3, r2
 8004720:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0310 	and.w	r3, r3, #16
 800472a:	2b00      	cmp	r3, #0
 800472c:	d008      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800472e:	4b07      	ldr	r3, [pc, #28]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	4904      	ldr	r1, [pc, #16]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473c:	4313      	orrs	r3, r2
 800473e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40021000 	.word	0x40021000
 8004750:	40007000 	.word	0x40007000
 8004754:	42420440 	.word	0x42420440

08004758 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b088      	sub	sp, #32
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]
 8004764:	2300      	movs	r3, #0
 8004766:	61fb      	str	r3, [r7, #28]
 8004768:	2300      	movs	r3, #0
 800476a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800476c:	2300      	movs	r3, #0
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	2300      	movs	r3, #0
 8004772:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b10      	cmp	r3, #16
 8004778:	d00a      	beq.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b10      	cmp	r3, #16
 800477e:	f200 808a 	bhi.w	8004896 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d045      	beq.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b02      	cmp	r3, #2
 800478c:	d075      	beq.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800478e:	e082      	b.n	8004896 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004790:	4b46      	ldr	r3, [pc, #280]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004796:	4b45      	ldr	r3, [pc, #276]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d07b      	beq.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	0c9b      	lsrs	r3, r3, #18
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	4a41      	ldr	r2, [pc, #260]	@ (80048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80047ac:	5cd3      	ldrb	r3, [r2, r3]
 80047ae:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d015      	beq.n	80047e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047ba:	4b3c      	ldr	r3, [pc, #240]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	0c5b      	lsrs	r3, r3, #17
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	4a3b      	ldr	r2, [pc, #236]	@ (80048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80047c6:	5cd3      	ldrb	r3, [r2, r3]
 80047c8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00d      	beq.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80047d4:	4a38      	ldr	r2, [pc, #224]	@ (80048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	fb02 f303 	mul.w	r3, r2, r3
 80047e2:	61fb      	str	r3, [r7, #28]
 80047e4:	e004      	b.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4a34      	ldr	r2, [pc, #208]	@ (80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80047ea:	fb02 f303 	mul.w	r3, r2, r3
 80047ee:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80047f0:	4b2e      	ldr	r3, [pc, #184]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047fc:	d102      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	61bb      	str	r3, [r7, #24]
      break;
 8004802:	e04a      	b.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	4a2d      	ldr	r2, [pc, #180]	@ (80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800480a:	fba2 2303 	umull	r2, r3, r2, r3
 800480e:	085b      	lsrs	r3, r3, #1
 8004810:	61bb      	str	r3, [r7, #24]
      break;
 8004812:	e042      	b.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004814:	4b25      	ldr	r3, [pc, #148]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004824:	d108      	bne.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004834:	61bb      	str	r3, [r7, #24]
 8004836:	e01f      	b.n	8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800483e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004842:	d109      	bne.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004844:	4b19      	ldr	r3, [pc, #100]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004850:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004854:	61bb      	str	r3, [r7, #24]
 8004856:	e00f      	b.n	8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800485e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004862:	d11c      	bne.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004864:	4b11      	ldr	r3, [pc, #68]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d016      	beq.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004870:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004874:	61bb      	str	r3, [r7, #24]
      break;
 8004876:	e012      	b.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004878:	e011      	b.n	800489e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800487a:	f7ff fe85 	bl	8004588 <HAL_RCC_GetPCLK2Freq>
 800487e:	4602      	mov	r2, r0
 8004880:	4b0a      	ldr	r3, [pc, #40]	@ (80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	0b9b      	lsrs	r3, r3, #14
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	3301      	adds	r3, #1
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004892:	61bb      	str	r3, [r7, #24]
      break;
 8004894:	e004      	b.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004896:	bf00      	nop
 8004898:	e002      	b.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800489a:	bf00      	nop
 800489c:	e000      	b.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800489e:	bf00      	nop
    }
  }
  return (frequency);
 80048a0:	69bb      	ldr	r3, [r7, #24]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3720      	adds	r7, #32
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	0800a1d4 	.word	0x0800a1d4
 80048b4:	0800a1e4 	.word	0x0800a1e4
 80048b8:	007a1200 	.word	0x007a1200
 80048bc:	003d0900 	.word	0x003d0900
 80048c0:	aaaaaaab 	.word	0xaaaaaaab

080048c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e076      	b.n	80049c4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d108      	bne.n	80048f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048e6:	d009      	beq.n	80048fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	61da      	str	r2, [r3, #28]
 80048ee:	e005      	b.n	80048fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d106      	bne.n	800491c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fd f800 	bl	800191c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004932:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004944:	431a      	orrs	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004976:	431a      	orrs	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004980:	ea42 0103 	orr.w	r1, r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004988:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	0c1a      	lsrs	r2, r3, #16
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f002 0204 	and.w	r2, r2, #4
 80049a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	69da      	ldr	r2, [r3, #28]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e041      	b.n	8004a62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd f984 	bl	8001d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3304      	adds	r3, #4
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	f000 fb40 	bl	8005090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d001      	beq.n	8004a84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e032      	b.n	8004aea <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a18      	ldr	r2, [pc, #96]	@ (8004af4 <HAL_TIM_Base_Start+0x88>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d00e      	beq.n	8004ab4 <HAL_TIM_Base_Start+0x48>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9e:	d009      	beq.n	8004ab4 <HAL_TIM_Base_Start+0x48>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a14      	ldr	r2, [pc, #80]	@ (8004af8 <HAL_TIM_Base_Start+0x8c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d004      	beq.n	8004ab4 <HAL_TIM_Base_Start+0x48>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a13      	ldr	r2, [pc, #76]	@ (8004afc <HAL_TIM_Base_Start+0x90>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d111      	bne.n	8004ad8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2b06      	cmp	r3, #6
 8004ac4:	d010      	beq.n	8004ae8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f042 0201 	orr.w	r2, r2, #1
 8004ad4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad6:	e007      	b.n	8004ae8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0201 	orr.w	r2, r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3714      	adds	r7, #20
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bc80      	pop	{r7}
 8004af2:	4770      	bx	lr
 8004af4:	40012c00 	.word	0x40012c00
 8004af8:	40000400 	.word	0x40000400
 8004afc:	40000800 	.word	0x40000800

08004b00 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e041      	b.n	8004b96 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d106      	bne.n	8004b2c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f839 	bl	8004b9e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	f000 faa6 	bl	8005090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bc80      	pop	{r7}
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d104      	bne.n	8004bce <HAL_TIM_IC_Start_IT+0x1e>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	e013      	b.n	8004bf6 <HAL_TIM_IC_Start_IT+0x46>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b04      	cmp	r3, #4
 8004bd2:	d104      	bne.n	8004bde <HAL_TIM_IC_Start_IT+0x2e>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	e00b      	b.n	8004bf6 <HAL_TIM_IC_Start_IT+0x46>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d104      	bne.n	8004bee <HAL_TIM_IC_Start_IT+0x3e>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	e003      	b.n	8004bf6 <HAL_TIM_IC_Start_IT+0x46>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d104      	bne.n	8004c08 <HAL_TIM_IC_Start_IT+0x58>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	e013      	b.n	8004c30 <HAL_TIM_IC_Start_IT+0x80>
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d104      	bne.n	8004c18 <HAL_TIM_IC_Start_IT+0x68>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	e00b      	b.n	8004c30 <HAL_TIM_IC_Start_IT+0x80>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	d104      	bne.n	8004c28 <HAL_TIM_IC_Start_IT+0x78>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e003      	b.n	8004c30 <HAL_TIM_IC_Start_IT+0x80>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c32:	7bbb      	ldrb	r3, [r7, #14]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d102      	bne.n	8004c3e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c38:	7b7b      	ldrb	r3, [r7, #13]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d001      	beq.n	8004c42 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e0b8      	b.n	8004db4 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d104      	bne.n	8004c52 <HAL_TIM_IC_Start_IT+0xa2>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c50:	e013      	b.n	8004c7a <HAL_TIM_IC_Start_IT+0xca>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_IC_Start_IT+0xb2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c60:	e00b      	b.n	8004c7a <HAL_TIM_IC_Start_IT+0xca>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_IC_Start_IT+0xc2>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c70:	e003      	b.n	8004c7a <HAL_TIM_IC_Start_IT+0xca>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2202      	movs	r2, #2
 8004c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_IC_Start_IT+0xda>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c88:	e013      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x102>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b04      	cmp	r3, #4
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_IC_Start_IT+0xea>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c98:	e00b      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x102>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	d104      	bne.n	8004caa <HAL_TIM_IC_Start_IT+0xfa>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca8:	e003      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x102>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2202      	movs	r2, #2
 8004cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b0c      	cmp	r3, #12
 8004cb6:	d841      	bhi.n	8004d3c <HAL_TIM_IC_Start_IT+0x18c>
 8004cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc0 <HAL_TIM_IC_Start_IT+0x110>)
 8004cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbe:	bf00      	nop
 8004cc0:	08004cf5 	.word	0x08004cf5
 8004cc4:	08004d3d 	.word	0x08004d3d
 8004cc8:	08004d3d 	.word	0x08004d3d
 8004ccc:	08004d3d 	.word	0x08004d3d
 8004cd0:	08004d07 	.word	0x08004d07
 8004cd4:	08004d3d 	.word	0x08004d3d
 8004cd8:	08004d3d 	.word	0x08004d3d
 8004cdc:	08004d3d 	.word	0x08004d3d
 8004ce0:	08004d19 	.word	0x08004d19
 8004ce4:	08004d3d 	.word	0x08004d3d
 8004ce8:	08004d3d 	.word	0x08004d3d
 8004cec:	08004d3d 	.word	0x08004d3d
 8004cf0:	08004d2b 	.word	0x08004d2b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68da      	ldr	r2, [r3, #12]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0202 	orr.w	r2, r2, #2
 8004d02:	60da      	str	r2, [r3, #12]
      break;
 8004d04:	e01d      	b.n	8004d42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0204 	orr.w	r2, r2, #4
 8004d14:	60da      	str	r2, [r3, #12]
      break;
 8004d16:	e014      	b.n	8004d42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0208 	orr.w	r2, r2, #8
 8004d26:	60da      	str	r2, [r3, #12]
      break;
 8004d28:	e00b      	b.n	8004d42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f042 0210 	orr.w	r2, r2, #16
 8004d38:	60da      	str	r2, [r3, #12]
      break;
 8004d3a:	e002      	b.n	8004d42 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d40:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d42:	7bfb      	ldrb	r3, [r7, #15]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d134      	bne.n	8004db2 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	6839      	ldr	r1, [r7, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fbae 	bl	80054b2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a18      	ldr	r2, [pc, #96]	@ (8004dbc <HAL_TIM_IC_Start_IT+0x20c>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d00e      	beq.n	8004d7e <HAL_TIM_IC_Start_IT+0x1ce>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d68:	d009      	beq.n	8004d7e <HAL_TIM_IC_Start_IT+0x1ce>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a14      	ldr	r2, [pc, #80]	@ (8004dc0 <HAL_TIM_IC_Start_IT+0x210>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d004      	beq.n	8004d7e <HAL_TIM_IC_Start_IT+0x1ce>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a12      	ldr	r2, [pc, #72]	@ (8004dc4 <HAL_TIM_IC_Start_IT+0x214>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d111      	bne.n	8004da2 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	2b06      	cmp	r3, #6
 8004d8e:	d010      	beq.n	8004db2 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0201 	orr.w	r2, r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da0:	e007      	b.n	8004db2 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f042 0201 	orr.w	r2, r2, #1
 8004db0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40000400 	.word	0x40000400
 8004dc4:	40000800 	.word	0x40000800

08004dc8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e088      	b.n	8004ef8 <HAL_TIM_IC_ConfigChannel+0x130>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d11b      	bne.n	8004e2c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004e04:	f000 f9b2 	bl	800516c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 020c 	bic.w	r2, r2, #12
 8004e16:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6999      	ldr	r1, [r3, #24]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	619a      	str	r2, [r3, #24]
 8004e2a:	e060      	b.n	8004eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d11c      	bne.n	8004e6c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004e42:	f000 fa1b 	bl	800527c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699a      	ldr	r2, [r3, #24]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e54:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6999      	ldr	r1, [r3, #24]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	021a      	lsls	r2, r3, #8
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	619a      	str	r2, [r3, #24]
 8004e6a:	e040      	b.n	8004eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b08      	cmp	r3, #8
 8004e70:	d11b      	bne.n	8004eaa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004e82:	f000 fa66 	bl	8005352 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	69da      	ldr	r2, [r3, #28]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f022 020c 	bic.w	r2, r2, #12
 8004e94:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	69d9      	ldr	r1, [r3, #28]
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	61da      	str	r2, [r3, #28]
 8004ea8:	e021      	b.n	8004eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b0c      	cmp	r3, #12
 8004eae:	d11c      	bne.n	8004eea <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004ec0:	f000 fa82 	bl	80053c8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	69da      	ldr	r2, [r3, #28]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004ed2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	69d9      	ldr	r1, [r3, #28]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	021a      	lsls	r2, r3, #8
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	61da      	str	r2, [r3, #28]
 8004ee8:	e001      	b.n	8004eee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_TIM_ConfigClockSource+0x1c>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e0b4      	b.n	8005086 <HAL_TIM_ConfigClockSource+0x186>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2202      	movs	r2, #2
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f54:	d03e      	beq.n	8004fd4 <HAL_TIM_ConfigClockSource+0xd4>
 8004f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f5a:	f200 8087 	bhi.w	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f62:	f000 8086 	beq.w	8005072 <HAL_TIM_ConfigClockSource+0x172>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f6a:	d87f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f6c:	2b70      	cmp	r3, #112	@ 0x70
 8004f6e:	d01a      	beq.n	8004fa6 <HAL_TIM_ConfigClockSource+0xa6>
 8004f70:	2b70      	cmp	r3, #112	@ 0x70
 8004f72:	d87b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f74:	2b60      	cmp	r3, #96	@ 0x60
 8004f76:	d050      	beq.n	800501a <HAL_TIM_ConfigClockSource+0x11a>
 8004f78:	2b60      	cmp	r3, #96	@ 0x60
 8004f7a:	d877      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f7c:	2b50      	cmp	r3, #80	@ 0x50
 8004f7e:	d03c      	beq.n	8004ffa <HAL_TIM_ConfigClockSource+0xfa>
 8004f80:	2b50      	cmp	r3, #80	@ 0x50
 8004f82:	d873      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f84:	2b40      	cmp	r3, #64	@ 0x40
 8004f86:	d058      	beq.n	800503a <HAL_TIM_ConfigClockSource+0x13a>
 8004f88:	2b40      	cmp	r3, #64	@ 0x40
 8004f8a:	d86f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b30      	cmp	r3, #48	@ 0x30
 8004f8e:	d064      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004f90:	2b30      	cmp	r3, #48	@ 0x30
 8004f92:	d86b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b20      	cmp	r3, #32
 8004f96:	d060      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004f98:	2b20      	cmp	r3, #32
 8004f9a:	d867      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d05c      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004fa0:	2b10      	cmp	r3, #16
 8004fa2:	d05a      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004fa4:	e062      	b.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fb6:	f000 fa5d 	bl	8005474 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	609a      	str	r2, [r3, #8]
      break;
 8004fd2:	e04f      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fe4:	f000 fa46 	bl	8005474 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ff6:	609a      	str	r2, [r3, #8]
      break;
 8004ff8:	e03c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005006:	461a      	mov	r2, r3
 8005008:	f000 f90a 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2150      	movs	r1, #80	@ 0x50
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fa14 	bl	8005440 <TIM_ITRx_SetConfig>
      break;
 8005018:	e02c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005026:	461a      	mov	r2, r3
 8005028:	f000 f964 	bl	80052f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2160      	movs	r1, #96	@ 0x60
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fa04 	bl	8005440 <TIM_ITRx_SetConfig>
      break;
 8005038:	e01c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005046:	461a      	mov	r2, r3
 8005048:	f000 f8ea 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2140      	movs	r1, #64	@ 0x40
 8005052:	4618      	mov	r0, r3
 8005054:	f000 f9f4 	bl	8005440 <TIM_ITRx_SetConfig>
      break;
 8005058:	e00c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4619      	mov	r1, r3
 8005064:	4610      	mov	r0, r2
 8005066:	f000 f9eb 	bl	8005440 <TIM_ITRx_SetConfig>
      break;
 800506a:	e003      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
      break;
 8005070:	e000      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005072:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005084:	7bfb      	ldrb	r3, [r7, #15]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a2f      	ldr	r2, [pc, #188]	@ (8005160 <TIM_Base_SetConfig+0xd0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d00b      	beq.n	80050c0 <TIM_Base_SetConfig+0x30>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ae:	d007      	beq.n	80050c0 <TIM_Base_SetConfig+0x30>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a2c      	ldr	r2, [pc, #176]	@ (8005164 <TIM_Base_SetConfig+0xd4>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d003      	beq.n	80050c0 <TIM_Base_SetConfig+0x30>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a2b      	ldr	r2, [pc, #172]	@ (8005168 <TIM_Base_SetConfig+0xd8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d108      	bne.n	80050d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a22      	ldr	r2, [pc, #136]	@ (8005160 <TIM_Base_SetConfig+0xd0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00b      	beq.n	80050f2 <TIM_Base_SetConfig+0x62>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050e0:	d007      	beq.n	80050f2 <TIM_Base_SetConfig+0x62>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005164 <TIM_Base_SetConfig+0xd4>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d003      	beq.n	80050f2 <TIM_Base_SetConfig+0x62>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005168 <TIM_Base_SetConfig+0xd8>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d108      	bne.n	8005104 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4313      	orrs	r3, r2
 8005102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a0d      	ldr	r2, [pc, #52]	@ (8005160 <TIM_Base_SetConfig+0xd0>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d103      	bne.n	8005138 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	f023 0201 	bic.w	r2, r3, #1
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	611a      	str	r2, [r3, #16]
  }
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr
 8005160:	40012c00 	.word	0x40012c00
 8005164:	40000400 	.word	0x40000400
 8005168:	40000800 	.word	0x40000800

0800516c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
 8005178:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6a1b      	ldr	r3, [r3, #32]
 800517e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f023 0201 	bic.w	r2, r3, #1
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4a1f      	ldr	r2, [pc, #124]	@ (8005214 <TIM_TI1_SetConfig+0xa8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00b      	beq.n	80051b2 <TIM_TI1_SetConfig+0x46>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a0:	d007      	beq.n	80051b2 <TIM_TI1_SetConfig+0x46>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <TIM_TI1_SetConfig+0xac>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_TI1_SetConfig+0x46>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4a1b      	ldr	r2, [pc, #108]	@ (800521c <TIM_TI1_SetConfig+0xb0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d101      	bne.n	80051b6 <TIM_TI1_SetConfig+0x4a>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <TIM_TI1_SetConfig+0x4c>
 80051b6:	2300      	movs	r3, #0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d008      	beq.n	80051ce <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f023 0303 	bic.w	r3, r3, #3
 80051c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]
 80051cc:	e003      	b.n	80051d6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f023 030a 	bic.w	r3, r3, #10
 80051f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	f003 030a 	and.w	r3, r3, #10
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	693a      	ldr	r2, [r7, #16]
 8005208:	621a      	str	r2, [r3, #32]
}
 800520a:	bf00      	nop
 800520c:	371c      	adds	r7, #28
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr
 8005214:	40012c00 	.word	0x40012c00
 8005218:	40000400 	.word	0x40000400
 800521c:	40000800 	.word	0x40000800

08005220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f023 0201 	bic.w	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800524a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f023 030a 	bic.w	r3, r3, #10
 800525c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	621a      	str	r2, [r3, #32]
}
 8005272:	bf00      	nop
 8005274:	371c      	adds	r7, #28
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr

0800527c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f023 0210 	bic.w	r2, r3, #16
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	021b      	lsls	r3, r3, #8
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	031b      	lsls	r3, r3, #12
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80052ce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	011b      	lsls	r3, r3, #4
 80052d4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	4313      	orrs	r3, r2
 80052dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	621a      	str	r2, [r3, #32]
}
 80052ea:	bf00      	nop
 80052ec:	371c      	adds	r7, #28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr

080052f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b087      	sub	sp, #28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	f023 0210 	bic.w	r2, r3, #16
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800531e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	031b      	lsls	r3, r3, #12
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005330:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	621a      	str	r2, [r3, #32]
}
 8005348:	bf00      	nop
 800534a:	371c      	adds	r7, #28
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr

08005352 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005352:	b480      	push	{r7}
 8005354:	b087      	sub	sp, #28
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
 800535e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f023 0303 	bic.w	r3, r3, #3
 800537e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800538e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	b2db      	uxtb	r3, r3
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053a2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	021b      	lsls	r3, r3, #8
 80053a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	621a      	str	r2, [r3, #32]
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bc80      	pop	{r7}
 80053c6:	4770      	bx	lr

080053c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
 80053d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	021b      	lsls	r3, r3, #8
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005406:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	031b      	lsls	r3, r3, #12
 800540c:	b29b      	uxth	r3, r3
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800541a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	031b      	lsls	r3, r3, #12
 8005420:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	621a      	str	r2, [r3, #32]
}
 8005436:	bf00      	nop
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005456:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005458:	683a      	ldr	r2, [r7, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	4313      	orrs	r3, r2
 800545e:	f043 0307 	orr.w	r3, r3, #7
 8005462:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	609a      	str	r2, [r3, #8]
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr

08005474 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800548e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	021a      	lsls	r2, r3, #8
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	431a      	orrs	r2, r3
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4313      	orrs	r3, r2
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	609a      	str	r2, [r3, #8]
}
 80054a8:	bf00      	nop
 80054aa:	371c      	adds	r7, #28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc80      	pop	{r7}
 80054b0:	4770      	bx	lr

080054b2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b087      	sub	sp, #28
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	f003 031f 	and.w	r3, r3, #31
 80054c4:	2201      	movs	r2, #1
 80054c6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a1a      	ldr	r2, [r3, #32]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	43db      	mvns	r3, r3
 80054d4:	401a      	ands	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a1a      	ldr	r2, [r3, #32]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	6879      	ldr	r1, [r7, #4]
 80054e6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ea:	431a      	orrs	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	621a      	str	r2, [r3, #32]
}
 80054f0:	bf00      	nop
 80054f2:	371c      	adds	r7, #28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bc80      	pop	{r7}
 80054f8:	4770      	bx	lr
	...

080054fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800550c:	2b01      	cmp	r3, #1
 800550e:	d101      	bne.n	8005514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005510:	2302      	movs	r3, #2
 8005512:	e046      	b.n	80055a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a16      	ldr	r2, [pc, #88]	@ (80055ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d00e      	beq.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005560:	d009      	beq.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a12      	ldr	r2, [pc, #72]	@ (80055b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d004      	beq.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a10      	ldr	r2, [pc, #64]	@ (80055b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d10c      	bne.n	8005590 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800557c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	4313      	orrs	r3, r2
 8005586:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bc80      	pop	{r7}
 80055aa:	4770      	bx	lr
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40000800 	.word	0x40000800

080055b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e042      	b.n	8005650 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d106      	bne.n	80055e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7fc fbf8 	bl	8001dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2224      	movs	r2, #36	@ 0x24
 80055e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f971 	bl	80058e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68da      	ldr	r2, [r3, #12]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b08a      	sub	sp, #40	@ 0x28
 800565c:	af02      	add	r7, sp, #8
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	603b      	str	r3, [r7, #0]
 8005664:	4613      	mov	r3, r2
 8005666:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005668:	2300      	movs	r3, #0
 800566a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b20      	cmp	r3, #32
 8005676:	d175      	bne.n	8005764 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <HAL_UART_Transmit+0x2c>
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e06e      	b.n	8005766 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2221      	movs	r2, #33	@ 0x21
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005696:	f7fc fc67 	bl	8001f68 <HAL_GetTick>
 800569a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	88fa      	ldrh	r2, [r7, #6]
 80056a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	88fa      	ldrh	r2, [r7, #6]
 80056a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b0:	d108      	bne.n	80056c4 <HAL_UART_Transmit+0x6c>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d104      	bne.n	80056c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	61bb      	str	r3, [r7, #24]
 80056c2:	e003      	b.n	80056cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056cc:	e02e      	b.n	800572c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2200      	movs	r2, #0
 80056d6:	2180      	movs	r1, #128	@ 0x80
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f848 	bl	800576e <UART_WaitOnFlagUntilTimeout>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d005      	beq.n	80056f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e03a      	b.n	8005766 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10b      	bne.n	800570e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005704:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	3302      	adds	r3, #2
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	e007      	b.n	800571e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	781a      	ldrb	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	3301      	adds	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1cb      	bne.n	80056ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2200      	movs	r2, #0
 800573e:	2140      	movs	r1, #64	@ 0x40
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 f814 	bl	800576e <UART_WaitOnFlagUntilTimeout>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2220      	movs	r2, #32
 8005750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e006      	b.n	8005766 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2220      	movs	r2, #32
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	e000      	b.n	8005766 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005764:	2302      	movs	r3, #2
  }
}
 8005766:	4618      	mov	r0, r3
 8005768:	3720      	adds	r7, #32
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	603b      	str	r3, [r7, #0]
 800577a:	4613      	mov	r3, r2
 800577c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800577e:	e03b      	b.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005786:	d037      	beq.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005788:	f7fc fbee 	bl	8001f68 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	6a3a      	ldr	r2, [r7, #32]
 8005794:	429a      	cmp	r2, r3
 8005796:	d302      	bcc.n	800579e <UART_WaitOnFlagUntilTimeout+0x30>
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e03a      	b.n	8005818 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d023      	beq.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b80      	cmp	r3, #128	@ 0x80
 80057b4:	d020      	beq.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	2b40      	cmp	r3, #64	@ 0x40
 80057ba:	d01d      	beq.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0308 	and.w	r3, r3, #8
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d116      	bne.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	617b      	str	r3, [r7, #20]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	617b      	str	r3, [r7, #20]
 80057de:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 f81d 	bl	8005820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2208      	movs	r2, #8
 80057ea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e00f      	b.n	8005818 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	4013      	ands	r3, r2
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	429a      	cmp	r2, r3
 8005806:	bf0c      	ite	eq
 8005808:	2301      	moveq	r3, #1
 800580a:	2300      	movne	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	461a      	mov	r2, r3
 8005810:	79fb      	ldrb	r3, [r7, #7]
 8005812:	429a      	cmp	r2, r3
 8005814:	d0b4      	beq.n	8005780 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b095      	sub	sp, #84	@ 0x54
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800583e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330c      	adds	r3, #12
 8005846:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005848:	643a      	str	r2, [r7, #64]	@ 0x40
 800584a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800584e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e5      	bne.n	8005828 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3314      	adds	r3, #20
 8005862:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	61fb      	str	r3, [r7, #28]
   return(result);
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3314      	adds	r3, #20
 800587a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800587c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800587e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e5      	bne.n	800585c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005894:	2b01      	cmp	r3, #1
 8005896:	d119      	bne.n	80058cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f023 0310 	bic.w	r3, r3, #16
 80058ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058b8:	61ba      	str	r2, [r7, #24]
 80058ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6979      	ldr	r1, [r7, #20]
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	613b      	str	r3, [r7, #16]
   return(result);
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e5      	bne.n	8005898 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058da:	bf00      	nop
 80058dc:	3754      	adds	r7, #84	@ 0x54
 80058de:	46bd      	mov	sp, r7
 80058e0:	bc80      	pop	{r7}
 80058e2:	4770      	bx	lr

080058e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800591e:	f023 030c 	bic.w	r3, r3, #12
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	68b9      	ldr	r1, [r7, #8]
 8005928:	430b      	orrs	r3, r1
 800592a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a2c      	ldr	r2, [pc, #176]	@ (80059f8 <UART_SetConfig+0x114>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d103      	bne.n	8005954 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800594c:	f7fe fe1c 	bl	8004588 <HAL_RCC_GetPCLK2Freq>
 8005950:	60f8      	str	r0, [r7, #12]
 8005952:	e002      	b.n	800595a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005954:	f7fe fe04 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005958:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4613      	mov	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	009a      	lsls	r2, r3, #2
 8005964:	441a      	add	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005970:	4a22      	ldr	r2, [pc, #136]	@ (80059fc <UART_SetConfig+0x118>)
 8005972:	fba2 2303 	umull	r2, r3, r2, r3
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	0119      	lsls	r1, r3, #4
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	009a      	lsls	r2, r3, #2
 8005984:	441a      	add	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005990:	4b1a      	ldr	r3, [pc, #104]	@ (80059fc <UART_SetConfig+0x118>)
 8005992:	fba3 0302 	umull	r0, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	2064      	movs	r0, #100	@ 0x64
 800599a:	fb00 f303 	mul.w	r3, r0, r3
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	3332      	adds	r3, #50	@ 0x32
 80059a4:	4a15      	ldr	r2, [pc, #84]	@ (80059fc <UART_SetConfig+0x118>)
 80059a6:	fba2 2303 	umull	r2, r3, r2, r3
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059b0:	4419      	add	r1, r3
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	009a      	lsls	r2, r3, #2
 80059bc:	441a      	add	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80059c8:	4b0c      	ldr	r3, [pc, #48]	@ (80059fc <UART_SetConfig+0x118>)
 80059ca:	fba3 0302 	umull	r0, r3, r3, r2
 80059ce:	095b      	lsrs	r3, r3, #5
 80059d0:	2064      	movs	r0, #100	@ 0x64
 80059d2:	fb00 f303 	mul.w	r3, r0, r3
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	011b      	lsls	r3, r3, #4
 80059da:	3332      	adds	r3, #50	@ 0x32
 80059dc:	4a07      	ldr	r2, [pc, #28]	@ (80059fc <UART_SetConfig+0x118>)
 80059de:	fba2 2303 	umull	r2, r3, r2, r3
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	f003 020f 	and.w	r2, r3, #15
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	440a      	add	r2, r1
 80059ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	40013800 	.word	0x40013800
 80059fc:	51eb851f 	.word	0x51eb851f

08005a00 <__cvt>:
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a06:	461d      	mov	r5, r3
 8005a08:	bfbb      	ittet	lt
 8005a0a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005a0e:	461d      	movlt	r5, r3
 8005a10:	2300      	movge	r3, #0
 8005a12:	232d      	movlt	r3, #45	@ 0x2d
 8005a14:	b088      	sub	sp, #32
 8005a16:	4614      	mov	r4, r2
 8005a18:	bfb8      	it	lt
 8005a1a:	4614      	movlt	r4, r2
 8005a1c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a1e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005a20:	7013      	strb	r3, [r2, #0]
 8005a22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a24:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005a28:	f023 0820 	bic.w	r8, r3, #32
 8005a2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a30:	d005      	beq.n	8005a3e <__cvt+0x3e>
 8005a32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a36:	d100      	bne.n	8005a3a <__cvt+0x3a>
 8005a38:	3601      	adds	r6, #1
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	e000      	b.n	8005a40 <__cvt+0x40>
 8005a3e:	2303      	movs	r3, #3
 8005a40:	aa07      	add	r2, sp, #28
 8005a42:	9204      	str	r2, [sp, #16]
 8005a44:	aa06      	add	r2, sp, #24
 8005a46:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005a4a:	e9cd 3600 	strd	r3, r6, [sp]
 8005a4e:	4622      	mov	r2, r4
 8005a50:	462b      	mov	r3, r5
 8005a52:	f001 f8b1 	bl	8006bb8 <_dtoa_r>
 8005a56:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a5a:	4607      	mov	r7, r0
 8005a5c:	d119      	bne.n	8005a92 <__cvt+0x92>
 8005a5e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005a60:	07db      	lsls	r3, r3, #31
 8005a62:	d50e      	bpl.n	8005a82 <__cvt+0x82>
 8005a64:	eb00 0906 	add.w	r9, r0, r6
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	4629      	mov	r1, r5
 8005a70:	f7fa ff9a 	bl	80009a8 <__aeabi_dcmpeq>
 8005a74:	b108      	cbz	r0, 8005a7a <__cvt+0x7a>
 8005a76:	f8cd 901c 	str.w	r9, [sp, #28]
 8005a7a:	2230      	movs	r2, #48	@ 0x30
 8005a7c:	9b07      	ldr	r3, [sp, #28]
 8005a7e:	454b      	cmp	r3, r9
 8005a80:	d31e      	bcc.n	8005ac0 <__cvt+0xc0>
 8005a82:	4638      	mov	r0, r7
 8005a84:	9b07      	ldr	r3, [sp, #28]
 8005a86:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005a88:	1bdb      	subs	r3, r3, r7
 8005a8a:	6013      	str	r3, [r2, #0]
 8005a8c:	b008      	add	sp, #32
 8005a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a92:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a96:	eb00 0906 	add.w	r9, r0, r6
 8005a9a:	d1e5      	bne.n	8005a68 <__cvt+0x68>
 8005a9c:	7803      	ldrb	r3, [r0, #0]
 8005a9e:	2b30      	cmp	r3, #48	@ 0x30
 8005aa0:	d10a      	bne.n	8005ab8 <__cvt+0xb8>
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	4629      	mov	r1, r5
 8005aaa:	f7fa ff7d 	bl	80009a8 <__aeabi_dcmpeq>
 8005aae:	b918      	cbnz	r0, 8005ab8 <__cvt+0xb8>
 8005ab0:	f1c6 0601 	rsb	r6, r6, #1
 8005ab4:	f8ca 6000 	str.w	r6, [sl]
 8005ab8:	f8da 3000 	ldr.w	r3, [sl]
 8005abc:	4499      	add	r9, r3
 8005abe:	e7d3      	b.n	8005a68 <__cvt+0x68>
 8005ac0:	1c59      	adds	r1, r3, #1
 8005ac2:	9107      	str	r1, [sp, #28]
 8005ac4:	701a      	strb	r2, [r3, #0]
 8005ac6:	e7d9      	b.n	8005a7c <__cvt+0x7c>

08005ac8 <__exponent>:
 8005ac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005aca:	2900      	cmp	r1, #0
 8005acc:	bfb6      	itet	lt
 8005ace:	232d      	movlt	r3, #45	@ 0x2d
 8005ad0:	232b      	movge	r3, #43	@ 0x2b
 8005ad2:	4249      	neglt	r1, r1
 8005ad4:	2909      	cmp	r1, #9
 8005ad6:	7002      	strb	r2, [r0, #0]
 8005ad8:	7043      	strb	r3, [r0, #1]
 8005ada:	dd29      	ble.n	8005b30 <__exponent+0x68>
 8005adc:	f10d 0307 	add.w	r3, sp, #7
 8005ae0:	461d      	mov	r5, r3
 8005ae2:	270a      	movs	r7, #10
 8005ae4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005ae8:	461a      	mov	r2, r3
 8005aea:	fb07 1416 	mls	r4, r7, r6, r1
 8005aee:	3430      	adds	r4, #48	@ 0x30
 8005af0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005af4:	460c      	mov	r4, r1
 8005af6:	2c63      	cmp	r4, #99	@ 0x63
 8005af8:	4631      	mov	r1, r6
 8005afa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005afe:	dcf1      	bgt.n	8005ae4 <__exponent+0x1c>
 8005b00:	3130      	adds	r1, #48	@ 0x30
 8005b02:	1e94      	subs	r4, r2, #2
 8005b04:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b08:	4623      	mov	r3, r4
 8005b0a:	1c41      	adds	r1, r0, #1
 8005b0c:	42ab      	cmp	r3, r5
 8005b0e:	d30a      	bcc.n	8005b26 <__exponent+0x5e>
 8005b10:	f10d 0309 	add.w	r3, sp, #9
 8005b14:	1a9b      	subs	r3, r3, r2
 8005b16:	42ac      	cmp	r4, r5
 8005b18:	bf88      	it	hi
 8005b1a:	2300      	movhi	r3, #0
 8005b1c:	3302      	adds	r3, #2
 8005b1e:	4403      	add	r3, r0
 8005b20:	1a18      	subs	r0, r3, r0
 8005b22:	b003      	add	sp, #12
 8005b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b26:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b2a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b2e:	e7ed      	b.n	8005b0c <__exponent+0x44>
 8005b30:	2330      	movs	r3, #48	@ 0x30
 8005b32:	3130      	adds	r1, #48	@ 0x30
 8005b34:	7083      	strb	r3, [r0, #2]
 8005b36:	70c1      	strb	r1, [r0, #3]
 8005b38:	1d03      	adds	r3, r0, #4
 8005b3a:	e7f1      	b.n	8005b20 <__exponent+0x58>

08005b3c <_printf_float>:
 8005b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b40:	b091      	sub	sp, #68	@ 0x44
 8005b42:	460c      	mov	r4, r1
 8005b44:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005b48:	4616      	mov	r6, r2
 8005b4a:	461f      	mov	r7, r3
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	f000 ff21 	bl	8006994 <_localeconv_r>
 8005b52:	6803      	ldr	r3, [r0, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	9308      	str	r3, [sp, #32]
 8005b58:	f7fa fafa 	bl	8000150 <strlen>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005b60:	f8d8 3000 	ldr.w	r3, [r8]
 8005b64:	9009      	str	r0, [sp, #36]	@ 0x24
 8005b66:	3307      	adds	r3, #7
 8005b68:	f023 0307 	bic.w	r3, r3, #7
 8005b6c:	f103 0208 	add.w	r2, r3, #8
 8005b70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b74:	f8d4 b000 	ldr.w	fp, [r4]
 8005b78:	f8c8 2000 	str.w	r2, [r8]
 8005b7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b86:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005b92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b96:	4b9c      	ldr	r3, [pc, #624]	@ (8005e08 <_printf_float+0x2cc>)
 8005b98:	f7fa ff38 	bl	8000a0c <__aeabi_dcmpun>
 8005b9c:	bb70      	cbnz	r0, 8005bfc <_printf_float+0xc0>
 8005b9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba6:	4b98      	ldr	r3, [pc, #608]	@ (8005e08 <_printf_float+0x2cc>)
 8005ba8:	f7fa ff12 	bl	80009d0 <__aeabi_dcmple>
 8005bac:	bb30      	cbnz	r0, 8005bfc <_printf_float+0xc0>
 8005bae:	2200      	movs	r2, #0
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	f7fa ff01 	bl	80009bc <__aeabi_dcmplt>
 8005bba:	b110      	cbz	r0, 8005bc2 <_printf_float+0x86>
 8005bbc:	232d      	movs	r3, #45	@ 0x2d
 8005bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bc2:	4a92      	ldr	r2, [pc, #584]	@ (8005e0c <_printf_float+0x2d0>)
 8005bc4:	4b92      	ldr	r3, [pc, #584]	@ (8005e10 <_printf_float+0x2d4>)
 8005bc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bca:	bf8c      	ite	hi
 8005bcc:	4690      	movhi	r8, r2
 8005bce:	4698      	movls	r8, r3
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	f04f 0900 	mov.w	r9, #0
 8005bd6:	6123      	str	r3, [r4, #16]
 8005bd8:	f02b 0304 	bic.w	r3, fp, #4
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	4633      	mov	r3, r6
 8005be0:	4621      	mov	r1, r4
 8005be2:	4628      	mov	r0, r5
 8005be4:	9700      	str	r7, [sp, #0]
 8005be6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005be8:	f000 f9d4 	bl	8005f94 <_printf_common>
 8005bec:	3001      	adds	r0, #1
 8005bee:	f040 8090 	bne.w	8005d12 <_printf_float+0x1d6>
 8005bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf6:	b011      	add	sp, #68	@ 0x44
 8005bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bfc:	4642      	mov	r2, r8
 8005bfe:	464b      	mov	r3, r9
 8005c00:	4640      	mov	r0, r8
 8005c02:	4649      	mov	r1, r9
 8005c04:	f7fa ff02 	bl	8000a0c <__aeabi_dcmpun>
 8005c08:	b148      	cbz	r0, 8005c1e <_printf_float+0xe2>
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	bfb8      	it	lt
 8005c10:	232d      	movlt	r3, #45	@ 0x2d
 8005c12:	4a80      	ldr	r2, [pc, #512]	@ (8005e14 <_printf_float+0x2d8>)
 8005c14:	bfb8      	it	lt
 8005c16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e18 <_printf_float+0x2dc>)
 8005c1c:	e7d3      	b.n	8005bc6 <_printf_float+0x8a>
 8005c1e:	6863      	ldr	r3, [r4, #4]
 8005c20:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	d13f      	bne.n	8005ca8 <_printf_float+0x16c>
 8005c28:	2306      	movs	r3, #6
 8005c2a:	6063      	str	r3, [r4, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005c32:	6023      	str	r3, [r4, #0]
 8005c34:	9206      	str	r2, [sp, #24]
 8005c36:	aa0e      	add	r2, sp, #56	@ 0x38
 8005c38:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005c3c:	aa0d      	add	r2, sp, #52	@ 0x34
 8005c3e:	9203      	str	r2, [sp, #12]
 8005c40:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005c44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005c48:	6863      	ldr	r3, [r4, #4]
 8005c4a:	4642      	mov	r2, r8
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	4628      	mov	r0, r5
 8005c50:	464b      	mov	r3, r9
 8005c52:	910a      	str	r1, [sp, #40]	@ 0x28
 8005c54:	f7ff fed4 	bl	8005a00 <__cvt>
 8005c58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c5a:	4680      	mov	r8, r0
 8005c5c:	2947      	cmp	r1, #71	@ 0x47
 8005c5e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005c60:	d128      	bne.n	8005cb4 <_printf_float+0x178>
 8005c62:	1cc8      	adds	r0, r1, #3
 8005c64:	db02      	blt.n	8005c6c <_printf_float+0x130>
 8005c66:	6863      	ldr	r3, [r4, #4]
 8005c68:	4299      	cmp	r1, r3
 8005c6a:	dd40      	ble.n	8005cee <_printf_float+0x1b2>
 8005c6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c70:	fa5f fa8a 	uxtb.w	sl, sl
 8005c74:	4652      	mov	r2, sl
 8005c76:	3901      	subs	r1, #1
 8005c78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8005c7e:	f7ff ff23 	bl	8005ac8 <__exponent>
 8005c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c84:	4681      	mov	r9, r0
 8005c86:	1813      	adds	r3, r2, r0
 8005c88:	2a01      	cmp	r2, #1
 8005c8a:	6123      	str	r3, [r4, #16]
 8005c8c:	dc02      	bgt.n	8005c94 <_printf_float+0x158>
 8005c8e:	6822      	ldr	r2, [r4, #0]
 8005c90:	07d2      	lsls	r2, r2, #31
 8005c92:	d501      	bpl.n	8005c98 <_printf_float+0x15c>
 8005c94:	3301      	adds	r3, #1
 8005c96:	6123      	str	r3, [r4, #16]
 8005c98:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d09e      	beq.n	8005bde <_printf_float+0xa2>
 8005ca0:	232d      	movs	r3, #45	@ 0x2d
 8005ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ca6:	e79a      	b.n	8005bde <_printf_float+0xa2>
 8005ca8:	2947      	cmp	r1, #71	@ 0x47
 8005caa:	d1bf      	bne.n	8005c2c <_printf_float+0xf0>
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1bd      	bne.n	8005c2c <_printf_float+0xf0>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e7ba      	b.n	8005c2a <_printf_float+0xee>
 8005cb4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cb8:	d9dc      	bls.n	8005c74 <_printf_float+0x138>
 8005cba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005cbe:	d118      	bne.n	8005cf2 <_printf_float+0x1b6>
 8005cc0:	2900      	cmp	r1, #0
 8005cc2:	6863      	ldr	r3, [r4, #4]
 8005cc4:	dd0b      	ble.n	8005cde <_printf_float+0x1a2>
 8005cc6:	6121      	str	r1, [r4, #16]
 8005cc8:	b913      	cbnz	r3, 8005cd0 <_printf_float+0x194>
 8005cca:	6822      	ldr	r2, [r4, #0]
 8005ccc:	07d0      	lsls	r0, r2, #31
 8005cce:	d502      	bpl.n	8005cd6 <_printf_float+0x19a>
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	440b      	add	r3, r1
 8005cd4:	6123      	str	r3, [r4, #16]
 8005cd6:	f04f 0900 	mov.w	r9, #0
 8005cda:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005cdc:	e7dc      	b.n	8005c98 <_printf_float+0x15c>
 8005cde:	b913      	cbnz	r3, 8005ce6 <_printf_float+0x1aa>
 8005ce0:	6822      	ldr	r2, [r4, #0]
 8005ce2:	07d2      	lsls	r2, r2, #31
 8005ce4:	d501      	bpl.n	8005cea <_printf_float+0x1ae>
 8005ce6:	3302      	adds	r3, #2
 8005ce8:	e7f4      	b.n	8005cd4 <_printf_float+0x198>
 8005cea:	2301      	movs	r3, #1
 8005cec:	e7f2      	b.n	8005cd4 <_printf_float+0x198>
 8005cee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005cf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cf4:	4299      	cmp	r1, r3
 8005cf6:	db05      	blt.n	8005d04 <_printf_float+0x1c8>
 8005cf8:	6823      	ldr	r3, [r4, #0]
 8005cfa:	6121      	str	r1, [r4, #16]
 8005cfc:	07d8      	lsls	r0, r3, #31
 8005cfe:	d5ea      	bpl.n	8005cd6 <_printf_float+0x19a>
 8005d00:	1c4b      	adds	r3, r1, #1
 8005d02:	e7e7      	b.n	8005cd4 <_printf_float+0x198>
 8005d04:	2900      	cmp	r1, #0
 8005d06:	bfcc      	ite	gt
 8005d08:	2201      	movgt	r2, #1
 8005d0a:	f1c1 0202 	rsble	r2, r1, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	e7e0      	b.n	8005cd4 <_printf_float+0x198>
 8005d12:	6823      	ldr	r3, [r4, #0]
 8005d14:	055a      	lsls	r2, r3, #21
 8005d16:	d407      	bmi.n	8005d28 <_printf_float+0x1ec>
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	4642      	mov	r2, r8
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	4628      	mov	r0, r5
 8005d20:	47b8      	blx	r7
 8005d22:	3001      	adds	r0, #1
 8005d24:	d12b      	bne.n	8005d7e <_printf_float+0x242>
 8005d26:	e764      	b.n	8005bf2 <_printf_float+0xb6>
 8005d28:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d2c:	f240 80dc 	bls.w	8005ee8 <_printf_float+0x3ac>
 8005d30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d34:	2200      	movs	r2, #0
 8005d36:	2300      	movs	r3, #0
 8005d38:	f7fa fe36 	bl	80009a8 <__aeabi_dcmpeq>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d033      	beq.n	8005da8 <_printf_float+0x26c>
 8005d40:	2301      	movs	r3, #1
 8005d42:	4631      	mov	r1, r6
 8005d44:	4628      	mov	r0, r5
 8005d46:	4a35      	ldr	r2, [pc, #212]	@ (8005e1c <_printf_float+0x2e0>)
 8005d48:	47b8      	blx	r7
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	f43f af51 	beq.w	8005bf2 <_printf_float+0xb6>
 8005d50:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005d54:	4543      	cmp	r3, r8
 8005d56:	db02      	blt.n	8005d5e <_printf_float+0x222>
 8005d58:	6823      	ldr	r3, [r4, #0]
 8005d5a:	07d8      	lsls	r0, r3, #31
 8005d5c:	d50f      	bpl.n	8005d7e <_printf_float+0x242>
 8005d5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d62:	4631      	mov	r1, r6
 8005d64:	4628      	mov	r0, r5
 8005d66:	47b8      	blx	r7
 8005d68:	3001      	adds	r0, #1
 8005d6a:	f43f af42 	beq.w	8005bf2 <_printf_float+0xb6>
 8005d6e:	f04f 0900 	mov.w	r9, #0
 8005d72:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d76:	f104 0a1a 	add.w	sl, r4, #26
 8005d7a:	45c8      	cmp	r8, r9
 8005d7c:	dc09      	bgt.n	8005d92 <_printf_float+0x256>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	079b      	lsls	r3, r3, #30
 8005d82:	f100 8102 	bmi.w	8005f8a <_printf_float+0x44e>
 8005d86:	68e0      	ldr	r0, [r4, #12]
 8005d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d8a:	4298      	cmp	r0, r3
 8005d8c:	bfb8      	it	lt
 8005d8e:	4618      	movlt	r0, r3
 8005d90:	e731      	b.n	8005bf6 <_printf_float+0xba>
 8005d92:	2301      	movs	r3, #1
 8005d94:	4652      	mov	r2, sl
 8005d96:	4631      	mov	r1, r6
 8005d98:	4628      	mov	r0, r5
 8005d9a:	47b8      	blx	r7
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	f43f af28 	beq.w	8005bf2 <_printf_float+0xb6>
 8005da2:	f109 0901 	add.w	r9, r9, #1
 8005da6:	e7e8      	b.n	8005d7a <_printf_float+0x23e>
 8005da8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	dc38      	bgt.n	8005e20 <_printf_float+0x2e4>
 8005dae:	2301      	movs	r3, #1
 8005db0:	4631      	mov	r1, r6
 8005db2:	4628      	mov	r0, r5
 8005db4:	4a19      	ldr	r2, [pc, #100]	@ (8005e1c <_printf_float+0x2e0>)
 8005db6:	47b8      	blx	r7
 8005db8:	3001      	adds	r0, #1
 8005dba:	f43f af1a 	beq.w	8005bf2 <_printf_float+0xb6>
 8005dbe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005dc2:	ea59 0303 	orrs.w	r3, r9, r3
 8005dc6:	d102      	bne.n	8005dce <_printf_float+0x292>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	07d9      	lsls	r1, r3, #31
 8005dcc:	d5d7      	bpl.n	8005d7e <_printf_float+0x242>
 8005dce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	f43f af0a 	beq.w	8005bf2 <_printf_float+0xb6>
 8005dde:	f04f 0a00 	mov.w	sl, #0
 8005de2:	f104 0b1a 	add.w	fp, r4, #26
 8005de6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005de8:	425b      	negs	r3, r3
 8005dea:	4553      	cmp	r3, sl
 8005dec:	dc01      	bgt.n	8005df2 <_printf_float+0x2b6>
 8005dee:	464b      	mov	r3, r9
 8005df0:	e793      	b.n	8005d1a <_printf_float+0x1de>
 8005df2:	2301      	movs	r3, #1
 8005df4:	465a      	mov	r2, fp
 8005df6:	4631      	mov	r1, r6
 8005df8:	4628      	mov	r0, r5
 8005dfa:	47b8      	blx	r7
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f43f aef8 	beq.w	8005bf2 <_printf_float+0xb6>
 8005e02:	f10a 0a01 	add.w	sl, sl, #1
 8005e06:	e7ee      	b.n	8005de6 <_printf_float+0x2aa>
 8005e08:	7fefffff 	.word	0x7fefffff
 8005e0c:	0800a1ea 	.word	0x0800a1ea
 8005e10:	0800a1e6 	.word	0x0800a1e6
 8005e14:	0800a1f2 	.word	0x0800a1f2
 8005e18:	0800a1ee 	.word	0x0800a1ee
 8005e1c:	0800a1f6 	.word	0x0800a1f6
 8005e20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e22:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005e26:	4553      	cmp	r3, sl
 8005e28:	bfa8      	it	ge
 8005e2a:	4653      	movge	r3, sl
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	4699      	mov	r9, r3
 8005e30:	dc36      	bgt.n	8005ea0 <_printf_float+0x364>
 8005e32:	f04f 0b00 	mov.w	fp, #0
 8005e36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e3a:	f104 021a 	add.w	r2, r4, #26
 8005e3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e40:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e42:	eba3 0309 	sub.w	r3, r3, r9
 8005e46:	455b      	cmp	r3, fp
 8005e48:	dc31      	bgt.n	8005eae <_printf_float+0x372>
 8005e4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e4c:	459a      	cmp	sl, r3
 8005e4e:	dc3a      	bgt.n	8005ec6 <_printf_float+0x38a>
 8005e50:	6823      	ldr	r3, [r4, #0]
 8005e52:	07da      	lsls	r2, r3, #31
 8005e54:	d437      	bmi.n	8005ec6 <_printf_float+0x38a>
 8005e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e58:	ebaa 0903 	sub.w	r9, sl, r3
 8005e5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e5e:	ebaa 0303 	sub.w	r3, sl, r3
 8005e62:	4599      	cmp	r9, r3
 8005e64:	bfa8      	it	ge
 8005e66:	4699      	movge	r9, r3
 8005e68:	f1b9 0f00 	cmp.w	r9, #0
 8005e6c:	dc33      	bgt.n	8005ed6 <_printf_float+0x39a>
 8005e6e:	f04f 0800 	mov.w	r8, #0
 8005e72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e76:	f104 0b1a 	add.w	fp, r4, #26
 8005e7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e7c:	ebaa 0303 	sub.w	r3, sl, r3
 8005e80:	eba3 0309 	sub.w	r3, r3, r9
 8005e84:	4543      	cmp	r3, r8
 8005e86:	f77f af7a 	ble.w	8005d7e <_printf_float+0x242>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	465a      	mov	r2, fp
 8005e8e:	4631      	mov	r1, r6
 8005e90:	4628      	mov	r0, r5
 8005e92:	47b8      	blx	r7
 8005e94:	3001      	adds	r0, #1
 8005e96:	f43f aeac 	beq.w	8005bf2 <_printf_float+0xb6>
 8005e9a:	f108 0801 	add.w	r8, r8, #1
 8005e9e:	e7ec      	b.n	8005e7a <_printf_float+0x33e>
 8005ea0:	4642      	mov	r2, r8
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	47b8      	blx	r7
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	d1c2      	bne.n	8005e32 <_printf_float+0x2f6>
 8005eac:	e6a1      	b.n	8005bf2 <_printf_float+0xb6>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005eb6:	47b8      	blx	r7
 8005eb8:	3001      	adds	r0, #1
 8005eba:	f43f ae9a 	beq.w	8005bf2 <_printf_float+0xb6>
 8005ebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ec0:	f10b 0b01 	add.w	fp, fp, #1
 8005ec4:	e7bb      	b.n	8005e3e <_printf_float+0x302>
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ecc:	4628      	mov	r0, r5
 8005ece:	47b8      	blx	r7
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d1c0      	bne.n	8005e56 <_printf_float+0x31a>
 8005ed4:	e68d      	b.n	8005bf2 <_printf_float+0xb6>
 8005ed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ed8:	464b      	mov	r3, r9
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	4442      	add	r2, r8
 8005ee0:	47b8      	blx	r7
 8005ee2:	3001      	adds	r0, #1
 8005ee4:	d1c3      	bne.n	8005e6e <_printf_float+0x332>
 8005ee6:	e684      	b.n	8005bf2 <_printf_float+0xb6>
 8005ee8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005eec:	f1ba 0f01 	cmp.w	sl, #1
 8005ef0:	dc01      	bgt.n	8005ef6 <_printf_float+0x3ba>
 8005ef2:	07db      	lsls	r3, r3, #31
 8005ef4:	d536      	bpl.n	8005f64 <_printf_float+0x428>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	4642      	mov	r2, r8
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	f43f ae76 	beq.w	8005bf2 <_printf_float+0xb6>
 8005f06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	47b8      	blx	r7
 8005f10:	3001      	adds	r0, #1
 8005f12:	f43f ae6e 	beq.w	8005bf2 <_printf_float+0xb6>
 8005f16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f22:	f7fa fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8005f26:	b9c0      	cbnz	r0, 8005f5a <_printf_float+0x41e>
 8005f28:	4653      	mov	r3, sl
 8005f2a:	f108 0201 	add.w	r2, r8, #1
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4628      	mov	r0, r5
 8005f32:	47b8      	blx	r7
 8005f34:	3001      	adds	r0, #1
 8005f36:	d10c      	bne.n	8005f52 <_printf_float+0x416>
 8005f38:	e65b      	b.n	8005bf2 <_printf_float+0xb6>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	465a      	mov	r2, fp
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b8      	blx	r7
 8005f44:	3001      	adds	r0, #1
 8005f46:	f43f ae54 	beq.w	8005bf2 <_printf_float+0xb6>
 8005f4a:	f108 0801 	add.w	r8, r8, #1
 8005f4e:	45d0      	cmp	r8, sl
 8005f50:	dbf3      	blt.n	8005f3a <_printf_float+0x3fe>
 8005f52:	464b      	mov	r3, r9
 8005f54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f58:	e6e0      	b.n	8005d1c <_printf_float+0x1e0>
 8005f5a:	f04f 0800 	mov.w	r8, #0
 8005f5e:	f104 0b1a 	add.w	fp, r4, #26
 8005f62:	e7f4      	b.n	8005f4e <_printf_float+0x412>
 8005f64:	2301      	movs	r3, #1
 8005f66:	4642      	mov	r2, r8
 8005f68:	e7e1      	b.n	8005f2e <_printf_float+0x3f2>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	464a      	mov	r2, r9
 8005f6e:	4631      	mov	r1, r6
 8005f70:	4628      	mov	r0, r5
 8005f72:	47b8      	blx	r7
 8005f74:	3001      	adds	r0, #1
 8005f76:	f43f ae3c 	beq.w	8005bf2 <_printf_float+0xb6>
 8005f7a:	f108 0801 	add.w	r8, r8, #1
 8005f7e:	68e3      	ldr	r3, [r4, #12]
 8005f80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005f82:	1a5b      	subs	r3, r3, r1
 8005f84:	4543      	cmp	r3, r8
 8005f86:	dcf0      	bgt.n	8005f6a <_printf_float+0x42e>
 8005f88:	e6fd      	b.n	8005d86 <_printf_float+0x24a>
 8005f8a:	f04f 0800 	mov.w	r8, #0
 8005f8e:	f104 0919 	add.w	r9, r4, #25
 8005f92:	e7f4      	b.n	8005f7e <_printf_float+0x442>

08005f94 <_printf_common>:
 8005f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f98:	4616      	mov	r6, r2
 8005f9a:	4698      	mov	r8, r3
 8005f9c:	688a      	ldr	r2, [r1, #8]
 8005f9e:	690b      	ldr	r3, [r1, #16]
 8005fa0:	4607      	mov	r7, r0
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	bfb8      	it	lt
 8005fa6:	4613      	movlt	r3, r2
 8005fa8:	6033      	str	r3, [r6, #0]
 8005faa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fae:	460c      	mov	r4, r1
 8005fb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fb4:	b10a      	cbz	r2, 8005fba <_printf_common+0x26>
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	6033      	str	r3, [r6, #0]
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	0699      	lsls	r1, r3, #26
 8005fbe:	bf42      	ittt	mi
 8005fc0:	6833      	ldrmi	r3, [r6, #0]
 8005fc2:	3302      	addmi	r3, #2
 8005fc4:	6033      	strmi	r3, [r6, #0]
 8005fc6:	6825      	ldr	r5, [r4, #0]
 8005fc8:	f015 0506 	ands.w	r5, r5, #6
 8005fcc:	d106      	bne.n	8005fdc <_printf_common+0x48>
 8005fce:	f104 0a19 	add.w	sl, r4, #25
 8005fd2:	68e3      	ldr	r3, [r4, #12]
 8005fd4:	6832      	ldr	r2, [r6, #0]
 8005fd6:	1a9b      	subs	r3, r3, r2
 8005fd8:	42ab      	cmp	r3, r5
 8005fda:	dc2b      	bgt.n	8006034 <_printf_common+0xa0>
 8005fdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fe0:	6822      	ldr	r2, [r4, #0]
 8005fe2:	3b00      	subs	r3, #0
 8005fe4:	bf18      	it	ne
 8005fe6:	2301      	movne	r3, #1
 8005fe8:	0692      	lsls	r2, r2, #26
 8005fea:	d430      	bmi.n	800604e <_printf_common+0xba>
 8005fec:	4641      	mov	r1, r8
 8005fee:	4638      	mov	r0, r7
 8005ff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ff4:	47c8      	blx	r9
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d023      	beq.n	8006042 <_printf_common+0xae>
 8005ffa:	6823      	ldr	r3, [r4, #0]
 8005ffc:	6922      	ldr	r2, [r4, #16]
 8005ffe:	f003 0306 	and.w	r3, r3, #6
 8006002:	2b04      	cmp	r3, #4
 8006004:	bf14      	ite	ne
 8006006:	2500      	movne	r5, #0
 8006008:	6833      	ldreq	r3, [r6, #0]
 800600a:	f04f 0600 	mov.w	r6, #0
 800600e:	bf08      	it	eq
 8006010:	68e5      	ldreq	r5, [r4, #12]
 8006012:	f104 041a 	add.w	r4, r4, #26
 8006016:	bf08      	it	eq
 8006018:	1aed      	subeq	r5, r5, r3
 800601a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800601e:	bf08      	it	eq
 8006020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006024:	4293      	cmp	r3, r2
 8006026:	bfc4      	itt	gt
 8006028:	1a9b      	subgt	r3, r3, r2
 800602a:	18ed      	addgt	r5, r5, r3
 800602c:	42b5      	cmp	r5, r6
 800602e:	d11a      	bne.n	8006066 <_printf_common+0xd2>
 8006030:	2000      	movs	r0, #0
 8006032:	e008      	b.n	8006046 <_printf_common+0xb2>
 8006034:	2301      	movs	r3, #1
 8006036:	4652      	mov	r2, sl
 8006038:	4641      	mov	r1, r8
 800603a:	4638      	mov	r0, r7
 800603c:	47c8      	blx	r9
 800603e:	3001      	adds	r0, #1
 8006040:	d103      	bne.n	800604a <_printf_common+0xb6>
 8006042:	f04f 30ff 	mov.w	r0, #4294967295
 8006046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800604a:	3501      	adds	r5, #1
 800604c:	e7c1      	b.n	8005fd2 <_printf_common+0x3e>
 800604e:	2030      	movs	r0, #48	@ 0x30
 8006050:	18e1      	adds	r1, r4, r3
 8006052:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006056:	1c5a      	adds	r2, r3, #1
 8006058:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800605c:	4422      	add	r2, r4
 800605e:	3302      	adds	r3, #2
 8006060:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006064:	e7c2      	b.n	8005fec <_printf_common+0x58>
 8006066:	2301      	movs	r3, #1
 8006068:	4622      	mov	r2, r4
 800606a:	4641      	mov	r1, r8
 800606c:	4638      	mov	r0, r7
 800606e:	47c8      	blx	r9
 8006070:	3001      	adds	r0, #1
 8006072:	d0e6      	beq.n	8006042 <_printf_common+0xae>
 8006074:	3601      	adds	r6, #1
 8006076:	e7d9      	b.n	800602c <_printf_common+0x98>

08006078 <_printf_i>:
 8006078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800607c:	7e0f      	ldrb	r7, [r1, #24]
 800607e:	4691      	mov	r9, r2
 8006080:	2f78      	cmp	r7, #120	@ 0x78
 8006082:	4680      	mov	r8, r0
 8006084:	460c      	mov	r4, r1
 8006086:	469a      	mov	sl, r3
 8006088:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800608a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800608e:	d807      	bhi.n	80060a0 <_printf_i+0x28>
 8006090:	2f62      	cmp	r7, #98	@ 0x62
 8006092:	d80a      	bhi.n	80060aa <_printf_i+0x32>
 8006094:	2f00      	cmp	r7, #0
 8006096:	f000 80d1 	beq.w	800623c <_printf_i+0x1c4>
 800609a:	2f58      	cmp	r7, #88	@ 0x58
 800609c:	f000 80b8 	beq.w	8006210 <_printf_i+0x198>
 80060a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060a8:	e03a      	b.n	8006120 <_printf_i+0xa8>
 80060aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060ae:	2b15      	cmp	r3, #21
 80060b0:	d8f6      	bhi.n	80060a0 <_printf_i+0x28>
 80060b2:	a101      	add	r1, pc, #4	@ (adr r1, 80060b8 <_printf_i+0x40>)
 80060b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060b8:	08006111 	.word	0x08006111
 80060bc:	08006125 	.word	0x08006125
 80060c0:	080060a1 	.word	0x080060a1
 80060c4:	080060a1 	.word	0x080060a1
 80060c8:	080060a1 	.word	0x080060a1
 80060cc:	080060a1 	.word	0x080060a1
 80060d0:	08006125 	.word	0x08006125
 80060d4:	080060a1 	.word	0x080060a1
 80060d8:	080060a1 	.word	0x080060a1
 80060dc:	080060a1 	.word	0x080060a1
 80060e0:	080060a1 	.word	0x080060a1
 80060e4:	08006223 	.word	0x08006223
 80060e8:	0800614f 	.word	0x0800614f
 80060ec:	080061dd 	.word	0x080061dd
 80060f0:	080060a1 	.word	0x080060a1
 80060f4:	080060a1 	.word	0x080060a1
 80060f8:	08006245 	.word	0x08006245
 80060fc:	080060a1 	.word	0x080060a1
 8006100:	0800614f 	.word	0x0800614f
 8006104:	080060a1 	.word	0x080060a1
 8006108:	080060a1 	.word	0x080060a1
 800610c:	080061e5 	.word	0x080061e5
 8006110:	6833      	ldr	r3, [r6, #0]
 8006112:	1d1a      	adds	r2, r3, #4
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6032      	str	r2, [r6, #0]
 8006118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800611c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006120:	2301      	movs	r3, #1
 8006122:	e09c      	b.n	800625e <_printf_i+0x1e6>
 8006124:	6833      	ldr	r3, [r6, #0]
 8006126:	6820      	ldr	r0, [r4, #0]
 8006128:	1d19      	adds	r1, r3, #4
 800612a:	6031      	str	r1, [r6, #0]
 800612c:	0606      	lsls	r6, r0, #24
 800612e:	d501      	bpl.n	8006134 <_printf_i+0xbc>
 8006130:	681d      	ldr	r5, [r3, #0]
 8006132:	e003      	b.n	800613c <_printf_i+0xc4>
 8006134:	0645      	lsls	r5, r0, #25
 8006136:	d5fb      	bpl.n	8006130 <_printf_i+0xb8>
 8006138:	f9b3 5000 	ldrsh.w	r5, [r3]
 800613c:	2d00      	cmp	r5, #0
 800613e:	da03      	bge.n	8006148 <_printf_i+0xd0>
 8006140:	232d      	movs	r3, #45	@ 0x2d
 8006142:	426d      	negs	r5, r5
 8006144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006148:	230a      	movs	r3, #10
 800614a:	4858      	ldr	r0, [pc, #352]	@ (80062ac <_printf_i+0x234>)
 800614c:	e011      	b.n	8006172 <_printf_i+0xfa>
 800614e:	6821      	ldr	r1, [r4, #0]
 8006150:	6833      	ldr	r3, [r6, #0]
 8006152:	0608      	lsls	r0, r1, #24
 8006154:	f853 5b04 	ldr.w	r5, [r3], #4
 8006158:	d402      	bmi.n	8006160 <_printf_i+0xe8>
 800615a:	0649      	lsls	r1, r1, #25
 800615c:	bf48      	it	mi
 800615e:	b2ad      	uxthmi	r5, r5
 8006160:	2f6f      	cmp	r7, #111	@ 0x6f
 8006162:	6033      	str	r3, [r6, #0]
 8006164:	bf14      	ite	ne
 8006166:	230a      	movne	r3, #10
 8006168:	2308      	moveq	r3, #8
 800616a:	4850      	ldr	r0, [pc, #320]	@ (80062ac <_printf_i+0x234>)
 800616c:	2100      	movs	r1, #0
 800616e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006172:	6866      	ldr	r6, [r4, #4]
 8006174:	2e00      	cmp	r6, #0
 8006176:	60a6      	str	r6, [r4, #8]
 8006178:	db05      	blt.n	8006186 <_printf_i+0x10e>
 800617a:	6821      	ldr	r1, [r4, #0]
 800617c:	432e      	orrs	r6, r5
 800617e:	f021 0104 	bic.w	r1, r1, #4
 8006182:	6021      	str	r1, [r4, #0]
 8006184:	d04b      	beq.n	800621e <_printf_i+0x1a6>
 8006186:	4616      	mov	r6, r2
 8006188:	fbb5 f1f3 	udiv	r1, r5, r3
 800618c:	fb03 5711 	mls	r7, r3, r1, r5
 8006190:	5dc7      	ldrb	r7, [r0, r7]
 8006192:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006196:	462f      	mov	r7, r5
 8006198:	42bb      	cmp	r3, r7
 800619a:	460d      	mov	r5, r1
 800619c:	d9f4      	bls.n	8006188 <_printf_i+0x110>
 800619e:	2b08      	cmp	r3, #8
 80061a0:	d10b      	bne.n	80061ba <_printf_i+0x142>
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	07df      	lsls	r7, r3, #31
 80061a6:	d508      	bpl.n	80061ba <_printf_i+0x142>
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	6861      	ldr	r1, [r4, #4]
 80061ac:	4299      	cmp	r1, r3
 80061ae:	bfde      	ittt	le
 80061b0:	2330      	movle	r3, #48	@ 0x30
 80061b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061ba:	1b92      	subs	r2, r2, r6
 80061bc:	6122      	str	r2, [r4, #16]
 80061be:	464b      	mov	r3, r9
 80061c0:	4621      	mov	r1, r4
 80061c2:	4640      	mov	r0, r8
 80061c4:	f8cd a000 	str.w	sl, [sp]
 80061c8:	aa03      	add	r2, sp, #12
 80061ca:	f7ff fee3 	bl	8005f94 <_printf_common>
 80061ce:	3001      	adds	r0, #1
 80061d0:	d14a      	bne.n	8006268 <_printf_i+0x1f0>
 80061d2:	f04f 30ff 	mov.w	r0, #4294967295
 80061d6:	b004      	add	sp, #16
 80061d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	f043 0320 	orr.w	r3, r3, #32
 80061e2:	6023      	str	r3, [r4, #0]
 80061e4:	2778      	movs	r7, #120	@ 0x78
 80061e6:	4832      	ldr	r0, [pc, #200]	@ (80062b0 <_printf_i+0x238>)
 80061e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	6831      	ldr	r1, [r6, #0]
 80061f0:	061f      	lsls	r7, r3, #24
 80061f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80061f6:	d402      	bmi.n	80061fe <_printf_i+0x186>
 80061f8:	065f      	lsls	r7, r3, #25
 80061fa:	bf48      	it	mi
 80061fc:	b2ad      	uxthmi	r5, r5
 80061fe:	6031      	str	r1, [r6, #0]
 8006200:	07d9      	lsls	r1, r3, #31
 8006202:	bf44      	itt	mi
 8006204:	f043 0320 	orrmi.w	r3, r3, #32
 8006208:	6023      	strmi	r3, [r4, #0]
 800620a:	b11d      	cbz	r5, 8006214 <_printf_i+0x19c>
 800620c:	2310      	movs	r3, #16
 800620e:	e7ad      	b.n	800616c <_printf_i+0xf4>
 8006210:	4826      	ldr	r0, [pc, #152]	@ (80062ac <_printf_i+0x234>)
 8006212:	e7e9      	b.n	80061e8 <_printf_i+0x170>
 8006214:	6823      	ldr	r3, [r4, #0]
 8006216:	f023 0320 	bic.w	r3, r3, #32
 800621a:	6023      	str	r3, [r4, #0]
 800621c:	e7f6      	b.n	800620c <_printf_i+0x194>
 800621e:	4616      	mov	r6, r2
 8006220:	e7bd      	b.n	800619e <_printf_i+0x126>
 8006222:	6833      	ldr	r3, [r6, #0]
 8006224:	6825      	ldr	r5, [r4, #0]
 8006226:	1d18      	adds	r0, r3, #4
 8006228:	6961      	ldr	r1, [r4, #20]
 800622a:	6030      	str	r0, [r6, #0]
 800622c:	062e      	lsls	r6, r5, #24
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	d501      	bpl.n	8006236 <_printf_i+0x1be>
 8006232:	6019      	str	r1, [r3, #0]
 8006234:	e002      	b.n	800623c <_printf_i+0x1c4>
 8006236:	0668      	lsls	r0, r5, #25
 8006238:	d5fb      	bpl.n	8006232 <_printf_i+0x1ba>
 800623a:	8019      	strh	r1, [r3, #0]
 800623c:	2300      	movs	r3, #0
 800623e:	4616      	mov	r6, r2
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	e7bc      	b.n	80061be <_printf_i+0x146>
 8006244:	6833      	ldr	r3, [r6, #0]
 8006246:	2100      	movs	r1, #0
 8006248:	1d1a      	adds	r2, r3, #4
 800624a:	6032      	str	r2, [r6, #0]
 800624c:	681e      	ldr	r6, [r3, #0]
 800624e:	6862      	ldr	r2, [r4, #4]
 8006250:	4630      	mov	r0, r6
 8006252:	f000 fc16 	bl	8006a82 <memchr>
 8006256:	b108      	cbz	r0, 800625c <_printf_i+0x1e4>
 8006258:	1b80      	subs	r0, r0, r6
 800625a:	6060      	str	r0, [r4, #4]
 800625c:	6863      	ldr	r3, [r4, #4]
 800625e:	6123      	str	r3, [r4, #16]
 8006260:	2300      	movs	r3, #0
 8006262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006266:	e7aa      	b.n	80061be <_printf_i+0x146>
 8006268:	4632      	mov	r2, r6
 800626a:	4649      	mov	r1, r9
 800626c:	4640      	mov	r0, r8
 800626e:	6923      	ldr	r3, [r4, #16]
 8006270:	47d0      	blx	sl
 8006272:	3001      	adds	r0, #1
 8006274:	d0ad      	beq.n	80061d2 <_printf_i+0x15a>
 8006276:	6823      	ldr	r3, [r4, #0]
 8006278:	079b      	lsls	r3, r3, #30
 800627a:	d413      	bmi.n	80062a4 <_printf_i+0x22c>
 800627c:	68e0      	ldr	r0, [r4, #12]
 800627e:	9b03      	ldr	r3, [sp, #12]
 8006280:	4298      	cmp	r0, r3
 8006282:	bfb8      	it	lt
 8006284:	4618      	movlt	r0, r3
 8006286:	e7a6      	b.n	80061d6 <_printf_i+0x15e>
 8006288:	2301      	movs	r3, #1
 800628a:	4632      	mov	r2, r6
 800628c:	4649      	mov	r1, r9
 800628e:	4640      	mov	r0, r8
 8006290:	47d0      	blx	sl
 8006292:	3001      	adds	r0, #1
 8006294:	d09d      	beq.n	80061d2 <_printf_i+0x15a>
 8006296:	3501      	adds	r5, #1
 8006298:	68e3      	ldr	r3, [r4, #12]
 800629a:	9903      	ldr	r1, [sp, #12]
 800629c:	1a5b      	subs	r3, r3, r1
 800629e:	42ab      	cmp	r3, r5
 80062a0:	dcf2      	bgt.n	8006288 <_printf_i+0x210>
 80062a2:	e7eb      	b.n	800627c <_printf_i+0x204>
 80062a4:	2500      	movs	r5, #0
 80062a6:	f104 0619 	add.w	r6, r4, #25
 80062aa:	e7f5      	b.n	8006298 <_printf_i+0x220>
 80062ac:	0800a1f8 	.word	0x0800a1f8
 80062b0:	0800a209 	.word	0x0800a209

080062b4 <_scanf_float>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	b087      	sub	sp, #28
 80062ba:	9303      	str	r3, [sp, #12]
 80062bc:	688b      	ldr	r3, [r1, #8]
 80062be:	4691      	mov	r9, r2
 80062c0:	1e5a      	subs	r2, r3, #1
 80062c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80062c6:	bf82      	ittt	hi
 80062c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80062cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80062d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80062d4:	460a      	mov	r2, r1
 80062d6:	f04f 0500 	mov.w	r5, #0
 80062da:	bf88      	it	hi
 80062dc:	608b      	strhi	r3, [r1, #8]
 80062de:	680b      	ldr	r3, [r1, #0]
 80062e0:	4680      	mov	r8, r0
 80062e2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80062e6:	f842 3b1c 	str.w	r3, [r2], #28
 80062ea:	460c      	mov	r4, r1
 80062ec:	bf98      	it	ls
 80062ee:	f04f 0b00 	movls.w	fp, #0
 80062f2:	4616      	mov	r6, r2
 80062f4:	46aa      	mov	sl, r5
 80062f6:	462f      	mov	r7, r5
 80062f8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80062fc:	9201      	str	r2, [sp, #4]
 80062fe:	9502      	str	r5, [sp, #8]
 8006300:	68a2      	ldr	r2, [r4, #8]
 8006302:	b15a      	cbz	r2, 800631c <_scanf_float+0x68>
 8006304:	f8d9 3000 	ldr.w	r3, [r9]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	2b4e      	cmp	r3, #78	@ 0x4e
 800630c:	d862      	bhi.n	80063d4 <_scanf_float+0x120>
 800630e:	2b40      	cmp	r3, #64	@ 0x40
 8006310:	d83a      	bhi.n	8006388 <_scanf_float+0xd4>
 8006312:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006316:	b2c8      	uxtb	r0, r1
 8006318:	280e      	cmp	r0, #14
 800631a:	d938      	bls.n	800638e <_scanf_float+0xda>
 800631c:	b11f      	cbz	r7, 8006326 <_scanf_float+0x72>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	f10a 3aff 	add.w	sl, sl, #4294967295
 800632a:	f1ba 0f01 	cmp.w	sl, #1
 800632e:	f200 8114 	bhi.w	800655a <_scanf_float+0x2a6>
 8006332:	9b01      	ldr	r3, [sp, #4]
 8006334:	429e      	cmp	r6, r3
 8006336:	f200 8105 	bhi.w	8006544 <_scanf_float+0x290>
 800633a:	2001      	movs	r0, #1
 800633c:	b007      	add	sp, #28
 800633e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006342:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006346:	2a0d      	cmp	r2, #13
 8006348:	d8e8      	bhi.n	800631c <_scanf_float+0x68>
 800634a:	a101      	add	r1, pc, #4	@ (adr r1, 8006350 <_scanf_float+0x9c>)
 800634c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006350:	08006499 	.word	0x08006499
 8006354:	0800631d 	.word	0x0800631d
 8006358:	0800631d 	.word	0x0800631d
 800635c:	0800631d 	.word	0x0800631d
 8006360:	080064f5 	.word	0x080064f5
 8006364:	080064cf 	.word	0x080064cf
 8006368:	0800631d 	.word	0x0800631d
 800636c:	0800631d 	.word	0x0800631d
 8006370:	080064a7 	.word	0x080064a7
 8006374:	0800631d 	.word	0x0800631d
 8006378:	0800631d 	.word	0x0800631d
 800637c:	0800631d 	.word	0x0800631d
 8006380:	0800631d 	.word	0x0800631d
 8006384:	08006463 	.word	0x08006463
 8006388:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800638c:	e7db      	b.n	8006346 <_scanf_float+0x92>
 800638e:	290e      	cmp	r1, #14
 8006390:	d8c4      	bhi.n	800631c <_scanf_float+0x68>
 8006392:	a001      	add	r0, pc, #4	@ (adr r0, 8006398 <_scanf_float+0xe4>)
 8006394:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006398:	08006453 	.word	0x08006453
 800639c:	0800631d 	.word	0x0800631d
 80063a0:	08006453 	.word	0x08006453
 80063a4:	080064e3 	.word	0x080064e3
 80063a8:	0800631d 	.word	0x0800631d
 80063ac:	080063f5 	.word	0x080063f5
 80063b0:	08006439 	.word	0x08006439
 80063b4:	08006439 	.word	0x08006439
 80063b8:	08006439 	.word	0x08006439
 80063bc:	08006439 	.word	0x08006439
 80063c0:	08006439 	.word	0x08006439
 80063c4:	08006439 	.word	0x08006439
 80063c8:	08006439 	.word	0x08006439
 80063cc:	08006439 	.word	0x08006439
 80063d0:	08006439 	.word	0x08006439
 80063d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80063d6:	d809      	bhi.n	80063ec <_scanf_float+0x138>
 80063d8:	2b60      	cmp	r3, #96	@ 0x60
 80063da:	d8b2      	bhi.n	8006342 <_scanf_float+0x8e>
 80063dc:	2b54      	cmp	r3, #84	@ 0x54
 80063de:	d07b      	beq.n	80064d8 <_scanf_float+0x224>
 80063e0:	2b59      	cmp	r3, #89	@ 0x59
 80063e2:	d19b      	bne.n	800631c <_scanf_float+0x68>
 80063e4:	2d07      	cmp	r5, #7
 80063e6:	d199      	bne.n	800631c <_scanf_float+0x68>
 80063e8:	2508      	movs	r5, #8
 80063ea:	e02f      	b.n	800644c <_scanf_float+0x198>
 80063ec:	2b74      	cmp	r3, #116	@ 0x74
 80063ee:	d073      	beq.n	80064d8 <_scanf_float+0x224>
 80063f0:	2b79      	cmp	r3, #121	@ 0x79
 80063f2:	e7f6      	b.n	80063e2 <_scanf_float+0x12e>
 80063f4:	6821      	ldr	r1, [r4, #0]
 80063f6:	05c8      	lsls	r0, r1, #23
 80063f8:	d51e      	bpl.n	8006438 <_scanf_float+0x184>
 80063fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80063fe:	6021      	str	r1, [r4, #0]
 8006400:	3701      	adds	r7, #1
 8006402:	f1bb 0f00 	cmp.w	fp, #0
 8006406:	d003      	beq.n	8006410 <_scanf_float+0x15c>
 8006408:	3201      	adds	r2, #1
 800640a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800640e:	60a2      	str	r2, [r4, #8]
 8006410:	68a3      	ldr	r3, [r4, #8]
 8006412:	3b01      	subs	r3, #1
 8006414:	60a3      	str	r3, [r4, #8]
 8006416:	6923      	ldr	r3, [r4, #16]
 8006418:	3301      	adds	r3, #1
 800641a:	6123      	str	r3, [r4, #16]
 800641c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006420:	3b01      	subs	r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	f8c9 3004 	str.w	r3, [r9, #4]
 8006428:	f340 8083 	ble.w	8006532 <_scanf_float+0x27e>
 800642c:	f8d9 3000 	ldr.w	r3, [r9]
 8006430:	3301      	adds	r3, #1
 8006432:	f8c9 3000 	str.w	r3, [r9]
 8006436:	e763      	b.n	8006300 <_scanf_float+0x4c>
 8006438:	eb1a 0105 	adds.w	r1, sl, r5
 800643c:	f47f af6e 	bne.w	800631c <_scanf_float+0x68>
 8006440:	460d      	mov	r5, r1
 8006442:	468a      	mov	sl, r1
 8006444:	6822      	ldr	r2, [r4, #0]
 8006446:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800644a:	6022      	str	r2, [r4, #0]
 800644c:	f806 3b01 	strb.w	r3, [r6], #1
 8006450:	e7de      	b.n	8006410 <_scanf_float+0x15c>
 8006452:	6822      	ldr	r2, [r4, #0]
 8006454:	0610      	lsls	r0, r2, #24
 8006456:	f57f af61 	bpl.w	800631c <_scanf_float+0x68>
 800645a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800645e:	6022      	str	r2, [r4, #0]
 8006460:	e7f4      	b.n	800644c <_scanf_float+0x198>
 8006462:	f1ba 0f00 	cmp.w	sl, #0
 8006466:	d10c      	bne.n	8006482 <_scanf_float+0x1ce>
 8006468:	b977      	cbnz	r7, 8006488 <_scanf_float+0x1d4>
 800646a:	6822      	ldr	r2, [r4, #0]
 800646c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006470:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006474:	d108      	bne.n	8006488 <_scanf_float+0x1d4>
 8006476:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800647a:	f04f 0a01 	mov.w	sl, #1
 800647e:	6022      	str	r2, [r4, #0]
 8006480:	e7e4      	b.n	800644c <_scanf_float+0x198>
 8006482:	f1ba 0f02 	cmp.w	sl, #2
 8006486:	d051      	beq.n	800652c <_scanf_float+0x278>
 8006488:	2d01      	cmp	r5, #1
 800648a:	d002      	beq.n	8006492 <_scanf_float+0x1de>
 800648c:	2d04      	cmp	r5, #4
 800648e:	f47f af45 	bne.w	800631c <_scanf_float+0x68>
 8006492:	3501      	adds	r5, #1
 8006494:	b2ed      	uxtb	r5, r5
 8006496:	e7d9      	b.n	800644c <_scanf_float+0x198>
 8006498:	f1ba 0f01 	cmp.w	sl, #1
 800649c:	f47f af3e 	bne.w	800631c <_scanf_float+0x68>
 80064a0:	f04f 0a02 	mov.w	sl, #2
 80064a4:	e7d2      	b.n	800644c <_scanf_float+0x198>
 80064a6:	b975      	cbnz	r5, 80064c6 <_scanf_float+0x212>
 80064a8:	2f00      	cmp	r7, #0
 80064aa:	f47f af38 	bne.w	800631e <_scanf_float+0x6a>
 80064ae:	6822      	ldr	r2, [r4, #0]
 80064b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80064b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80064b8:	f040 80ff 	bne.w	80066ba <_scanf_float+0x406>
 80064bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064c0:	2501      	movs	r5, #1
 80064c2:	6022      	str	r2, [r4, #0]
 80064c4:	e7c2      	b.n	800644c <_scanf_float+0x198>
 80064c6:	2d03      	cmp	r5, #3
 80064c8:	d0e3      	beq.n	8006492 <_scanf_float+0x1de>
 80064ca:	2d05      	cmp	r5, #5
 80064cc:	e7df      	b.n	800648e <_scanf_float+0x1da>
 80064ce:	2d02      	cmp	r5, #2
 80064d0:	f47f af24 	bne.w	800631c <_scanf_float+0x68>
 80064d4:	2503      	movs	r5, #3
 80064d6:	e7b9      	b.n	800644c <_scanf_float+0x198>
 80064d8:	2d06      	cmp	r5, #6
 80064da:	f47f af1f 	bne.w	800631c <_scanf_float+0x68>
 80064de:	2507      	movs	r5, #7
 80064e0:	e7b4      	b.n	800644c <_scanf_float+0x198>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	0591      	lsls	r1, r2, #22
 80064e6:	f57f af19 	bpl.w	800631c <_scanf_float+0x68>
 80064ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80064ee:	6022      	str	r2, [r4, #0]
 80064f0:	9702      	str	r7, [sp, #8]
 80064f2:	e7ab      	b.n	800644c <_scanf_float+0x198>
 80064f4:	6822      	ldr	r2, [r4, #0]
 80064f6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80064fa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80064fe:	d005      	beq.n	800650c <_scanf_float+0x258>
 8006500:	0550      	lsls	r0, r2, #21
 8006502:	f57f af0b 	bpl.w	800631c <_scanf_float+0x68>
 8006506:	2f00      	cmp	r7, #0
 8006508:	f000 80d7 	beq.w	80066ba <_scanf_float+0x406>
 800650c:	0591      	lsls	r1, r2, #22
 800650e:	bf58      	it	pl
 8006510:	9902      	ldrpl	r1, [sp, #8]
 8006512:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006516:	bf58      	it	pl
 8006518:	1a79      	subpl	r1, r7, r1
 800651a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800651e:	f04f 0700 	mov.w	r7, #0
 8006522:	bf58      	it	pl
 8006524:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006528:	6022      	str	r2, [r4, #0]
 800652a:	e78f      	b.n	800644c <_scanf_float+0x198>
 800652c:	f04f 0a03 	mov.w	sl, #3
 8006530:	e78c      	b.n	800644c <_scanf_float+0x198>
 8006532:	4649      	mov	r1, r9
 8006534:	4640      	mov	r0, r8
 8006536:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800653a:	4798      	blx	r3
 800653c:	2800      	cmp	r0, #0
 800653e:	f43f aedf 	beq.w	8006300 <_scanf_float+0x4c>
 8006542:	e6eb      	b.n	800631c <_scanf_float+0x68>
 8006544:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006548:	464a      	mov	r2, r9
 800654a:	4640      	mov	r0, r8
 800654c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006550:	4798      	blx	r3
 8006552:	6923      	ldr	r3, [r4, #16]
 8006554:	3b01      	subs	r3, #1
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	e6eb      	b.n	8006332 <_scanf_float+0x7e>
 800655a:	1e6b      	subs	r3, r5, #1
 800655c:	2b06      	cmp	r3, #6
 800655e:	d824      	bhi.n	80065aa <_scanf_float+0x2f6>
 8006560:	2d02      	cmp	r5, #2
 8006562:	d836      	bhi.n	80065d2 <_scanf_float+0x31e>
 8006564:	9b01      	ldr	r3, [sp, #4]
 8006566:	429e      	cmp	r6, r3
 8006568:	f67f aee7 	bls.w	800633a <_scanf_float+0x86>
 800656c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006570:	464a      	mov	r2, r9
 8006572:	4640      	mov	r0, r8
 8006574:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006578:	4798      	blx	r3
 800657a:	6923      	ldr	r3, [r4, #16]
 800657c:	3b01      	subs	r3, #1
 800657e:	6123      	str	r3, [r4, #16]
 8006580:	e7f0      	b.n	8006564 <_scanf_float+0x2b0>
 8006582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006586:	464a      	mov	r2, r9
 8006588:	4640      	mov	r0, r8
 800658a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800658e:	4798      	blx	r3
 8006590:	6923      	ldr	r3, [r4, #16]
 8006592:	3b01      	subs	r3, #1
 8006594:	6123      	str	r3, [r4, #16]
 8006596:	f10a 3aff 	add.w	sl, sl, #4294967295
 800659a:	fa5f fa8a 	uxtb.w	sl, sl
 800659e:	f1ba 0f02 	cmp.w	sl, #2
 80065a2:	d1ee      	bne.n	8006582 <_scanf_float+0x2ce>
 80065a4:	3d03      	subs	r5, #3
 80065a6:	b2ed      	uxtb	r5, r5
 80065a8:	1b76      	subs	r6, r6, r5
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	05da      	lsls	r2, r3, #23
 80065ae:	d530      	bpl.n	8006612 <_scanf_float+0x35e>
 80065b0:	055b      	lsls	r3, r3, #21
 80065b2:	d511      	bpl.n	80065d8 <_scanf_float+0x324>
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	429e      	cmp	r6, r3
 80065b8:	f67f aebf 	bls.w	800633a <_scanf_float+0x86>
 80065bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065c0:	464a      	mov	r2, r9
 80065c2:	4640      	mov	r0, r8
 80065c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065c8:	4798      	blx	r3
 80065ca:	6923      	ldr	r3, [r4, #16]
 80065cc:	3b01      	subs	r3, #1
 80065ce:	6123      	str	r3, [r4, #16]
 80065d0:	e7f0      	b.n	80065b4 <_scanf_float+0x300>
 80065d2:	46aa      	mov	sl, r5
 80065d4:	46b3      	mov	fp, r6
 80065d6:	e7de      	b.n	8006596 <_scanf_float+0x2e2>
 80065d8:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80065dc:	6923      	ldr	r3, [r4, #16]
 80065de:	2965      	cmp	r1, #101	@ 0x65
 80065e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80065e4:	f106 35ff 	add.w	r5, r6, #4294967295
 80065e8:	6123      	str	r3, [r4, #16]
 80065ea:	d00c      	beq.n	8006606 <_scanf_float+0x352>
 80065ec:	2945      	cmp	r1, #69	@ 0x45
 80065ee:	d00a      	beq.n	8006606 <_scanf_float+0x352>
 80065f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065f4:	464a      	mov	r2, r9
 80065f6:	4640      	mov	r0, r8
 80065f8:	4798      	blx	r3
 80065fa:	6923      	ldr	r3, [r4, #16]
 80065fc:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006600:	3b01      	subs	r3, #1
 8006602:	1eb5      	subs	r5, r6, #2
 8006604:	6123      	str	r3, [r4, #16]
 8006606:	464a      	mov	r2, r9
 8006608:	4640      	mov	r0, r8
 800660a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800660e:	4798      	blx	r3
 8006610:	462e      	mov	r6, r5
 8006612:	6822      	ldr	r2, [r4, #0]
 8006614:	f012 0210 	ands.w	r2, r2, #16
 8006618:	d001      	beq.n	800661e <_scanf_float+0x36a>
 800661a:	2000      	movs	r0, #0
 800661c:	e68e      	b.n	800633c <_scanf_float+0x88>
 800661e:	7032      	strb	r2, [r6, #0]
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800662a:	d125      	bne.n	8006678 <_scanf_float+0x3c4>
 800662c:	9b02      	ldr	r3, [sp, #8]
 800662e:	429f      	cmp	r7, r3
 8006630:	d00a      	beq.n	8006648 <_scanf_float+0x394>
 8006632:	1bda      	subs	r2, r3, r7
 8006634:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006638:	429e      	cmp	r6, r3
 800663a:	bf28      	it	cs
 800663c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006640:	4630      	mov	r0, r6
 8006642:	491f      	ldr	r1, [pc, #124]	@ (80066c0 <_scanf_float+0x40c>)
 8006644:	f000 f938 	bl	80068b8 <siprintf>
 8006648:	2200      	movs	r2, #0
 800664a:	4640      	mov	r0, r8
 800664c:	9901      	ldr	r1, [sp, #4]
 800664e:	f002 fc1f 	bl	8008e90 <_strtod_r>
 8006652:	9b03      	ldr	r3, [sp, #12]
 8006654:	6825      	ldr	r5, [r4, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f015 0f02 	tst.w	r5, #2
 800665c:	4606      	mov	r6, r0
 800665e:	460f      	mov	r7, r1
 8006660:	f103 0204 	add.w	r2, r3, #4
 8006664:	d015      	beq.n	8006692 <_scanf_float+0x3de>
 8006666:	9903      	ldr	r1, [sp, #12]
 8006668:	600a      	str	r2, [r1, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	e9c3 6700 	strd	r6, r7, [r3]
 8006670:	68e3      	ldr	r3, [r4, #12]
 8006672:	3301      	adds	r3, #1
 8006674:	60e3      	str	r3, [r4, #12]
 8006676:	e7d0      	b.n	800661a <_scanf_float+0x366>
 8006678:	9b04      	ldr	r3, [sp, #16]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d0e4      	beq.n	8006648 <_scanf_float+0x394>
 800667e:	9905      	ldr	r1, [sp, #20]
 8006680:	230a      	movs	r3, #10
 8006682:	4640      	mov	r0, r8
 8006684:	3101      	adds	r1, #1
 8006686:	f002 fc83 	bl	8008f90 <_strtol_r>
 800668a:	9b04      	ldr	r3, [sp, #16]
 800668c:	9e05      	ldr	r6, [sp, #20]
 800668e:	1ac2      	subs	r2, r0, r3
 8006690:	e7d0      	b.n	8006634 <_scanf_float+0x380>
 8006692:	076d      	lsls	r5, r5, #29
 8006694:	d4e7      	bmi.n	8006666 <_scanf_float+0x3b2>
 8006696:	9d03      	ldr	r5, [sp, #12]
 8006698:	602a      	str	r2, [r5, #0]
 800669a:	681d      	ldr	r5, [r3, #0]
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	f7fa f9b4 	bl	8000a0c <__aeabi_dcmpun>
 80066a4:	b120      	cbz	r0, 80066b0 <_scanf_float+0x3fc>
 80066a6:	4807      	ldr	r0, [pc, #28]	@ (80066c4 <_scanf_float+0x410>)
 80066a8:	f000 f9fa 	bl	8006aa0 <nanf>
 80066ac:	6028      	str	r0, [r5, #0]
 80066ae:	e7df      	b.n	8006670 <_scanf_float+0x3bc>
 80066b0:	4630      	mov	r0, r6
 80066b2:	4639      	mov	r1, r7
 80066b4:	f7fa fa08 	bl	8000ac8 <__aeabi_d2f>
 80066b8:	e7f8      	b.n	80066ac <_scanf_float+0x3f8>
 80066ba:	2700      	movs	r7, #0
 80066bc:	e633      	b.n	8006326 <_scanf_float+0x72>
 80066be:	bf00      	nop
 80066c0:	0800a21a 	.word	0x0800a21a
 80066c4:	0800a35b 	.word	0x0800a35b

080066c8 <std>:
 80066c8:	2300      	movs	r3, #0
 80066ca:	b510      	push	{r4, lr}
 80066cc:	4604      	mov	r4, r0
 80066ce:	e9c0 3300 	strd	r3, r3, [r0]
 80066d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066d6:	6083      	str	r3, [r0, #8]
 80066d8:	8181      	strh	r1, [r0, #12]
 80066da:	6643      	str	r3, [r0, #100]	@ 0x64
 80066dc:	81c2      	strh	r2, [r0, #14]
 80066de:	6183      	str	r3, [r0, #24]
 80066e0:	4619      	mov	r1, r3
 80066e2:	2208      	movs	r2, #8
 80066e4:	305c      	adds	r0, #92	@ 0x5c
 80066e6:	f000 f94c 	bl	8006982 <memset>
 80066ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006720 <std+0x58>)
 80066ec:	6224      	str	r4, [r4, #32]
 80066ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80066f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006724 <std+0x5c>)
 80066f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006728 <std+0x60>)
 80066f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066f8:	4b0c      	ldr	r3, [pc, #48]	@ (800672c <std+0x64>)
 80066fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80066fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006730 <std+0x68>)
 80066fe:	429c      	cmp	r4, r3
 8006700:	d006      	beq.n	8006710 <std+0x48>
 8006702:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006706:	4294      	cmp	r4, r2
 8006708:	d002      	beq.n	8006710 <std+0x48>
 800670a:	33d0      	adds	r3, #208	@ 0xd0
 800670c:	429c      	cmp	r4, r3
 800670e:	d105      	bne.n	800671c <std+0x54>
 8006710:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006718:	f000 b9b0 	b.w	8006a7c <__retarget_lock_init_recursive>
 800671c:	bd10      	pop	{r4, pc}
 800671e:	bf00      	nop
 8006720:	080068fd 	.word	0x080068fd
 8006724:	0800691f 	.word	0x0800691f
 8006728:	08006957 	.word	0x08006957
 800672c:	0800697b 	.word	0x0800697b
 8006730:	20000378 	.word	0x20000378

08006734 <stdio_exit_handler>:
 8006734:	4a02      	ldr	r2, [pc, #8]	@ (8006740 <stdio_exit_handler+0xc>)
 8006736:	4903      	ldr	r1, [pc, #12]	@ (8006744 <stdio_exit_handler+0x10>)
 8006738:	4803      	ldr	r0, [pc, #12]	@ (8006748 <stdio_exit_handler+0x14>)
 800673a:	f000 b869 	b.w	8006810 <_fwalk_sglue>
 800673e:	bf00      	nop
 8006740:	2000000c 	.word	0x2000000c
 8006744:	08009345 	.word	0x08009345
 8006748:	2000001c 	.word	0x2000001c

0800674c <cleanup_stdio>:
 800674c:	6841      	ldr	r1, [r0, #4]
 800674e:	4b0c      	ldr	r3, [pc, #48]	@ (8006780 <cleanup_stdio+0x34>)
 8006750:	b510      	push	{r4, lr}
 8006752:	4299      	cmp	r1, r3
 8006754:	4604      	mov	r4, r0
 8006756:	d001      	beq.n	800675c <cleanup_stdio+0x10>
 8006758:	f002 fdf4 	bl	8009344 <_fflush_r>
 800675c:	68a1      	ldr	r1, [r4, #8]
 800675e:	4b09      	ldr	r3, [pc, #36]	@ (8006784 <cleanup_stdio+0x38>)
 8006760:	4299      	cmp	r1, r3
 8006762:	d002      	beq.n	800676a <cleanup_stdio+0x1e>
 8006764:	4620      	mov	r0, r4
 8006766:	f002 fded 	bl	8009344 <_fflush_r>
 800676a:	68e1      	ldr	r1, [r4, #12]
 800676c:	4b06      	ldr	r3, [pc, #24]	@ (8006788 <cleanup_stdio+0x3c>)
 800676e:	4299      	cmp	r1, r3
 8006770:	d004      	beq.n	800677c <cleanup_stdio+0x30>
 8006772:	4620      	mov	r0, r4
 8006774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006778:	f002 bde4 	b.w	8009344 <_fflush_r>
 800677c:	bd10      	pop	{r4, pc}
 800677e:	bf00      	nop
 8006780:	20000378 	.word	0x20000378
 8006784:	200003e0 	.word	0x200003e0
 8006788:	20000448 	.word	0x20000448

0800678c <global_stdio_init.part.0>:
 800678c:	b510      	push	{r4, lr}
 800678e:	4b0b      	ldr	r3, [pc, #44]	@ (80067bc <global_stdio_init.part.0+0x30>)
 8006790:	4c0b      	ldr	r4, [pc, #44]	@ (80067c0 <global_stdio_init.part.0+0x34>)
 8006792:	4a0c      	ldr	r2, [pc, #48]	@ (80067c4 <global_stdio_init.part.0+0x38>)
 8006794:	4620      	mov	r0, r4
 8006796:	601a      	str	r2, [r3, #0]
 8006798:	2104      	movs	r1, #4
 800679a:	2200      	movs	r2, #0
 800679c:	f7ff ff94 	bl	80066c8 <std>
 80067a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067a4:	2201      	movs	r2, #1
 80067a6:	2109      	movs	r1, #9
 80067a8:	f7ff ff8e 	bl	80066c8 <std>
 80067ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067b0:	2202      	movs	r2, #2
 80067b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b6:	2112      	movs	r1, #18
 80067b8:	f7ff bf86 	b.w	80066c8 <std>
 80067bc:	200004b0 	.word	0x200004b0
 80067c0:	20000378 	.word	0x20000378
 80067c4:	08006735 	.word	0x08006735

080067c8 <__sfp_lock_acquire>:
 80067c8:	4801      	ldr	r0, [pc, #4]	@ (80067d0 <__sfp_lock_acquire+0x8>)
 80067ca:	f000 b958 	b.w	8006a7e <__retarget_lock_acquire_recursive>
 80067ce:	bf00      	nop
 80067d0:	200004b9 	.word	0x200004b9

080067d4 <__sfp_lock_release>:
 80067d4:	4801      	ldr	r0, [pc, #4]	@ (80067dc <__sfp_lock_release+0x8>)
 80067d6:	f000 b953 	b.w	8006a80 <__retarget_lock_release_recursive>
 80067da:	bf00      	nop
 80067dc:	200004b9 	.word	0x200004b9

080067e0 <__sinit>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	4604      	mov	r4, r0
 80067e4:	f7ff fff0 	bl	80067c8 <__sfp_lock_acquire>
 80067e8:	6a23      	ldr	r3, [r4, #32]
 80067ea:	b11b      	cbz	r3, 80067f4 <__sinit+0x14>
 80067ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f0:	f7ff bff0 	b.w	80067d4 <__sfp_lock_release>
 80067f4:	4b04      	ldr	r3, [pc, #16]	@ (8006808 <__sinit+0x28>)
 80067f6:	6223      	str	r3, [r4, #32]
 80067f8:	4b04      	ldr	r3, [pc, #16]	@ (800680c <__sinit+0x2c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1f5      	bne.n	80067ec <__sinit+0xc>
 8006800:	f7ff ffc4 	bl	800678c <global_stdio_init.part.0>
 8006804:	e7f2      	b.n	80067ec <__sinit+0xc>
 8006806:	bf00      	nop
 8006808:	0800674d 	.word	0x0800674d
 800680c:	200004b0 	.word	0x200004b0

08006810 <_fwalk_sglue>:
 8006810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006814:	4607      	mov	r7, r0
 8006816:	4688      	mov	r8, r1
 8006818:	4614      	mov	r4, r2
 800681a:	2600      	movs	r6, #0
 800681c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006820:	f1b9 0901 	subs.w	r9, r9, #1
 8006824:	d505      	bpl.n	8006832 <_fwalk_sglue+0x22>
 8006826:	6824      	ldr	r4, [r4, #0]
 8006828:	2c00      	cmp	r4, #0
 800682a:	d1f7      	bne.n	800681c <_fwalk_sglue+0xc>
 800682c:	4630      	mov	r0, r6
 800682e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006832:	89ab      	ldrh	r3, [r5, #12]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d907      	bls.n	8006848 <_fwalk_sglue+0x38>
 8006838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800683c:	3301      	adds	r3, #1
 800683e:	d003      	beq.n	8006848 <_fwalk_sglue+0x38>
 8006840:	4629      	mov	r1, r5
 8006842:	4638      	mov	r0, r7
 8006844:	47c0      	blx	r8
 8006846:	4306      	orrs	r6, r0
 8006848:	3568      	adds	r5, #104	@ 0x68
 800684a:	e7e9      	b.n	8006820 <_fwalk_sglue+0x10>

0800684c <sniprintf>:
 800684c:	b40c      	push	{r2, r3}
 800684e:	b530      	push	{r4, r5, lr}
 8006850:	4b18      	ldr	r3, [pc, #96]	@ (80068b4 <sniprintf+0x68>)
 8006852:	1e0c      	subs	r4, r1, #0
 8006854:	681d      	ldr	r5, [r3, #0]
 8006856:	b09d      	sub	sp, #116	@ 0x74
 8006858:	da08      	bge.n	800686c <sniprintf+0x20>
 800685a:	238b      	movs	r3, #139	@ 0x8b
 800685c:	f04f 30ff 	mov.w	r0, #4294967295
 8006860:	602b      	str	r3, [r5, #0]
 8006862:	b01d      	add	sp, #116	@ 0x74
 8006864:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006868:	b002      	add	sp, #8
 800686a:	4770      	bx	lr
 800686c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006870:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	931b      	str	r3, [sp, #108]	@ 0x6c
 800687a:	bf0c      	ite	eq
 800687c:	4623      	moveq	r3, r4
 800687e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	9307      	str	r3, [sp, #28]
 8006886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800688a:	9002      	str	r0, [sp, #8]
 800688c:	9006      	str	r0, [sp, #24]
 800688e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006892:	4628      	mov	r0, r5
 8006894:	ab21      	add	r3, sp, #132	@ 0x84
 8006896:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006898:	a902      	add	r1, sp, #8
 800689a:	9301      	str	r3, [sp, #4]
 800689c:	f002 fbd6 	bl	800904c <_svfiprintf_r>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	bfbc      	itt	lt
 80068a4:	238b      	movlt	r3, #139	@ 0x8b
 80068a6:	602b      	strlt	r3, [r5, #0]
 80068a8:	2c00      	cmp	r4, #0
 80068aa:	d0da      	beq.n	8006862 <sniprintf+0x16>
 80068ac:	2200      	movs	r2, #0
 80068ae:	9b02      	ldr	r3, [sp, #8]
 80068b0:	701a      	strb	r2, [r3, #0]
 80068b2:	e7d6      	b.n	8006862 <sniprintf+0x16>
 80068b4:	20000018 	.word	0x20000018

080068b8 <siprintf>:
 80068b8:	b40e      	push	{r1, r2, r3}
 80068ba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80068be:	b510      	push	{r4, lr}
 80068c0:	2400      	movs	r4, #0
 80068c2:	b09d      	sub	sp, #116	@ 0x74
 80068c4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80068c6:	9002      	str	r0, [sp, #8]
 80068c8:	9006      	str	r0, [sp, #24]
 80068ca:	9107      	str	r1, [sp, #28]
 80068cc:	9104      	str	r1, [sp, #16]
 80068ce:	4809      	ldr	r0, [pc, #36]	@ (80068f4 <siprintf+0x3c>)
 80068d0:	4909      	ldr	r1, [pc, #36]	@ (80068f8 <siprintf+0x40>)
 80068d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80068d6:	9105      	str	r1, [sp, #20]
 80068d8:	6800      	ldr	r0, [r0, #0]
 80068da:	a902      	add	r1, sp, #8
 80068dc:	9301      	str	r3, [sp, #4]
 80068de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80068e0:	f002 fbb4 	bl	800904c <_svfiprintf_r>
 80068e4:	9b02      	ldr	r3, [sp, #8]
 80068e6:	701c      	strb	r4, [r3, #0]
 80068e8:	b01d      	add	sp, #116	@ 0x74
 80068ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068ee:	b003      	add	sp, #12
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	20000018 	.word	0x20000018
 80068f8:	ffff0208 	.word	0xffff0208

080068fc <__sread>:
 80068fc:	b510      	push	{r4, lr}
 80068fe:	460c      	mov	r4, r1
 8006900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006904:	f000 f86c 	bl	80069e0 <_read_r>
 8006908:	2800      	cmp	r0, #0
 800690a:	bfab      	itete	ge
 800690c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800690e:	89a3      	ldrhlt	r3, [r4, #12]
 8006910:	181b      	addge	r3, r3, r0
 8006912:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006916:	bfac      	ite	ge
 8006918:	6563      	strge	r3, [r4, #84]	@ 0x54
 800691a:	81a3      	strhlt	r3, [r4, #12]
 800691c:	bd10      	pop	{r4, pc}

0800691e <__swrite>:
 800691e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006922:	461f      	mov	r7, r3
 8006924:	898b      	ldrh	r3, [r1, #12]
 8006926:	4605      	mov	r5, r0
 8006928:	05db      	lsls	r3, r3, #23
 800692a:	460c      	mov	r4, r1
 800692c:	4616      	mov	r6, r2
 800692e:	d505      	bpl.n	800693c <__swrite+0x1e>
 8006930:	2302      	movs	r3, #2
 8006932:	2200      	movs	r2, #0
 8006934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006938:	f000 f840 	bl	80069bc <_lseek_r>
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	4632      	mov	r2, r6
 8006940:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006944:	81a3      	strh	r3, [r4, #12]
 8006946:	4628      	mov	r0, r5
 8006948:	463b      	mov	r3, r7
 800694a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800694e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006952:	f000 b857 	b.w	8006a04 <_write_r>

08006956 <__sseek>:
 8006956:	b510      	push	{r4, lr}
 8006958:	460c      	mov	r4, r1
 800695a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800695e:	f000 f82d 	bl	80069bc <_lseek_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	89a3      	ldrh	r3, [r4, #12]
 8006966:	bf15      	itete	ne
 8006968:	6560      	strne	r0, [r4, #84]	@ 0x54
 800696a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800696e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006972:	81a3      	strheq	r3, [r4, #12]
 8006974:	bf18      	it	ne
 8006976:	81a3      	strhne	r3, [r4, #12]
 8006978:	bd10      	pop	{r4, pc}

0800697a <__sclose>:
 800697a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800697e:	f000 b80d 	b.w	800699c <_close_r>

08006982 <memset>:
 8006982:	4603      	mov	r3, r0
 8006984:	4402      	add	r2, r0
 8006986:	4293      	cmp	r3, r2
 8006988:	d100      	bne.n	800698c <memset+0xa>
 800698a:	4770      	bx	lr
 800698c:	f803 1b01 	strb.w	r1, [r3], #1
 8006990:	e7f9      	b.n	8006986 <memset+0x4>
	...

08006994 <_localeconv_r>:
 8006994:	4800      	ldr	r0, [pc, #0]	@ (8006998 <_localeconv_r+0x4>)
 8006996:	4770      	bx	lr
 8006998:	20000158 	.word	0x20000158

0800699c <_close_r>:
 800699c:	b538      	push	{r3, r4, r5, lr}
 800699e:	2300      	movs	r3, #0
 80069a0:	4d05      	ldr	r5, [pc, #20]	@ (80069b8 <_close_r+0x1c>)
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	602b      	str	r3, [r5, #0]
 80069a8:	f7fb f8bb 	bl	8001b22 <_close>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_close_r+0x1a>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_close_r+0x1a>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	200004b4 	.word	0x200004b4

080069bc <_lseek_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4604      	mov	r4, r0
 80069c0:	4608      	mov	r0, r1
 80069c2:	4611      	mov	r1, r2
 80069c4:	2200      	movs	r2, #0
 80069c6:	4d05      	ldr	r5, [pc, #20]	@ (80069dc <_lseek_r+0x20>)
 80069c8:	602a      	str	r2, [r5, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	f7fb f8cd 	bl	8001b6a <_lseek>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d102      	bne.n	80069da <_lseek_r+0x1e>
 80069d4:	682b      	ldr	r3, [r5, #0]
 80069d6:	b103      	cbz	r3, 80069da <_lseek_r+0x1e>
 80069d8:	6023      	str	r3, [r4, #0]
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	200004b4 	.word	0x200004b4

080069e0 <_read_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4604      	mov	r4, r0
 80069e4:	4608      	mov	r0, r1
 80069e6:	4611      	mov	r1, r2
 80069e8:	2200      	movs	r2, #0
 80069ea:	4d05      	ldr	r5, [pc, #20]	@ (8006a00 <_read_r+0x20>)
 80069ec:	602a      	str	r2, [r5, #0]
 80069ee:	461a      	mov	r2, r3
 80069f0:	f7fb f85e 	bl	8001ab0 <_read>
 80069f4:	1c43      	adds	r3, r0, #1
 80069f6:	d102      	bne.n	80069fe <_read_r+0x1e>
 80069f8:	682b      	ldr	r3, [r5, #0]
 80069fa:	b103      	cbz	r3, 80069fe <_read_r+0x1e>
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	bd38      	pop	{r3, r4, r5, pc}
 8006a00:	200004b4 	.word	0x200004b4

08006a04 <_write_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4604      	mov	r4, r0
 8006a08:	4608      	mov	r0, r1
 8006a0a:	4611      	mov	r1, r2
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4d05      	ldr	r5, [pc, #20]	@ (8006a24 <_write_r+0x20>)
 8006a10:	602a      	str	r2, [r5, #0]
 8006a12:	461a      	mov	r2, r3
 8006a14:	f7fb f869 	bl	8001aea <_write>
 8006a18:	1c43      	adds	r3, r0, #1
 8006a1a:	d102      	bne.n	8006a22 <_write_r+0x1e>
 8006a1c:	682b      	ldr	r3, [r5, #0]
 8006a1e:	b103      	cbz	r3, 8006a22 <_write_r+0x1e>
 8006a20:	6023      	str	r3, [r4, #0]
 8006a22:	bd38      	pop	{r3, r4, r5, pc}
 8006a24:	200004b4 	.word	0x200004b4

08006a28 <__errno>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	@ (8006a30 <__errno+0x8>)
 8006a2a:	6818      	ldr	r0, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	20000018 	.word	0x20000018

08006a34 <__libc_init_array>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	2600      	movs	r6, #0
 8006a38:	4d0c      	ldr	r5, [pc, #48]	@ (8006a6c <__libc_init_array+0x38>)
 8006a3a:	4c0d      	ldr	r4, [pc, #52]	@ (8006a70 <__libc_init_array+0x3c>)
 8006a3c:	1b64      	subs	r4, r4, r5
 8006a3e:	10a4      	asrs	r4, r4, #2
 8006a40:	42a6      	cmp	r6, r4
 8006a42:	d109      	bne.n	8006a58 <__libc_init_array+0x24>
 8006a44:	f003 fb6a 	bl	800a11c <_init>
 8006a48:	2600      	movs	r6, #0
 8006a4a:	4d0a      	ldr	r5, [pc, #40]	@ (8006a74 <__libc_init_array+0x40>)
 8006a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8006a78 <__libc_init_array+0x44>)
 8006a4e:	1b64      	subs	r4, r4, r5
 8006a50:	10a4      	asrs	r4, r4, #2
 8006a52:	42a6      	cmp	r6, r4
 8006a54:	d105      	bne.n	8006a62 <__libc_init_array+0x2e>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a5c:	4798      	blx	r3
 8006a5e:	3601      	adds	r6, #1
 8006a60:	e7ee      	b.n	8006a40 <__libc_init_array+0xc>
 8006a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a66:	4798      	blx	r3
 8006a68:	3601      	adds	r6, #1
 8006a6a:	e7f2      	b.n	8006a52 <__libc_init_array+0x1e>
 8006a6c:	0800a614 	.word	0x0800a614
 8006a70:	0800a614 	.word	0x0800a614
 8006a74:	0800a614 	.word	0x0800a614
 8006a78:	0800a618 	.word	0x0800a618

08006a7c <__retarget_lock_init_recursive>:
 8006a7c:	4770      	bx	lr

08006a7e <__retarget_lock_acquire_recursive>:
 8006a7e:	4770      	bx	lr

08006a80 <__retarget_lock_release_recursive>:
 8006a80:	4770      	bx	lr

08006a82 <memchr>:
 8006a82:	4603      	mov	r3, r0
 8006a84:	b510      	push	{r4, lr}
 8006a86:	b2c9      	uxtb	r1, r1
 8006a88:	4402      	add	r2, r0
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	d101      	bne.n	8006a94 <memchr+0x12>
 8006a90:	2000      	movs	r0, #0
 8006a92:	e003      	b.n	8006a9c <memchr+0x1a>
 8006a94:	7804      	ldrb	r4, [r0, #0]
 8006a96:	3301      	adds	r3, #1
 8006a98:	428c      	cmp	r4, r1
 8006a9a:	d1f6      	bne.n	8006a8a <memchr+0x8>
 8006a9c:	bd10      	pop	{r4, pc}
	...

08006aa0 <nanf>:
 8006aa0:	4800      	ldr	r0, [pc, #0]	@ (8006aa4 <nanf+0x4>)
 8006aa2:	4770      	bx	lr
 8006aa4:	7fc00000 	.word	0x7fc00000

08006aa8 <quorem>:
 8006aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aac:	6903      	ldr	r3, [r0, #16]
 8006aae:	690c      	ldr	r4, [r1, #16]
 8006ab0:	4607      	mov	r7, r0
 8006ab2:	42a3      	cmp	r3, r4
 8006ab4:	db7e      	blt.n	8006bb4 <quorem+0x10c>
 8006ab6:	3c01      	subs	r4, #1
 8006ab8:	00a3      	lsls	r3, r4, #2
 8006aba:	f100 0514 	add.w	r5, r0, #20
 8006abe:	f101 0814 	add.w	r8, r1, #20
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ac8:	9301      	str	r3, [sp, #4]
 8006aca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ace:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ada:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ade:	d32e      	bcc.n	8006b3e <quorem+0x96>
 8006ae0:	f04f 0a00 	mov.w	sl, #0
 8006ae4:	46c4      	mov	ip, r8
 8006ae6:	46ae      	mov	lr, r5
 8006ae8:	46d3      	mov	fp, sl
 8006aea:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006aee:	b298      	uxth	r0, r3
 8006af0:	fb06 a000 	mla	r0, r6, r0, sl
 8006af4:	0c1b      	lsrs	r3, r3, #16
 8006af6:	0c02      	lsrs	r2, r0, #16
 8006af8:	fb06 2303 	mla	r3, r6, r3, r2
 8006afc:	f8de 2000 	ldr.w	r2, [lr]
 8006b00:	b280      	uxth	r0, r0
 8006b02:	b292      	uxth	r2, r2
 8006b04:	1a12      	subs	r2, r2, r0
 8006b06:	445a      	add	r2, fp
 8006b08:	f8de 0000 	ldr.w	r0, [lr]
 8006b0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b16:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b1a:	b292      	uxth	r2, r2
 8006b1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b20:	45e1      	cmp	r9, ip
 8006b22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b26:	f84e 2b04 	str.w	r2, [lr], #4
 8006b2a:	d2de      	bcs.n	8006aea <quorem+0x42>
 8006b2c:	9b00      	ldr	r3, [sp, #0]
 8006b2e:	58eb      	ldr	r3, [r5, r3]
 8006b30:	b92b      	cbnz	r3, 8006b3e <quorem+0x96>
 8006b32:	9b01      	ldr	r3, [sp, #4]
 8006b34:	3b04      	subs	r3, #4
 8006b36:	429d      	cmp	r5, r3
 8006b38:	461a      	mov	r2, r3
 8006b3a:	d32f      	bcc.n	8006b9c <quorem+0xf4>
 8006b3c:	613c      	str	r4, [r7, #16]
 8006b3e:	4638      	mov	r0, r7
 8006b40:	f001 f9c8 	bl	8007ed4 <__mcmp>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	db25      	blt.n	8006b94 <quorem+0xec>
 8006b48:	4629      	mov	r1, r5
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b50:	f8d1 c000 	ldr.w	ip, [r1]
 8006b54:	fa1f fe82 	uxth.w	lr, r2
 8006b58:	fa1f f38c 	uxth.w	r3, ip
 8006b5c:	eba3 030e 	sub.w	r3, r3, lr
 8006b60:	4403      	add	r3, r0
 8006b62:	0c12      	lsrs	r2, r2, #16
 8006b64:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006b68:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b72:	45c1      	cmp	r9, r8
 8006b74:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b78:	f841 3b04 	str.w	r3, [r1], #4
 8006b7c:	d2e6      	bcs.n	8006b4c <quorem+0xa4>
 8006b7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b86:	b922      	cbnz	r2, 8006b92 <quorem+0xea>
 8006b88:	3b04      	subs	r3, #4
 8006b8a:	429d      	cmp	r5, r3
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	d30b      	bcc.n	8006ba8 <quorem+0x100>
 8006b90:	613c      	str	r4, [r7, #16]
 8006b92:	3601      	adds	r6, #1
 8006b94:	4630      	mov	r0, r6
 8006b96:	b003      	add	sp, #12
 8006b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9c:	6812      	ldr	r2, [r2, #0]
 8006b9e:	3b04      	subs	r3, #4
 8006ba0:	2a00      	cmp	r2, #0
 8006ba2:	d1cb      	bne.n	8006b3c <quorem+0x94>
 8006ba4:	3c01      	subs	r4, #1
 8006ba6:	e7c6      	b.n	8006b36 <quorem+0x8e>
 8006ba8:	6812      	ldr	r2, [r2, #0]
 8006baa:	3b04      	subs	r3, #4
 8006bac:	2a00      	cmp	r2, #0
 8006bae:	d1ef      	bne.n	8006b90 <quorem+0xe8>
 8006bb0:	3c01      	subs	r4, #1
 8006bb2:	e7ea      	b.n	8006b8a <quorem+0xe2>
 8006bb4:	2000      	movs	r0, #0
 8006bb6:	e7ee      	b.n	8006b96 <quorem+0xee>

08006bb8 <_dtoa_r>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	461d      	mov	r5, r3
 8006bc0:	69c7      	ldr	r7, [r0, #28]
 8006bc2:	b097      	sub	sp, #92	@ 0x5c
 8006bc4:	4681      	mov	r9, r0
 8006bc6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006bca:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006bcc:	b97f      	cbnz	r7, 8006bee <_dtoa_r+0x36>
 8006bce:	2010      	movs	r0, #16
 8006bd0:	f000 fe0e 	bl	80077f0 <malloc>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f8c9 001c 	str.w	r0, [r9, #28]
 8006bda:	b920      	cbnz	r0, 8006be6 <_dtoa_r+0x2e>
 8006bdc:	21ef      	movs	r1, #239	@ 0xef
 8006bde:	4bac      	ldr	r3, [pc, #688]	@ (8006e90 <_dtoa_r+0x2d8>)
 8006be0:	48ac      	ldr	r0, [pc, #688]	@ (8006e94 <_dtoa_r+0x2dc>)
 8006be2:	f002 fc27 	bl	8009434 <__assert_func>
 8006be6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006bea:	6007      	str	r7, [r0, #0]
 8006bec:	60c7      	str	r7, [r0, #12]
 8006bee:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006bf2:	6819      	ldr	r1, [r3, #0]
 8006bf4:	b159      	cbz	r1, 8006c0e <_dtoa_r+0x56>
 8006bf6:	685a      	ldr	r2, [r3, #4]
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	4093      	lsls	r3, r2
 8006bfc:	604a      	str	r2, [r1, #4]
 8006bfe:	608b      	str	r3, [r1, #8]
 8006c00:	4648      	mov	r0, r9
 8006c02:	f000 feeb 	bl	80079dc <_Bfree>
 8006c06:	2200      	movs	r2, #0
 8006c08:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	1e2b      	subs	r3, r5, #0
 8006c10:	bfaf      	iteee	ge
 8006c12:	2300      	movge	r3, #0
 8006c14:	2201      	movlt	r2, #1
 8006c16:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c1a:	9307      	strlt	r3, [sp, #28]
 8006c1c:	bfa8      	it	ge
 8006c1e:	6033      	strge	r3, [r6, #0]
 8006c20:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006c24:	4b9c      	ldr	r3, [pc, #624]	@ (8006e98 <_dtoa_r+0x2e0>)
 8006c26:	bfb8      	it	lt
 8006c28:	6032      	strlt	r2, [r6, #0]
 8006c2a:	ea33 0308 	bics.w	r3, r3, r8
 8006c2e:	d112      	bne.n	8006c56 <_dtoa_r+0x9e>
 8006c30:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c34:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006c36:	6013      	str	r3, [r2, #0]
 8006c38:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006c3c:	4323      	orrs	r3, r4
 8006c3e:	f000 855e 	beq.w	80076fe <_dtoa_r+0xb46>
 8006c42:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006e9c <_dtoa_r+0x2e4>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 8560 	beq.w	800770e <_dtoa_r+0xb56>
 8006c4e:	f10a 0303 	add.w	r3, sl, #3
 8006c52:	f000 bd5a 	b.w	800770a <_dtoa_r+0xb52>
 8006c56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c5a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006c5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c62:	2200      	movs	r2, #0
 8006c64:	2300      	movs	r3, #0
 8006c66:	f7f9 fe9f 	bl	80009a8 <__aeabi_dcmpeq>
 8006c6a:	4607      	mov	r7, r0
 8006c6c:	b158      	cbz	r0, 8006c86 <_dtoa_r+0xce>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c76:	b113      	cbz	r3, 8006c7e <_dtoa_r+0xc6>
 8006c78:	4b89      	ldr	r3, [pc, #548]	@ (8006ea0 <_dtoa_r+0x2e8>)
 8006c7a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006c7c:	6013      	str	r3, [r2, #0]
 8006c7e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006ea4 <_dtoa_r+0x2ec>
 8006c82:	f000 bd44 	b.w	800770e <_dtoa_r+0xb56>
 8006c86:	ab14      	add	r3, sp, #80	@ 0x50
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	ab15      	add	r3, sp, #84	@ 0x54
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	4648      	mov	r0, r9
 8006c90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006c94:	f001 fa36 	bl	8008104 <__d2b>
 8006c98:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006c9c:	9003      	str	r0, [sp, #12]
 8006c9e:	2e00      	cmp	r6, #0
 8006ca0:	d078      	beq.n	8006d94 <_dtoa_r+0x1dc>
 8006ca2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ca8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cb0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cb4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006cb8:	9712      	str	r7, [sp, #72]	@ 0x48
 8006cba:	4619      	mov	r1, r3
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4b7a      	ldr	r3, [pc, #488]	@ (8006ea8 <_dtoa_r+0x2f0>)
 8006cc0:	f7f9 fa52 	bl	8000168 <__aeabi_dsub>
 8006cc4:	a36c      	add	r3, pc, #432	@ (adr r3, 8006e78 <_dtoa_r+0x2c0>)
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	f7f9 fc05 	bl	80004d8 <__aeabi_dmul>
 8006cce:	a36c      	add	r3, pc, #432	@ (adr r3, 8006e80 <_dtoa_r+0x2c8>)
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	f7f9 fa4a 	bl	800016c <__adddf3>
 8006cd8:	4604      	mov	r4, r0
 8006cda:	4630      	mov	r0, r6
 8006cdc:	460d      	mov	r5, r1
 8006cde:	f7f9 fb91 	bl	8000404 <__aeabi_i2d>
 8006ce2:	a369      	add	r3, pc, #420	@ (adr r3, 8006e88 <_dtoa_r+0x2d0>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	f7f9 fbf6 	bl	80004d8 <__aeabi_dmul>
 8006cec:	4602      	mov	r2, r0
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	f7f9 fa3a 	bl	800016c <__adddf3>
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	460d      	mov	r5, r1
 8006cfc:	f7f9 fe9c 	bl	8000a38 <__aeabi_d2iz>
 8006d00:	2200      	movs	r2, #0
 8006d02:	4607      	mov	r7, r0
 8006d04:	2300      	movs	r3, #0
 8006d06:	4620      	mov	r0, r4
 8006d08:	4629      	mov	r1, r5
 8006d0a:	f7f9 fe57 	bl	80009bc <__aeabi_dcmplt>
 8006d0e:	b140      	cbz	r0, 8006d22 <_dtoa_r+0x16a>
 8006d10:	4638      	mov	r0, r7
 8006d12:	f7f9 fb77 	bl	8000404 <__aeabi_i2d>
 8006d16:	4622      	mov	r2, r4
 8006d18:	462b      	mov	r3, r5
 8006d1a:	f7f9 fe45 	bl	80009a8 <__aeabi_dcmpeq>
 8006d1e:	b900      	cbnz	r0, 8006d22 <_dtoa_r+0x16a>
 8006d20:	3f01      	subs	r7, #1
 8006d22:	2f16      	cmp	r7, #22
 8006d24:	d854      	bhi.n	8006dd0 <_dtoa_r+0x218>
 8006d26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d2a:	4b60      	ldr	r3, [pc, #384]	@ (8006eac <_dtoa_r+0x2f4>)
 8006d2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d34:	f7f9 fe42 	bl	80009bc <__aeabi_dcmplt>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d04b      	beq.n	8006dd4 <_dtoa_r+0x21c>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	3f01      	subs	r7, #1
 8006d40:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d44:	1b9b      	subs	r3, r3, r6
 8006d46:	1e5a      	subs	r2, r3, #1
 8006d48:	bf49      	itett	mi
 8006d4a:	f1c3 0301 	rsbmi	r3, r3, #1
 8006d4e:	2300      	movpl	r3, #0
 8006d50:	9304      	strmi	r3, [sp, #16]
 8006d52:	2300      	movmi	r3, #0
 8006d54:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d56:	bf54      	ite	pl
 8006d58:	9304      	strpl	r3, [sp, #16]
 8006d5a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006d5c:	2f00      	cmp	r7, #0
 8006d5e:	db3b      	blt.n	8006dd8 <_dtoa_r+0x220>
 8006d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d62:	970e      	str	r7, [sp, #56]	@ 0x38
 8006d64:	443b      	add	r3, r7
 8006d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d68:	2300      	movs	r3, #0
 8006d6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d6e:	2b09      	cmp	r3, #9
 8006d70:	d865      	bhi.n	8006e3e <_dtoa_r+0x286>
 8006d72:	2b05      	cmp	r3, #5
 8006d74:	bfc4      	itt	gt
 8006d76:	3b04      	subgt	r3, #4
 8006d78:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006d7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d7c:	bfc8      	it	gt
 8006d7e:	2400      	movgt	r4, #0
 8006d80:	f1a3 0302 	sub.w	r3, r3, #2
 8006d84:	bfd8      	it	le
 8006d86:	2401      	movle	r4, #1
 8006d88:	2b03      	cmp	r3, #3
 8006d8a:	d864      	bhi.n	8006e56 <_dtoa_r+0x29e>
 8006d8c:	e8df f003 	tbb	[pc, r3]
 8006d90:	2c385553 	.word	0x2c385553
 8006d94:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006d98:	441e      	add	r6, r3
 8006d9a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006d9e:	2b20      	cmp	r3, #32
 8006da0:	bfc1      	itttt	gt
 8006da2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006da6:	fa08 f803 	lslgt.w	r8, r8, r3
 8006daa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006dae:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006db2:	bfd6      	itet	le
 8006db4:	f1c3 0320 	rsble	r3, r3, #32
 8006db8:	ea48 0003 	orrgt.w	r0, r8, r3
 8006dbc:	fa04 f003 	lslle.w	r0, r4, r3
 8006dc0:	f7f9 fb10 	bl	80003e4 <__aeabi_ui2d>
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006dca:	3e01      	subs	r6, #1
 8006dcc:	9212      	str	r2, [sp, #72]	@ 0x48
 8006dce:	e774      	b.n	8006cba <_dtoa_r+0x102>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e7b5      	b.n	8006d40 <_dtoa_r+0x188>
 8006dd4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006dd6:	e7b4      	b.n	8006d42 <_dtoa_r+0x18a>
 8006dd8:	9b04      	ldr	r3, [sp, #16]
 8006dda:	1bdb      	subs	r3, r3, r7
 8006ddc:	9304      	str	r3, [sp, #16]
 8006dde:	427b      	negs	r3, r7
 8006de0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de2:	2300      	movs	r3, #0
 8006de4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006de6:	e7c1      	b.n	8006d6c <_dtoa_r+0x1b4>
 8006de8:	2301      	movs	r3, #1
 8006dea:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006dec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006dee:	eb07 0b03 	add.w	fp, r7, r3
 8006df2:	f10b 0301 	add.w	r3, fp, #1
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	9308      	str	r3, [sp, #32]
 8006dfa:	bfb8      	it	lt
 8006dfc:	2301      	movlt	r3, #1
 8006dfe:	e006      	b.n	8006e0e <_dtoa_r+0x256>
 8006e00:	2301      	movs	r3, #1
 8006e02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	dd28      	ble.n	8006e5c <_dtoa_r+0x2a4>
 8006e0a:	469b      	mov	fp, r3
 8006e0c:	9308      	str	r3, [sp, #32]
 8006e0e:	2100      	movs	r1, #0
 8006e10:	2204      	movs	r2, #4
 8006e12:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006e16:	f102 0514 	add.w	r5, r2, #20
 8006e1a:	429d      	cmp	r5, r3
 8006e1c:	d926      	bls.n	8006e6c <_dtoa_r+0x2b4>
 8006e1e:	6041      	str	r1, [r0, #4]
 8006e20:	4648      	mov	r0, r9
 8006e22:	f000 fd9b 	bl	800795c <_Balloc>
 8006e26:	4682      	mov	sl, r0
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	d143      	bne.n	8006eb4 <_dtoa_r+0x2fc>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e32:	4b1f      	ldr	r3, [pc, #124]	@ (8006eb0 <_dtoa_r+0x2f8>)
 8006e34:	e6d4      	b.n	8006be0 <_dtoa_r+0x28>
 8006e36:	2300      	movs	r3, #0
 8006e38:	e7e3      	b.n	8006e02 <_dtoa_r+0x24a>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e7d5      	b.n	8006dea <_dtoa_r+0x232>
 8006e3e:	2401      	movs	r4, #1
 8006e40:	2300      	movs	r3, #0
 8006e42:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e44:	9320      	str	r3, [sp, #128]	@ 0x80
 8006e46:	f04f 3bff 	mov.w	fp, #4294967295
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	2312      	movs	r3, #18
 8006e4e:	f8cd b020 	str.w	fp, [sp, #32]
 8006e52:	9221      	str	r2, [sp, #132]	@ 0x84
 8006e54:	e7db      	b.n	8006e0e <_dtoa_r+0x256>
 8006e56:	2301      	movs	r3, #1
 8006e58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e5a:	e7f4      	b.n	8006e46 <_dtoa_r+0x28e>
 8006e5c:	f04f 0b01 	mov.w	fp, #1
 8006e60:	465b      	mov	r3, fp
 8006e62:	f8cd b020 	str.w	fp, [sp, #32]
 8006e66:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006e6a:	e7d0      	b.n	8006e0e <_dtoa_r+0x256>
 8006e6c:	3101      	adds	r1, #1
 8006e6e:	0052      	lsls	r2, r2, #1
 8006e70:	e7d1      	b.n	8006e16 <_dtoa_r+0x25e>
 8006e72:	bf00      	nop
 8006e74:	f3af 8000 	nop.w
 8006e78:	636f4361 	.word	0x636f4361
 8006e7c:	3fd287a7 	.word	0x3fd287a7
 8006e80:	8b60c8b3 	.word	0x8b60c8b3
 8006e84:	3fc68a28 	.word	0x3fc68a28
 8006e88:	509f79fb 	.word	0x509f79fb
 8006e8c:	3fd34413 	.word	0x3fd34413
 8006e90:	0800a22c 	.word	0x0800a22c
 8006e94:	0800a243 	.word	0x0800a243
 8006e98:	7ff00000 	.word	0x7ff00000
 8006e9c:	0800a228 	.word	0x0800a228
 8006ea0:	0800a1f7 	.word	0x0800a1f7
 8006ea4:	0800a1f6 	.word	0x0800a1f6
 8006ea8:	3ff80000 	.word	0x3ff80000
 8006eac:	0800a3f0 	.word	0x0800a3f0
 8006eb0:	0800a29b 	.word	0x0800a29b
 8006eb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	9b08      	ldr	r3, [sp, #32]
 8006ebc:	2b0e      	cmp	r3, #14
 8006ebe:	f200 80a1 	bhi.w	8007004 <_dtoa_r+0x44c>
 8006ec2:	2c00      	cmp	r4, #0
 8006ec4:	f000 809e 	beq.w	8007004 <_dtoa_r+0x44c>
 8006ec8:	2f00      	cmp	r7, #0
 8006eca:	dd33      	ble.n	8006f34 <_dtoa_r+0x37c>
 8006ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8007140 <_dtoa_r+0x588>)
 8006ece:	f007 020f 	and.w	r2, r7, #15
 8006ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ed6:	05f8      	lsls	r0, r7, #23
 8006ed8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006edc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006ee0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ee4:	d516      	bpl.n	8006f14 <_dtoa_r+0x35c>
 8006ee6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006eea:	4b96      	ldr	r3, [pc, #600]	@ (8007144 <_dtoa_r+0x58c>)
 8006eec:	2603      	movs	r6, #3
 8006eee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ef2:	f7f9 fc1b 	bl	800072c <__aeabi_ddiv>
 8006ef6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006efa:	f004 040f 	and.w	r4, r4, #15
 8006efe:	4d91      	ldr	r5, [pc, #580]	@ (8007144 <_dtoa_r+0x58c>)
 8006f00:	b954      	cbnz	r4, 8006f18 <_dtoa_r+0x360>
 8006f02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f0a:	f7f9 fc0f 	bl	800072c <__aeabi_ddiv>
 8006f0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f12:	e028      	b.n	8006f66 <_dtoa_r+0x3ae>
 8006f14:	2602      	movs	r6, #2
 8006f16:	e7f2      	b.n	8006efe <_dtoa_r+0x346>
 8006f18:	07e1      	lsls	r1, r4, #31
 8006f1a:	d508      	bpl.n	8006f2e <_dtoa_r+0x376>
 8006f1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f24:	f7f9 fad8 	bl	80004d8 <__aeabi_dmul>
 8006f28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f2c:	3601      	adds	r6, #1
 8006f2e:	1064      	asrs	r4, r4, #1
 8006f30:	3508      	adds	r5, #8
 8006f32:	e7e5      	b.n	8006f00 <_dtoa_r+0x348>
 8006f34:	f000 80af 	beq.w	8007096 <_dtoa_r+0x4de>
 8006f38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f3c:	427c      	negs	r4, r7
 8006f3e:	4b80      	ldr	r3, [pc, #512]	@ (8007140 <_dtoa_r+0x588>)
 8006f40:	f004 020f 	and.w	r2, r4, #15
 8006f44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	f7f9 fac4 	bl	80004d8 <__aeabi_dmul>
 8006f50:	2602      	movs	r6, #2
 8006f52:	2300      	movs	r3, #0
 8006f54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f58:	4d7a      	ldr	r5, [pc, #488]	@ (8007144 <_dtoa_r+0x58c>)
 8006f5a:	1124      	asrs	r4, r4, #4
 8006f5c:	2c00      	cmp	r4, #0
 8006f5e:	f040 808f 	bne.w	8007080 <_dtoa_r+0x4c8>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1d3      	bne.n	8006f0e <_dtoa_r+0x356>
 8006f66:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 8094 	beq.w	800709a <_dtoa_r+0x4e2>
 8006f72:	2200      	movs	r2, #0
 8006f74:	4620      	mov	r0, r4
 8006f76:	4629      	mov	r1, r5
 8006f78:	4b73      	ldr	r3, [pc, #460]	@ (8007148 <_dtoa_r+0x590>)
 8006f7a:	f7f9 fd1f 	bl	80009bc <__aeabi_dcmplt>
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f000 808b 	beq.w	800709a <_dtoa_r+0x4e2>
 8006f84:	9b08      	ldr	r3, [sp, #32]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f000 8087 	beq.w	800709a <_dtoa_r+0x4e2>
 8006f8c:	f1bb 0f00 	cmp.w	fp, #0
 8006f90:	dd34      	ble.n	8006ffc <_dtoa_r+0x444>
 8006f92:	4620      	mov	r0, r4
 8006f94:	2200      	movs	r2, #0
 8006f96:	4629      	mov	r1, r5
 8006f98:	4b6c      	ldr	r3, [pc, #432]	@ (800714c <_dtoa_r+0x594>)
 8006f9a:	f7f9 fa9d 	bl	80004d8 <__aeabi_dmul>
 8006f9e:	465c      	mov	r4, fp
 8006fa0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fa4:	f107 38ff 	add.w	r8, r7, #4294967295
 8006fa8:	3601      	adds	r6, #1
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7f9 fa2a 	bl	8000404 <__aeabi_i2d>
 8006fb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fb4:	f7f9 fa90 	bl	80004d8 <__aeabi_dmul>
 8006fb8:	2200      	movs	r2, #0
 8006fba:	4b65      	ldr	r3, [pc, #404]	@ (8007150 <_dtoa_r+0x598>)
 8006fbc:	f7f9 f8d6 	bl	800016c <__adddf3>
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	d16a      	bne.n	80070a0 <_dtoa_r+0x4e8>
 8006fca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	4b60      	ldr	r3, [pc, #384]	@ (8007154 <_dtoa_r+0x59c>)
 8006fd2:	f7f9 f8c9 	bl	8000168 <__aeabi_dsub>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	460b      	mov	r3, r1
 8006fda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006fde:	462a      	mov	r2, r5
 8006fe0:	4633      	mov	r3, r6
 8006fe2:	f7f9 fd09 	bl	80009f8 <__aeabi_dcmpgt>
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	f040 8298 	bne.w	800751c <_dtoa_r+0x964>
 8006fec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ff0:	462a      	mov	r2, r5
 8006ff2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ff6:	f7f9 fce1 	bl	80009bc <__aeabi_dcmplt>
 8006ffa:	bb38      	cbnz	r0, 800704c <_dtoa_r+0x494>
 8006ffc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007000:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007004:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007006:	2b00      	cmp	r3, #0
 8007008:	f2c0 8157 	blt.w	80072ba <_dtoa_r+0x702>
 800700c:	2f0e      	cmp	r7, #14
 800700e:	f300 8154 	bgt.w	80072ba <_dtoa_r+0x702>
 8007012:	4b4b      	ldr	r3, [pc, #300]	@ (8007140 <_dtoa_r+0x588>)
 8007014:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007018:	e9d3 3400 	ldrd	r3, r4, [r3]
 800701c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007020:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007022:	2b00      	cmp	r3, #0
 8007024:	f280 80e5 	bge.w	80071f2 <_dtoa_r+0x63a>
 8007028:	9b08      	ldr	r3, [sp, #32]
 800702a:	2b00      	cmp	r3, #0
 800702c:	f300 80e1 	bgt.w	80071f2 <_dtoa_r+0x63a>
 8007030:	d10c      	bne.n	800704c <_dtoa_r+0x494>
 8007032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007036:	2200      	movs	r2, #0
 8007038:	4b46      	ldr	r3, [pc, #280]	@ (8007154 <_dtoa_r+0x59c>)
 800703a:	f7f9 fa4d 	bl	80004d8 <__aeabi_dmul>
 800703e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007042:	f7f9 fccf 	bl	80009e4 <__aeabi_dcmpge>
 8007046:	2800      	cmp	r0, #0
 8007048:	f000 8266 	beq.w	8007518 <_dtoa_r+0x960>
 800704c:	2400      	movs	r4, #0
 800704e:	4625      	mov	r5, r4
 8007050:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007052:	4656      	mov	r6, sl
 8007054:	ea6f 0803 	mvn.w	r8, r3
 8007058:	2700      	movs	r7, #0
 800705a:	4621      	mov	r1, r4
 800705c:	4648      	mov	r0, r9
 800705e:	f000 fcbd 	bl	80079dc <_Bfree>
 8007062:	2d00      	cmp	r5, #0
 8007064:	f000 80bd 	beq.w	80071e2 <_dtoa_r+0x62a>
 8007068:	b12f      	cbz	r7, 8007076 <_dtoa_r+0x4be>
 800706a:	42af      	cmp	r7, r5
 800706c:	d003      	beq.n	8007076 <_dtoa_r+0x4be>
 800706e:	4639      	mov	r1, r7
 8007070:	4648      	mov	r0, r9
 8007072:	f000 fcb3 	bl	80079dc <_Bfree>
 8007076:	4629      	mov	r1, r5
 8007078:	4648      	mov	r0, r9
 800707a:	f000 fcaf 	bl	80079dc <_Bfree>
 800707e:	e0b0      	b.n	80071e2 <_dtoa_r+0x62a>
 8007080:	07e2      	lsls	r2, r4, #31
 8007082:	d505      	bpl.n	8007090 <_dtoa_r+0x4d8>
 8007084:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007088:	f7f9 fa26 	bl	80004d8 <__aeabi_dmul>
 800708c:	2301      	movs	r3, #1
 800708e:	3601      	adds	r6, #1
 8007090:	1064      	asrs	r4, r4, #1
 8007092:	3508      	adds	r5, #8
 8007094:	e762      	b.n	8006f5c <_dtoa_r+0x3a4>
 8007096:	2602      	movs	r6, #2
 8007098:	e765      	b.n	8006f66 <_dtoa_r+0x3ae>
 800709a:	46b8      	mov	r8, r7
 800709c:	9c08      	ldr	r4, [sp, #32]
 800709e:	e784      	b.n	8006faa <_dtoa_r+0x3f2>
 80070a0:	4b27      	ldr	r3, [pc, #156]	@ (8007140 <_dtoa_r+0x588>)
 80070a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80070a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070ac:	4454      	add	r4, sl
 80070ae:	2900      	cmp	r1, #0
 80070b0:	d054      	beq.n	800715c <_dtoa_r+0x5a4>
 80070b2:	2000      	movs	r0, #0
 80070b4:	4928      	ldr	r1, [pc, #160]	@ (8007158 <_dtoa_r+0x5a0>)
 80070b6:	f7f9 fb39 	bl	800072c <__aeabi_ddiv>
 80070ba:	4633      	mov	r3, r6
 80070bc:	462a      	mov	r2, r5
 80070be:	f7f9 f853 	bl	8000168 <__aeabi_dsub>
 80070c2:	4656      	mov	r6, sl
 80070c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070cc:	f7f9 fcb4 	bl	8000a38 <__aeabi_d2iz>
 80070d0:	4605      	mov	r5, r0
 80070d2:	f7f9 f997 	bl	8000404 <__aeabi_i2d>
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070de:	f7f9 f843 	bl	8000168 <__aeabi_dsub>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	3530      	adds	r5, #48	@ 0x30
 80070e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80070ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070f0:	f806 5b01 	strb.w	r5, [r6], #1
 80070f4:	f7f9 fc62 	bl	80009bc <__aeabi_dcmplt>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d172      	bne.n	80071e2 <_dtoa_r+0x62a>
 80070fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007100:	2000      	movs	r0, #0
 8007102:	4911      	ldr	r1, [pc, #68]	@ (8007148 <_dtoa_r+0x590>)
 8007104:	f7f9 f830 	bl	8000168 <__aeabi_dsub>
 8007108:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800710c:	f7f9 fc56 	bl	80009bc <__aeabi_dcmplt>
 8007110:	2800      	cmp	r0, #0
 8007112:	f040 80b4 	bne.w	800727e <_dtoa_r+0x6c6>
 8007116:	42a6      	cmp	r6, r4
 8007118:	f43f af70 	beq.w	8006ffc <_dtoa_r+0x444>
 800711c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007120:	2200      	movs	r2, #0
 8007122:	4b0a      	ldr	r3, [pc, #40]	@ (800714c <_dtoa_r+0x594>)
 8007124:	f7f9 f9d8 	bl	80004d8 <__aeabi_dmul>
 8007128:	2200      	movs	r2, #0
 800712a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800712e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007132:	4b06      	ldr	r3, [pc, #24]	@ (800714c <_dtoa_r+0x594>)
 8007134:	f7f9 f9d0 	bl	80004d8 <__aeabi_dmul>
 8007138:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800713c:	e7c4      	b.n	80070c8 <_dtoa_r+0x510>
 800713e:	bf00      	nop
 8007140:	0800a3f0 	.word	0x0800a3f0
 8007144:	0800a3c8 	.word	0x0800a3c8
 8007148:	3ff00000 	.word	0x3ff00000
 800714c:	40240000 	.word	0x40240000
 8007150:	401c0000 	.word	0x401c0000
 8007154:	40140000 	.word	0x40140000
 8007158:	3fe00000 	.word	0x3fe00000
 800715c:	4631      	mov	r1, r6
 800715e:	4628      	mov	r0, r5
 8007160:	f7f9 f9ba 	bl	80004d8 <__aeabi_dmul>
 8007164:	4656      	mov	r6, sl
 8007166:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800716a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800716c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007170:	f7f9 fc62 	bl	8000a38 <__aeabi_d2iz>
 8007174:	4605      	mov	r5, r0
 8007176:	f7f9 f945 	bl	8000404 <__aeabi_i2d>
 800717a:	4602      	mov	r2, r0
 800717c:	460b      	mov	r3, r1
 800717e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007182:	f7f8 fff1 	bl	8000168 <__aeabi_dsub>
 8007186:	4602      	mov	r2, r0
 8007188:	460b      	mov	r3, r1
 800718a:	3530      	adds	r5, #48	@ 0x30
 800718c:	f806 5b01 	strb.w	r5, [r6], #1
 8007190:	42a6      	cmp	r6, r4
 8007192:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007196:	f04f 0200 	mov.w	r2, #0
 800719a:	d124      	bne.n	80071e6 <_dtoa_r+0x62e>
 800719c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071a0:	4bae      	ldr	r3, [pc, #696]	@ (800745c <_dtoa_r+0x8a4>)
 80071a2:	f7f8 ffe3 	bl	800016c <__adddf3>
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ae:	f7f9 fc23 	bl	80009f8 <__aeabi_dcmpgt>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d163      	bne.n	800727e <_dtoa_r+0x6c6>
 80071b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071ba:	2000      	movs	r0, #0
 80071bc:	49a7      	ldr	r1, [pc, #668]	@ (800745c <_dtoa_r+0x8a4>)
 80071be:	f7f8 ffd3 	bl	8000168 <__aeabi_dsub>
 80071c2:	4602      	mov	r2, r0
 80071c4:	460b      	mov	r3, r1
 80071c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ca:	f7f9 fbf7 	bl	80009bc <__aeabi_dcmplt>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f43f af14 	beq.w	8006ffc <_dtoa_r+0x444>
 80071d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80071d6:	1e73      	subs	r3, r6, #1
 80071d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80071da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071de:	2b30      	cmp	r3, #48	@ 0x30
 80071e0:	d0f8      	beq.n	80071d4 <_dtoa_r+0x61c>
 80071e2:	4647      	mov	r7, r8
 80071e4:	e03b      	b.n	800725e <_dtoa_r+0x6a6>
 80071e6:	4b9e      	ldr	r3, [pc, #632]	@ (8007460 <_dtoa_r+0x8a8>)
 80071e8:	f7f9 f976 	bl	80004d8 <__aeabi_dmul>
 80071ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80071f0:	e7bc      	b.n	800716c <_dtoa_r+0x5b4>
 80071f2:	4656      	mov	r6, sl
 80071f4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80071f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071fc:	4620      	mov	r0, r4
 80071fe:	4629      	mov	r1, r5
 8007200:	f7f9 fa94 	bl	800072c <__aeabi_ddiv>
 8007204:	f7f9 fc18 	bl	8000a38 <__aeabi_d2iz>
 8007208:	4680      	mov	r8, r0
 800720a:	f7f9 f8fb 	bl	8000404 <__aeabi_i2d>
 800720e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007212:	f7f9 f961 	bl	80004d8 <__aeabi_dmul>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	4620      	mov	r0, r4
 800721c:	4629      	mov	r1, r5
 800721e:	f7f8 ffa3 	bl	8000168 <__aeabi_dsub>
 8007222:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007226:	9d08      	ldr	r5, [sp, #32]
 8007228:	f806 4b01 	strb.w	r4, [r6], #1
 800722c:	eba6 040a 	sub.w	r4, r6, sl
 8007230:	42a5      	cmp	r5, r4
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	d133      	bne.n	80072a0 <_dtoa_r+0x6e8>
 8007238:	f7f8 ff98 	bl	800016c <__adddf3>
 800723c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007240:	4604      	mov	r4, r0
 8007242:	460d      	mov	r5, r1
 8007244:	f7f9 fbd8 	bl	80009f8 <__aeabi_dcmpgt>
 8007248:	b9c0      	cbnz	r0, 800727c <_dtoa_r+0x6c4>
 800724a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800724e:	4620      	mov	r0, r4
 8007250:	4629      	mov	r1, r5
 8007252:	f7f9 fba9 	bl	80009a8 <__aeabi_dcmpeq>
 8007256:	b110      	cbz	r0, 800725e <_dtoa_r+0x6a6>
 8007258:	f018 0f01 	tst.w	r8, #1
 800725c:	d10e      	bne.n	800727c <_dtoa_r+0x6c4>
 800725e:	4648      	mov	r0, r9
 8007260:	9903      	ldr	r1, [sp, #12]
 8007262:	f000 fbbb 	bl	80079dc <_Bfree>
 8007266:	2300      	movs	r3, #0
 8007268:	7033      	strb	r3, [r6, #0]
 800726a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800726c:	3701      	adds	r7, #1
 800726e:	601f      	str	r7, [r3, #0]
 8007270:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 824b 	beq.w	800770e <_dtoa_r+0xb56>
 8007278:	601e      	str	r6, [r3, #0]
 800727a:	e248      	b.n	800770e <_dtoa_r+0xb56>
 800727c:	46b8      	mov	r8, r7
 800727e:	4633      	mov	r3, r6
 8007280:	461e      	mov	r6, r3
 8007282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007286:	2a39      	cmp	r2, #57	@ 0x39
 8007288:	d106      	bne.n	8007298 <_dtoa_r+0x6e0>
 800728a:	459a      	cmp	sl, r3
 800728c:	d1f8      	bne.n	8007280 <_dtoa_r+0x6c8>
 800728e:	2230      	movs	r2, #48	@ 0x30
 8007290:	f108 0801 	add.w	r8, r8, #1
 8007294:	f88a 2000 	strb.w	r2, [sl]
 8007298:	781a      	ldrb	r2, [r3, #0]
 800729a:	3201      	adds	r2, #1
 800729c:	701a      	strb	r2, [r3, #0]
 800729e:	e7a0      	b.n	80071e2 <_dtoa_r+0x62a>
 80072a0:	2200      	movs	r2, #0
 80072a2:	4b6f      	ldr	r3, [pc, #444]	@ (8007460 <_dtoa_r+0x8a8>)
 80072a4:	f7f9 f918 	bl	80004d8 <__aeabi_dmul>
 80072a8:	2200      	movs	r2, #0
 80072aa:	2300      	movs	r3, #0
 80072ac:	4604      	mov	r4, r0
 80072ae:	460d      	mov	r5, r1
 80072b0:	f7f9 fb7a 	bl	80009a8 <__aeabi_dcmpeq>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d09f      	beq.n	80071f8 <_dtoa_r+0x640>
 80072b8:	e7d1      	b.n	800725e <_dtoa_r+0x6a6>
 80072ba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80072bc:	2a00      	cmp	r2, #0
 80072be:	f000 80ea 	beq.w	8007496 <_dtoa_r+0x8de>
 80072c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80072c4:	2a01      	cmp	r2, #1
 80072c6:	f300 80cd 	bgt.w	8007464 <_dtoa_r+0x8ac>
 80072ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80072cc:	2a00      	cmp	r2, #0
 80072ce:	f000 80c1 	beq.w	8007454 <_dtoa_r+0x89c>
 80072d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80072d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80072d8:	9e04      	ldr	r6, [sp, #16]
 80072da:	9a04      	ldr	r2, [sp, #16]
 80072dc:	2101      	movs	r1, #1
 80072de:	441a      	add	r2, r3
 80072e0:	9204      	str	r2, [sp, #16]
 80072e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072e4:	4648      	mov	r0, r9
 80072e6:	441a      	add	r2, r3
 80072e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80072ea:	f000 fc75 	bl	8007bd8 <__i2b>
 80072ee:	4605      	mov	r5, r0
 80072f0:	b166      	cbz	r6, 800730c <_dtoa_r+0x754>
 80072f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dd09      	ble.n	800730c <_dtoa_r+0x754>
 80072f8:	42b3      	cmp	r3, r6
 80072fa:	bfa8      	it	ge
 80072fc:	4633      	movge	r3, r6
 80072fe:	9a04      	ldr	r2, [sp, #16]
 8007300:	1af6      	subs	r6, r6, r3
 8007302:	1ad2      	subs	r2, r2, r3
 8007304:	9204      	str	r2, [sp, #16]
 8007306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	9309      	str	r3, [sp, #36]	@ 0x24
 800730c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800730e:	b30b      	cbz	r3, 8007354 <_dtoa_r+0x79c>
 8007310:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 80c6 	beq.w	80074a4 <_dtoa_r+0x8ec>
 8007318:	2c00      	cmp	r4, #0
 800731a:	f000 80c0 	beq.w	800749e <_dtoa_r+0x8e6>
 800731e:	4629      	mov	r1, r5
 8007320:	4622      	mov	r2, r4
 8007322:	4648      	mov	r0, r9
 8007324:	f000 fd10 	bl	8007d48 <__pow5mult>
 8007328:	9a03      	ldr	r2, [sp, #12]
 800732a:	4601      	mov	r1, r0
 800732c:	4605      	mov	r5, r0
 800732e:	4648      	mov	r0, r9
 8007330:	f000 fc68 	bl	8007c04 <__multiply>
 8007334:	9903      	ldr	r1, [sp, #12]
 8007336:	4680      	mov	r8, r0
 8007338:	4648      	mov	r0, r9
 800733a:	f000 fb4f 	bl	80079dc <_Bfree>
 800733e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007340:	1b1b      	subs	r3, r3, r4
 8007342:	930a      	str	r3, [sp, #40]	@ 0x28
 8007344:	f000 80b1 	beq.w	80074aa <_dtoa_r+0x8f2>
 8007348:	4641      	mov	r1, r8
 800734a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800734c:	4648      	mov	r0, r9
 800734e:	f000 fcfb 	bl	8007d48 <__pow5mult>
 8007352:	9003      	str	r0, [sp, #12]
 8007354:	2101      	movs	r1, #1
 8007356:	4648      	mov	r0, r9
 8007358:	f000 fc3e 	bl	8007bd8 <__i2b>
 800735c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800735e:	4604      	mov	r4, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 81d8 	beq.w	8007716 <_dtoa_r+0xb5e>
 8007366:	461a      	mov	r2, r3
 8007368:	4601      	mov	r1, r0
 800736a:	4648      	mov	r0, r9
 800736c:	f000 fcec 	bl	8007d48 <__pow5mult>
 8007370:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007372:	4604      	mov	r4, r0
 8007374:	2b01      	cmp	r3, #1
 8007376:	f300 809f 	bgt.w	80074b8 <_dtoa_r+0x900>
 800737a:	9b06      	ldr	r3, [sp, #24]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f040 8097 	bne.w	80074b0 <_dtoa_r+0x8f8>
 8007382:	9b07      	ldr	r3, [sp, #28]
 8007384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007388:	2b00      	cmp	r3, #0
 800738a:	f040 8093 	bne.w	80074b4 <_dtoa_r+0x8fc>
 800738e:	9b07      	ldr	r3, [sp, #28]
 8007390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007394:	0d1b      	lsrs	r3, r3, #20
 8007396:	051b      	lsls	r3, r3, #20
 8007398:	b133      	cbz	r3, 80073a8 <_dtoa_r+0x7f0>
 800739a:	9b04      	ldr	r3, [sp, #16]
 800739c:	3301      	adds	r3, #1
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a2:	3301      	adds	r3, #1
 80073a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a6:	2301      	movs	r3, #1
 80073a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 81b8 	beq.w	8007722 <_dtoa_r+0xb6a>
 80073b2:	6923      	ldr	r3, [r4, #16]
 80073b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073b8:	6918      	ldr	r0, [r3, #16]
 80073ba:	f000 fbc1 	bl	8007b40 <__hi0bits>
 80073be:	f1c0 0020 	rsb	r0, r0, #32
 80073c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c4:	4418      	add	r0, r3
 80073c6:	f010 001f 	ands.w	r0, r0, #31
 80073ca:	f000 8082 	beq.w	80074d2 <_dtoa_r+0x91a>
 80073ce:	f1c0 0320 	rsb	r3, r0, #32
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	dd73      	ble.n	80074be <_dtoa_r+0x906>
 80073d6:	9b04      	ldr	r3, [sp, #16]
 80073d8:	f1c0 001c 	rsb	r0, r0, #28
 80073dc:	4403      	add	r3, r0
 80073de:	9304      	str	r3, [sp, #16]
 80073e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e2:	4406      	add	r6, r0
 80073e4:	4403      	add	r3, r0
 80073e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e8:	9b04      	ldr	r3, [sp, #16]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	dd05      	ble.n	80073fa <_dtoa_r+0x842>
 80073ee:	461a      	mov	r2, r3
 80073f0:	4648      	mov	r0, r9
 80073f2:	9903      	ldr	r1, [sp, #12]
 80073f4:	f000 fd02 	bl	8007dfc <__lshift>
 80073f8:	9003      	str	r0, [sp, #12]
 80073fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	dd05      	ble.n	800740c <_dtoa_r+0x854>
 8007400:	4621      	mov	r1, r4
 8007402:	461a      	mov	r2, r3
 8007404:	4648      	mov	r0, r9
 8007406:	f000 fcf9 	bl	8007dfc <__lshift>
 800740a:	4604      	mov	r4, r0
 800740c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800740e:	2b00      	cmp	r3, #0
 8007410:	d061      	beq.n	80074d6 <_dtoa_r+0x91e>
 8007412:	4621      	mov	r1, r4
 8007414:	9803      	ldr	r0, [sp, #12]
 8007416:	f000 fd5d 	bl	8007ed4 <__mcmp>
 800741a:	2800      	cmp	r0, #0
 800741c:	da5b      	bge.n	80074d6 <_dtoa_r+0x91e>
 800741e:	2300      	movs	r3, #0
 8007420:	220a      	movs	r2, #10
 8007422:	4648      	mov	r0, r9
 8007424:	9903      	ldr	r1, [sp, #12]
 8007426:	f000 fafb 	bl	8007a20 <__multadd>
 800742a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800742c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007430:	9003      	str	r0, [sp, #12]
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 8177 	beq.w	8007726 <_dtoa_r+0xb6e>
 8007438:	4629      	mov	r1, r5
 800743a:	2300      	movs	r3, #0
 800743c:	220a      	movs	r2, #10
 800743e:	4648      	mov	r0, r9
 8007440:	f000 faee 	bl	8007a20 <__multadd>
 8007444:	f1bb 0f00 	cmp.w	fp, #0
 8007448:	4605      	mov	r5, r0
 800744a:	dc6f      	bgt.n	800752c <_dtoa_r+0x974>
 800744c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800744e:	2b02      	cmp	r3, #2
 8007450:	dc49      	bgt.n	80074e6 <_dtoa_r+0x92e>
 8007452:	e06b      	b.n	800752c <_dtoa_r+0x974>
 8007454:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007456:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800745a:	e73c      	b.n	80072d6 <_dtoa_r+0x71e>
 800745c:	3fe00000 	.word	0x3fe00000
 8007460:	40240000 	.word	0x40240000
 8007464:	9b08      	ldr	r3, [sp, #32]
 8007466:	1e5c      	subs	r4, r3, #1
 8007468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800746a:	42a3      	cmp	r3, r4
 800746c:	db09      	blt.n	8007482 <_dtoa_r+0x8ca>
 800746e:	1b1c      	subs	r4, r3, r4
 8007470:	9b08      	ldr	r3, [sp, #32]
 8007472:	2b00      	cmp	r3, #0
 8007474:	f6bf af30 	bge.w	80072d8 <_dtoa_r+0x720>
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	9a08      	ldr	r2, [sp, #32]
 800747c:	1a9e      	subs	r6, r3, r2
 800747e:	2300      	movs	r3, #0
 8007480:	e72b      	b.n	80072da <_dtoa_r+0x722>
 8007482:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007484:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007486:	1ae3      	subs	r3, r4, r3
 8007488:	441a      	add	r2, r3
 800748a:	940a      	str	r4, [sp, #40]	@ 0x28
 800748c:	9e04      	ldr	r6, [sp, #16]
 800748e:	2400      	movs	r4, #0
 8007490:	9b08      	ldr	r3, [sp, #32]
 8007492:	920e      	str	r2, [sp, #56]	@ 0x38
 8007494:	e721      	b.n	80072da <_dtoa_r+0x722>
 8007496:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007498:	9e04      	ldr	r6, [sp, #16]
 800749a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800749c:	e728      	b.n	80072f0 <_dtoa_r+0x738>
 800749e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80074a2:	e751      	b.n	8007348 <_dtoa_r+0x790>
 80074a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074a6:	9903      	ldr	r1, [sp, #12]
 80074a8:	e750      	b.n	800734c <_dtoa_r+0x794>
 80074aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80074ae:	e751      	b.n	8007354 <_dtoa_r+0x79c>
 80074b0:	2300      	movs	r3, #0
 80074b2:	e779      	b.n	80073a8 <_dtoa_r+0x7f0>
 80074b4:	9b06      	ldr	r3, [sp, #24]
 80074b6:	e777      	b.n	80073a8 <_dtoa_r+0x7f0>
 80074b8:	2300      	movs	r3, #0
 80074ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80074bc:	e779      	b.n	80073b2 <_dtoa_r+0x7fa>
 80074be:	d093      	beq.n	80073e8 <_dtoa_r+0x830>
 80074c0:	9a04      	ldr	r2, [sp, #16]
 80074c2:	331c      	adds	r3, #28
 80074c4:	441a      	add	r2, r3
 80074c6:	9204      	str	r2, [sp, #16]
 80074c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074ca:	441e      	add	r6, r3
 80074cc:	441a      	add	r2, r3
 80074ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80074d0:	e78a      	b.n	80073e8 <_dtoa_r+0x830>
 80074d2:	4603      	mov	r3, r0
 80074d4:	e7f4      	b.n	80074c0 <_dtoa_r+0x908>
 80074d6:	9b08      	ldr	r3, [sp, #32]
 80074d8:	46b8      	mov	r8, r7
 80074da:	2b00      	cmp	r3, #0
 80074dc:	dc20      	bgt.n	8007520 <_dtoa_r+0x968>
 80074de:	469b      	mov	fp, r3
 80074e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	dd1e      	ble.n	8007524 <_dtoa_r+0x96c>
 80074e6:	f1bb 0f00 	cmp.w	fp, #0
 80074ea:	f47f adb1 	bne.w	8007050 <_dtoa_r+0x498>
 80074ee:	4621      	mov	r1, r4
 80074f0:	465b      	mov	r3, fp
 80074f2:	2205      	movs	r2, #5
 80074f4:	4648      	mov	r0, r9
 80074f6:	f000 fa93 	bl	8007a20 <__multadd>
 80074fa:	4601      	mov	r1, r0
 80074fc:	4604      	mov	r4, r0
 80074fe:	9803      	ldr	r0, [sp, #12]
 8007500:	f000 fce8 	bl	8007ed4 <__mcmp>
 8007504:	2800      	cmp	r0, #0
 8007506:	f77f ada3 	ble.w	8007050 <_dtoa_r+0x498>
 800750a:	4656      	mov	r6, sl
 800750c:	2331      	movs	r3, #49	@ 0x31
 800750e:	f108 0801 	add.w	r8, r8, #1
 8007512:	f806 3b01 	strb.w	r3, [r6], #1
 8007516:	e59f      	b.n	8007058 <_dtoa_r+0x4a0>
 8007518:	46b8      	mov	r8, r7
 800751a:	9c08      	ldr	r4, [sp, #32]
 800751c:	4625      	mov	r5, r4
 800751e:	e7f4      	b.n	800750a <_dtoa_r+0x952>
 8007520:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 8101 	beq.w	800772e <_dtoa_r+0xb76>
 800752c:	2e00      	cmp	r6, #0
 800752e:	dd05      	ble.n	800753c <_dtoa_r+0x984>
 8007530:	4629      	mov	r1, r5
 8007532:	4632      	mov	r2, r6
 8007534:	4648      	mov	r0, r9
 8007536:	f000 fc61 	bl	8007dfc <__lshift>
 800753a:	4605      	mov	r5, r0
 800753c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800753e:	2b00      	cmp	r3, #0
 8007540:	d05c      	beq.n	80075fc <_dtoa_r+0xa44>
 8007542:	4648      	mov	r0, r9
 8007544:	6869      	ldr	r1, [r5, #4]
 8007546:	f000 fa09 	bl	800795c <_Balloc>
 800754a:	4606      	mov	r6, r0
 800754c:	b928      	cbnz	r0, 800755a <_dtoa_r+0x9a2>
 800754e:	4602      	mov	r2, r0
 8007550:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007554:	4b80      	ldr	r3, [pc, #512]	@ (8007758 <_dtoa_r+0xba0>)
 8007556:	f7ff bb43 	b.w	8006be0 <_dtoa_r+0x28>
 800755a:	692a      	ldr	r2, [r5, #16]
 800755c:	f105 010c 	add.w	r1, r5, #12
 8007560:	3202      	adds	r2, #2
 8007562:	0092      	lsls	r2, r2, #2
 8007564:	300c      	adds	r0, #12
 8007566:	f001 ff51 	bl	800940c <memcpy>
 800756a:	2201      	movs	r2, #1
 800756c:	4631      	mov	r1, r6
 800756e:	4648      	mov	r0, r9
 8007570:	f000 fc44 	bl	8007dfc <__lshift>
 8007574:	462f      	mov	r7, r5
 8007576:	4605      	mov	r5, r0
 8007578:	f10a 0301 	add.w	r3, sl, #1
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	eb0a 030b 	add.w	r3, sl, fp
 8007582:	930a      	str	r3, [sp, #40]	@ 0x28
 8007584:	9b06      	ldr	r3, [sp, #24]
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	9309      	str	r3, [sp, #36]	@ 0x24
 800758c:	9b04      	ldr	r3, [sp, #16]
 800758e:	4621      	mov	r1, r4
 8007590:	9803      	ldr	r0, [sp, #12]
 8007592:	f103 3bff 	add.w	fp, r3, #4294967295
 8007596:	f7ff fa87 	bl	8006aa8 <quorem>
 800759a:	4603      	mov	r3, r0
 800759c:	4639      	mov	r1, r7
 800759e:	3330      	adds	r3, #48	@ 0x30
 80075a0:	9006      	str	r0, [sp, #24]
 80075a2:	9803      	ldr	r0, [sp, #12]
 80075a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075a6:	f000 fc95 	bl	8007ed4 <__mcmp>
 80075aa:	462a      	mov	r2, r5
 80075ac:	9008      	str	r0, [sp, #32]
 80075ae:	4621      	mov	r1, r4
 80075b0:	4648      	mov	r0, r9
 80075b2:	f000 fcab 	bl	8007f0c <__mdiff>
 80075b6:	68c2      	ldr	r2, [r0, #12]
 80075b8:	4606      	mov	r6, r0
 80075ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075bc:	bb02      	cbnz	r2, 8007600 <_dtoa_r+0xa48>
 80075be:	4601      	mov	r1, r0
 80075c0:	9803      	ldr	r0, [sp, #12]
 80075c2:	f000 fc87 	bl	8007ed4 <__mcmp>
 80075c6:	4602      	mov	r2, r0
 80075c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075ca:	4631      	mov	r1, r6
 80075cc:	4648      	mov	r0, r9
 80075ce:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80075d2:	f000 fa03 	bl	80079dc <_Bfree>
 80075d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80075da:	9e04      	ldr	r6, [sp, #16]
 80075dc:	ea42 0103 	orr.w	r1, r2, r3
 80075e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075e2:	4319      	orrs	r1, r3
 80075e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075e6:	d10d      	bne.n	8007604 <_dtoa_r+0xa4c>
 80075e8:	2b39      	cmp	r3, #57	@ 0x39
 80075ea:	d027      	beq.n	800763c <_dtoa_r+0xa84>
 80075ec:	9a08      	ldr	r2, [sp, #32]
 80075ee:	2a00      	cmp	r2, #0
 80075f0:	dd01      	ble.n	80075f6 <_dtoa_r+0xa3e>
 80075f2:	9b06      	ldr	r3, [sp, #24]
 80075f4:	3331      	adds	r3, #49	@ 0x31
 80075f6:	f88b 3000 	strb.w	r3, [fp]
 80075fa:	e52e      	b.n	800705a <_dtoa_r+0x4a2>
 80075fc:	4628      	mov	r0, r5
 80075fe:	e7b9      	b.n	8007574 <_dtoa_r+0x9bc>
 8007600:	2201      	movs	r2, #1
 8007602:	e7e2      	b.n	80075ca <_dtoa_r+0xa12>
 8007604:	9908      	ldr	r1, [sp, #32]
 8007606:	2900      	cmp	r1, #0
 8007608:	db04      	blt.n	8007614 <_dtoa_r+0xa5c>
 800760a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800760c:	4301      	orrs	r1, r0
 800760e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007610:	4301      	orrs	r1, r0
 8007612:	d120      	bne.n	8007656 <_dtoa_r+0xa9e>
 8007614:	2a00      	cmp	r2, #0
 8007616:	ddee      	ble.n	80075f6 <_dtoa_r+0xa3e>
 8007618:	2201      	movs	r2, #1
 800761a:	9903      	ldr	r1, [sp, #12]
 800761c:	4648      	mov	r0, r9
 800761e:	9304      	str	r3, [sp, #16]
 8007620:	f000 fbec 	bl	8007dfc <__lshift>
 8007624:	4621      	mov	r1, r4
 8007626:	9003      	str	r0, [sp, #12]
 8007628:	f000 fc54 	bl	8007ed4 <__mcmp>
 800762c:	2800      	cmp	r0, #0
 800762e:	9b04      	ldr	r3, [sp, #16]
 8007630:	dc02      	bgt.n	8007638 <_dtoa_r+0xa80>
 8007632:	d1e0      	bne.n	80075f6 <_dtoa_r+0xa3e>
 8007634:	07da      	lsls	r2, r3, #31
 8007636:	d5de      	bpl.n	80075f6 <_dtoa_r+0xa3e>
 8007638:	2b39      	cmp	r3, #57	@ 0x39
 800763a:	d1da      	bne.n	80075f2 <_dtoa_r+0xa3a>
 800763c:	2339      	movs	r3, #57	@ 0x39
 800763e:	f88b 3000 	strb.w	r3, [fp]
 8007642:	4633      	mov	r3, r6
 8007644:	461e      	mov	r6, r3
 8007646:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800764a:	3b01      	subs	r3, #1
 800764c:	2a39      	cmp	r2, #57	@ 0x39
 800764e:	d04e      	beq.n	80076ee <_dtoa_r+0xb36>
 8007650:	3201      	adds	r2, #1
 8007652:	701a      	strb	r2, [r3, #0]
 8007654:	e501      	b.n	800705a <_dtoa_r+0x4a2>
 8007656:	2a00      	cmp	r2, #0
 8007658:	dd03      	ble.n	8007662 <_dtoa_r+0xaaa>
 800765a:	2b39      	cmp	r3, #57	@ 0x39
 800765c:	d0ee      	beq.n	800763c <_dtoa_r+0xa84>
 800765e:	3301      	adds	r3, #1
 8007660:	e7c9      	b.n	80075f6 <_dtoa_r+0xa3e>
 8007662:	9a04      	ldr	r2, [sp, #16]
 8007664:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007666:	f802 3c01 	strb.w	r3, [r2, #-1]
 800766a:	428a      	cmp	r2, r1
 800766c:	d028      	beq.n	80076c0 <_dtoa_r+0xb08>
 800766e:	2300      	movs	r3, #0
 8007670:	220a      	movs	r2, #10
 8007672:	9903      	ldr	r1, [sp, #12]
 8007674:	4648      	mov	r0, r9
 8007676:	f000 f9d3 	bl	8007a20 <__multadd>
 800767a:	42af      	cmp	r7, r5
 800767c:	9003      	str	r0, [sp, #12]
 800767e:	f04f 0300 	mov.w	r3, #0
 8007682:	f04f 020a 	mov.w	r2, #10
 8007686:	4639      	mov	r1, r7
 8007688:	4648      	mov	r0, r9
 800768a:	d107      	bne.n	800769c <_dtoa_r+0xae4>
 800768c:	f000 f9c8 	bl	8007a20 <__multadd>
 8007690:	4607      	mov	r7, r0
 8007692:	4605      	mov	r5, r0
 8007694:	9b04      	ldr	r3, [sp, #16]
 8007696:	3301      	adds	r3, #1
 8007698:	9304      	str	r3, [sp, #16]
 800769a:	e777      	b.n	800758c <_dtoa_r+0x9d4>
 800769c:	f000 f9c0 	bl	8007a20 <__multadd>
 80076a0:	4629      	mov	r1, r5
 80076a2:	4607      	mov	r7, r0
 80076a4:	2300      	movs	r3, #0
 80076a6:	220a      	movs	r2, #10
 80076a8:	4648      	mov	r0, r9
 80076aa:	f000 f9b9 	bl	8007a20 <__multadd>
 80076ae:	4605      	mov	r5, r0
 80076b0:	e7f0      	b.n	8007694 <_dtoa_r+0xadc>
 80076b2:	f1bb 0f00 	cmp.w	fp, #0
 80076b6:	bfcc      	ite	gt
 80076b8:	465e      	movgt	r6, fp
 80076ba:	2601      	movle	r6, #1
 80076bc:	2700      	movs	r7, #0
 80076be:	4456      	add	r6, sl
 80076c0:	2201      	movs	r2, #1
 80076c2:	9903      	ldr	r1, [sp, #12]
 80076c4:	4648      	mov	r0, r9
 80076c6:	9304      	str	r3, [sp, #16]
 80076c8:	f000 fb98 	bl	8007dfc <__lshift>
 80076cc:	4621      	mov	r1, r4
 80076ce:	9003      	str	r0, [sp, #12]
 80076d0:	f000 fc00 	bl	8007ed4 <__mcmp>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	dcb4      	bgt.n	8007642 <_dtoa_r+0xa8a>
 80076d8:	d102      	bne.n	80076e0 <_dtoa_r+0xb28>
 80076da:	9b04      	ldr	r3, [sp, #16]
 80076dc:	07db      	lsls	r3, r3, #31
 80076de:	d4b0      	bmi.n	8007642 <_dtoa_r+0xa8a>
 80076e0:	4633      	mov	r3, r6
 80076e2:	461e      	mov	r6, r3
 80076e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076e8:	2a30      	cmp	r2, #48	@ 0x30
 80076ea:	d0fa      	beq.n	80076e2 <_dtoa_r+0xb2a>
 80076ec:	e4b5      	b.n	800705a <_dtoa_r+0x4a2>
 80076ee:	459a      	cmp	sl, r3
 80076f0:	d1a8      	bne.n	8007644 <_dtoa_r+0xa8c>
 80076f2:	2331      	movs	r3, #49	@ 0x31
 80076f4:	f108 0801 	add.w	r8, r8, #1
 80076f8:	f88a 3000 	strb.w	r3, [sl]
 80076fc:	e4ad      	b.n	800705a <_dtoa_r+0x4a2>
 80076fe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007700:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800775c <_dtoa_r+0xba4>
 8007704:	b11b      	cbz	r3, 800770e <_dtoa_r+0xb56>
 8007706:	f10a 0308 	add.w	r3, sl, #8
 800770a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800770c:	6013      	str	r3, [r2, #0]
 800770e:	4650      	mov	r0, sl
 8007710:	b017      	add	sp, #92	@ 0x5c
 8007712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007716:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007718:	2b01      	cmp	r3, #1
 800771a:	f77f ae2e 	ble.w	800737a <_dtoa_r+0x7c2>
 800771e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007720:	930a      	str	r3, [sp, #40]	@ 0x28
 8007722:	2001      	movs	r0, #1
 8007724:	e64d      	b.n	80073c2 <_dtoa_r+0x80a>
 8007726:	f1bb 0f00 	cmp.w	fp, #0
 800772a:	f77f aed9 	ble.w	80074e0 <_dtoa_r+0x928>
 800772e:	4656      	mov	r6, sl
 8007730:	4621      	mov	r1, r4
 8007732:	9803      	ldr	r0, [sp, #12]
 8007734:	f7ff f9b8 	bl	8006aa8 <quorem>
 8007738:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800773c:	f806 3b01 	strb.w	r3, [r6], #1
 8007740:	eba6 020a 	sub.w	r2, r6, sl
 8007744:	4593      	cmp	fp, r2
 8007746:	ddb4      	ble.n	80076b2 <_dtoa_r+0xafa>
 8007748:	2300      	movs	r3, #0
 800774a:	220a      	movs	r2, #10
 800774c:	4648      	mov	r0, r9
 800774e:	9903      	ldr	r1, [sp, #12]
 8007750:	f000 f966 	bl	8007a20 <__multadd>
 8007754:	9003      	str	r0, [sp, #12]
 8007756:	e7eb      	b.n	8007730 <_dtoa_r+0xb78>
 8007758:	0800a29b 	.word	0x0800a29b
 800775c:	0800a21f 	.word	0x0800a21f

08007760 <_free_r>:
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	4605      	mov	r5, r0
 8007764:	2900      	cmp	r1, #0
 8007766:	d040      	beq.n	80077ea <_free_r+0x8a>
 8007768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800776c:	1f0c      	subs	r4, r1, #4
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfb8      	it	lt
 8007772:	18e4      	addlt	r4, r4, r3
 8007774:	f000 f8e6 	bl	8007944 <__malloc_lock>
 8007778:	4a1c      	ldr	r2, [pc, #112]	@ (80077ec <_free_r+0x8c>)
 800777a:	6813      	ldr	r3, [r2, #0]
 800777c:	b933      	cbnz	r3, 800778c <_free_r+0x2c>
 800777e:	6063      	str	r3, [r4, #4]
 8007780:	6014      	str	r4, [r2, #0]
 8007782:	4628      	mov	r0, r5
 8007784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007788:	f000 b8e2 	b.w	8007950 <__malloc_unlock>
 800778c:	42a3      	cmp	r3, r4
 800778e:	d908      	bls.n	80077a2 <_free_r+0x42>
 8007790:	6820      	ldr	r0, [r4, #0]
 8007792:	1821      	adds	r1, r4, r0
 8007794:	428b      	cmp	r3, r1
 8007796:	bf01      	itttt	eq
 8007798:	6819      	ldreq	r1, [r3, #0]
 800779a:	685b      	ldreq	r3, [r3, #4]
 800779c:	1809      	addeq	r1, r1, r0
 800779e:	6021      	streq	r1, [r4, #0]
 80077a0:	e7ed      	b.n	800777e <_free_r+0x1e>
 80077a2:	461a      	mov	r2, r3
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	b10b      	cbz	r3, 80077ac <_free_r+0x4c>
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	d9fa      	bls.n	80077a2 <_free_r+0x42>
 80077ac:	6811      	ldr	r1, [r2, #0]
 80077ae:	1850      	adds	r0, r2, r1
 80077b0:	42a0      	cmp	r0, r4
 80077b2:	d10b      	bne.n	80077cc <_free_r+0x6c>
 80077b4:	6820      	ldr	r0, [r4, #0]
 80077b6:	4401      	add	r1, r0
 80077b8:	1850      	adds	r0, r2, r1
 80077ba:	4283      	cmp	r3, r0
 80077bc:	6011      	str	r1, [r2, #0]
 80077be:	d1e0      	bne.n	8007782 <_free_r+0x22>
 80077c0:	6818      	ldr	r0, [r3, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	4408      	add	r0, r1
 80077c6:	6010      	str	r0, [r2, #0]
 80077c8:	6053      	str	r3, [r2, #4]
 80077ca:	e7da      	b.n	8007782 <_free_r+0x22>
 80077cc:	d902      	bls.n	80077d4 <_free_r+0x74>
 80077ce:	230c      	movs	r3, #12
 80077d0:	602b      	str	r3, [r5, #0]
 80077d2:	e7d6      	b.n	8007782 <_free_r+0x22>
 80077d4:	6820      	ldr	r0, [r4, #0]
 80077d6:	1821      	adds	r1, r4, r0
 80077d8:	428b      	cmp	r3, r1
 80077da:	bf01      	itttt	eq
 80077dc:	6819      	ldreq	r1, [r3, #0]
 80077de:	685b      	ldreq	r3, [r3, #4]
 80077e0:	1809      	addeq	r1, r1, r0
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	6063      	str	r3, [r4, #4]
 80077e6:	6054      	str	r4, [r2, #4]
 80077e8:	e7cb      	b.n	8007782 <_free_r+0x22>
 80077ea:	bd38      	pop	{r3, r4, r5, pc}
 80077ec:	200004c0 	.word	0x200004c0

080077f0 <malloc>:
 80077f0:	4b02      	ldr	r3, [pc, #8]	@ (80077fc <malloc+0xc>)
 80077f2:	4601      	mov	r1, r0
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	f000 b825 	b.w	8007844 <_malloc_r>
 80077fa:	bf00      	nop
 80077fc:	20000018 	.word	0x20000018

08007800 <sbrk_aligned>:
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	4e0f      	ldr	r6, [pc, #60]	@ (8007840 <sbrk_aligned+0x40>)
 8007804:	460c      	mov	r4, r1
 8007806:	6831      	ldr	r1, [r6, #0]
 8007808:	4605      	mov	r5, r0
 800780a:	b911      	cbnz	r1, 8007812 <sbrk_aligned+0x12>
 800780c:	f001 fdee 	bl	80093ec <_sbrk_r>
 8007810:	6030      	str	r0, [r6, #0]
 8007812:	4621      	mov	r1, r4
 8007814:	4628      	mov	r0, r5
 8007816:	f001 fde9 	bl	80093ec <_sbrk_r>
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	d103      	bne.n	8007826 <sbrk_aligned+0x26>
 800781e:	f04f 34ff 	mov.w	r4, #4294967295
 8007822:	4620      	mov	r0, r4
 8007824:	bd70      	pop	{r4, r5, r6, pc}
 8007826:	1cc4      	adds	r4, r0, #3
 8007828:	f024 0403 	bic.w	r4, r4, #3
 800782c:	42a0      	cmp	r0, r4
 800782e:	d0f8      	beq.n	8007822 <sbrk_aligned+0x22>
 8007830:	1a21      	subs	r1, r4, r0
 8007832:	4628      	mov	r0, r5
 8007834:	f001 fdda 	bl	80093ec <_sbrk_r>
 8007838:	3001      	adds	r0, #1
 800783a:	d1f2      	bne.n	8007822 <sbrk_aligned+0x22>
 800783c:	e7ef      	b.n	800781e <sbrk_aligned+0x1e>
 800783e:	bf00      	nop
 8007840:	200004bc 	.word	0x200004bc

08007844 <_malloc_r>:
 8007844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007848:	1ccd      	adds	r5, r1, #3
 800784a:	f025 0503 	bic.w	r5, r5, #3
 800784e:	3508      	adds	r5, #8
 8007850:	2d0c      	cmp	r5, #12
 8007852:	bf38      	it	cc
 8007854:	250c      	movcc	r5, #12
 8007856:	2d00      	cmp	r5, #0
 8007858:	4606      	mov	r6, r0
 800785a:	db01      	blt.n	8007860 <_malloc_r+0x1c>
 800785c:	42a9      	cmp	r1, r5
 800785e:	d904      	bls.n	800786a <_malloc_r+0x26>
 8007860:	230c      	movs	r3, #12
 8007862:	6033      	str	r3, [r6, #0]
 8007864:	2000      	movs	r0, #0
 8007866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800786a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007940 <_malloc_r+0xfc>
 800786e:	f000 f869 	bl	8007944 <__malloc_lock>
 8007872:	f8d8 3000 	ldr.w	r3, [r8]
 8007876:	461c      	mov	r4, r3
 8007878:	bb44      	cbnz	r4, 80078cc <_malloc_r+0x88>
 800787a:	4629      	mov	r1, r5
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff ffbf 	bl	8007800 <sbrk_aligned>
 8007882:	1c43      	adds	r3, r0, #1
 8007884:	4604      	mov	r4, r0
 8007886:	d158      	bne.n	800793a <_malloc_r+0xf6>
 8007888:	f8d8 4000 	ldr.w	r4, [r8]
 800788c:	4627      	mov	r7, r4
 800788e:	2f00      	cmp	r7, #0
 8007890:	d143      	bne.n	800791a <_malloc_r+0xd6>
 8007892:	2c00      	cmp	r4, #0
 8007894:	d04b      	beq.n	800792e <_malloc_r+0xea>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	4639      	mov	r1, r7
 800789a:	4630      	mov	r0, r6
 800789c:	eb04 0903 	add.w	r9, r4, r3
 80078a0:	f001 fda4 	bl	80093ec <_sbrk_r>
 80078a4:	4581      	cmp	r9, r0
 80078a6:	d142      	bne.n	800792e <_malloc_r+0xea>
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	4630      	mov	r0, r6
 80078ac:	1a6d      	subs	r5, r5, r1
 80078ae:	4629      	mov	r1, r5
 80078b0:	f7ff ffa6 	bl	8007800 <sbrk_aligned>
 80078b4:	3001      	adds	r0, #1
 80078b6:	d03a      	beq.n	800792e <_malloc_r+0xea>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	442b      	add	r3, r5
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	f8d8 3000 	ldr.w	r3, [r8]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	bb62      	cbnz	r2, 8007920 <_malloc_r+0xdc>
 80078c6:	f8c8 7000 	str.w	r7, [r8]
 80078ca:	e00f      	b.n	80078ec <_malloc_r+0xa8>
 80078cc:	6822      	ldr	r2, [r4, #0]
 80078ce:	1b52      	subs	r2, r2, r5
 80078d0:	d420      	bmi.n	8007914 <_malloc_r+0xd0>
 80078d2:	2a0b      	cmp	r2, #11
 80078d4:	d917      	bls.n	8007906 <_malloc_r+0xc2>
 80078d6:	1961      	adds	r1, r4, r5
 80078d8:	42a3      	cmp	r3, r4
 80078da:	6025      	str	r5, [r4, #0]
 80078dc:	bf18      	it	ne
 80078de:	6059      	strne	r1, [r3, #4]
 80078e0:	6863      	ldr	r3, [r4, #4]
 80078e2:	bf08      	it	eq
 80078e4:	f8c8 1000 	streq.w	r1, [r8]
 80078e8:	5162      	str	r2, [r4, r5]
 80078ea:	604b      	str	r3, [r1, #4]
 80078ec:	4630      	mov	r0, r6
 80078ee:	f000 f82f 	bl	8007950 <__malloc_unlock>
 80078f2:	f104 000b 	add.w	r0, r4, #11
 80078f6:	1d23      	adds	r3, r4, #4
 80078f8:	f020 0007 	bic.w	r0, r0, #7
 80078fc:	1ac2      	subs	r2, r0, r3
 80078fe:	bf1c      	itt	ne
 8007900:	1a1b      	subne	r3, r3, r0
 8007902:	50a3      	strne	r3, [r4, r2]
 8007904:	e7af      	b.n	8007866 <_malloc_r+0x22>
 8007906:	6862      	ldr	r2, [r4, #4]
 8007908:	42a3      	cmp	r3, r4
 800790a:	bf0c      	ite	eq
 800790c:	f8c8 2000 	streq.w	r2, [r8]
 8007910:	605a      	strne	r2, [r3, #4]
 8007912:	e7eb      	b.n	80078ec <_malloc_r+0xa8>
 8007914:	4623      	mov	r3, r4
 8007916:	6864      	ldr	r4, [r4, #4]
 8007918:	e7ae      	b.n	8007878 <_malloc_r+0x34>
 800791a:	463c      	mov	r4, r7
 800791c:	687f      	ldr	r7, [r7, #4]
 800791e:	e7b6      	b.n	800788e <_malloc_r+0x4a>
 8007920:	461a      	mov	r2, r3
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	42a3      	cmp	r3, r4
 8007926:	d1fb      	bne.n	8007920 <_malloc_r+0xdc>
 8007928:	2300      	movs	r3, #0
 800792a:	6053      	str	r3, [r2, #4]
 800792c:	e7de      	b.n	80078ec <_malloc_r+0xa8>
 800792e:	230c      	movs	r3, #12
 8007930:	4630      	mov	r0, r6
 8007932:	6033      	str	r3, [r6, #0]
 8007934:	f000 f80c 	bl	8007950 <__malloc_unlock>
 8007938:	e794      	b.n	8007864 <_malloc_r+0x20>
 800793a:	6005      	str	r5, [r0, #0]
 800793c:	e7d6      	b.n	80078ec <_malloc_r+0xa8>
 800793e:	bf00      	nop
 8007940:	200004c0 	.word	0x200004c0

08007944 <__malloc_lock>:
 8007944:	4801      	ldr	r0, [pc, #4]	@ (800794c <__malloc_lock+0x8>)
 8007946:	f7ff b89a 	b.w	8006a7e <__retarget_lock_acquire_recursive>
 800794a:	bf00      	nop
 800794c:	200004b8 	.word	0x200004b8

08007950 <__malloc_unlock>:
 8007950:	4801      	ldr	r0, [pc, #4]	@ (8007958 <__malloc_unlock+0x8>)
 8007952:	f7ff b895 	b.w	8006a80 <__retarget_lock_release_recursive>
 8007956:	bf00      	nop
 8007958:	200004b8 	.word	0x200004b8

0800795c <_Balloc>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	69c6      	ldr	r6, [r0, #28]
 8007960:	4604      	mov	r4, r0
 8007962:	460d      	mov	r5, r1
 8007964:	b976      	cbnz	r6, 8007984 <_Balloc+0x28>
 8007966:	2010      	movs	r0, #16
 8007968:	f7ff ff42 	bl	80077f0 <malloc>
 800796c:	4602      	mov	r2, r0
 800796e:	61e0      	str	r0, [r4, #28]
 8007970:	b920      	cbnz	r0, 800797c <_Balloc+0x20>
 8007972:	216b      	movs	r1, #107	@ 0x6b
 8007974:	4b17      	ldr	r3, [pc, #92]	@ (80079d4 <_Balloc+0x78>)
 8007976:	4818      	ldr	r0, [pc, #96]	@ (80079d8 <_Balloc+0x7c>)
 8007978:	f001 fd5c 	bl	8009434 <__assert_func>
 800797c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007980:	6006      	str	r6, [r0, #0]
 8007982:	60c6      	str	r6, [r0, #12]
 8007984:	69e6      	ldr	r6, [r4, #28]
 8007986:	68f3      	ldr	r3, [r6, #12]
 8007988:	b183      	cbz	r3, 80079ac <_Balloc+0x50>
 800798a:	69e3      	ldr	r3, [r4, #28]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007992:	b9b8      	cbnz	r0, 80079c4 <_Balloc+0x68>
 8007994:	2101      	movs	r1, #1
 8007996:	fa01 f605 	lsl.w	r6, r1, r5
 800799a:	1d72      	adds	r2, r6, #5
 800799c:	4620      	mov	r0, r4
 800799e:	0092      	lsls	r2, r2, #2
 80079a0:	f001 fd66 	bl	8009470 <_calloc_r>
 80079a4:	b160      	cbz	r0, 80079c0 <_Balloc+0x64>
 80079a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079aa:	e00e      	b.n	80079ca <_Balloc+0x6e>
 80079ac:	2221      	movs	r2, #33	@ 0x21
 80079ae:	2104      	movs	r1, #4
 80079b0:	4620      	mov	r0, r4
 80079b2:	f001 fd5d 	bl	8009470 <_calloc_r>
 80079b6:	69e3      	ldr	r3, [r4, #28]
 80079b8:	60f0      	str	r0, [r6, #12]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e4      	bne.n	800798a <_Balloc+0x2e>
 80079c0:	2000      	movs	r0, #0
 80079c2:	bd70      	pop	{r4, r5, r6, pc}
 80079c4:	6802      	ldr	r2, [r0, #0]
 80079c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079ca:	2300      	movs	r3, #0
 80079cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079d0:	e7f7      	b.n	80079c2 <_Balloc+0x66>
 80079d2:	bf00      	nop
 80079d4:	0800a22c 	.word	0x0800a22c
 80079d8:	0800a2ac 	.word	0x0800a2ac

080079dc <_Bfree>:
 80079dc:	b570      	push	{r4, r5, r6, lr}
 80079de:	69c6      	ldr	r6, [r0, #28]
 80079e0:	4605      	mov	r5, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b976      	cbnz	r6, 8007a04 <_Bfree+0x28>
 80079e6:	2010      	movs	r0, #16
 80079e8:	f7ff ff02 	bl	80077f0 <malloc>
 80079ec:	4602      	mov	r2, r0
 80079ee:	61e8      	str	r0, [r5, #28]
 80079f0:	b920      	cbnz	r0, 80079fc <_Bfree+0x20>
 80079f2:	218f      	movs	r1, #143	@ 0x8f
 80079f4:	4b08      	ldr	r3, [pc, #32]	@ (8007a18 <_Bfree+0x3c>)
 80079f6:	4809      	ldr	r0, [pc, #36]	@ (8007a1c <_Bfree+0x40>)
 80079f8:	f001 fd1c 	bl	8009434 <__assert_func>
 80079fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a00:	6006      	str	r6, [r0, #0]
 8007a02:	60c6      	str	r6, [r0, #12]
 8007a04:	b13c      	cbz	r4, 8007a16 <_Bfree+0x3a>
 8007a06:	69eb      	ldr	r3, [r5, #28]
 8007a08:	6862      	ldr	r2, [r4, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a10:	6021      	str	r1, [r4, #0]
 8007a12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a16:	bd70      	pop	{r4, r5, r6, pc}
 8007a18:	0800a22c 	.word	0x0800a22c
 8007a1c:	0800a2ac 	.word	0x0800a2ac

08007a20 <__multadd>:
 8007a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	4607      	mov	r7, r0
 8007a26:	460c      	mov	r4, r1
 8007a28:	461e      	mov	r6, r3
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	690d      	ldr	r5, [r1, #16]
 8007a2e:	f101 0c14 	add.w	ip, r1, #20
 8007a32:	f8dc 3000 	ldr.w	r3, [ip]
 8007a36:	3001      	adds	r0, #1
 8007a38:	b299      	uxth	r1, r3
 8007a3a:	fb02 6101 	mla	r1, r2, r1, r6
 8007a3e:	0c1e      	lsrs	r6, r3, #16
 8007a40:	0c0b      	lsrs	r3, r1, #16
 8007a42:	fb02 3306 	mla	r3, r2, r6, r3
 8007a46:	b289      	uxth	r1, r1
 8007a48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a4c:	4285      	cmp	r5, r0
 8007a4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a52:	f84c 1b04 	str.w	r1, [ip], #4
 8007a56:	dcec      	bgt.n	8007a32 <__multadd+0x12>
 8007a58:	b30e      	cbz	r6, 8007a9e <__multadd+0x7e>
 8007a5a:	68a3      	ldr	r3, [r4, #8]
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	dc19      	bgt.n	8007a94 <__multadd+0x74>
 8007a60:	6861      	ldr	r1, [r4, #4]
 8007a62:	4638      	mov	r0, r7
 8007a64:	3101      	adds	r1, #1
 8007a66:	f7ff ff79 	bl	800795c <_Balloc>
 8007a6a:	4680      	mov	r8, r0
 8007a6c:	b928      	cbnz	r0, 8007a7a <__multadd+0x5a>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	21ba      	movs	r1, #186	@ 0xba
 8007a72:	4b0c      	ldr	r3, [pc, #48]	@ (8007aa4 <__multadd+0x84>)
 8007a74:	480c      	ldr	r0, [pc, #48]	@ (8007aa8 <__multadd+0x88>)
 8007a76:	f001 fcdd 	bl	8009434 <__assert_func>
 8007a7a:	6922      	ldr	r2, [r4, #16]
 8007a7c:	f104 010c 	add.w	r1, r4, #12
 8007a80:	3202      	adds	r2, #2
 8007a82:	0092      	lsls	r2, r2, #2
 8007a84:	300c      	adds	r0, #12
 8007a86:	f001 fcc1 	bl	800940c <memcpy>
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4638      	mov	r0, r7
 8007a8e:	f7ff ffa5 	bl	80079dc <_Bfree>
 8007a92:	4644      	mov	r4, r8
 8007a94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a98:	3501      	adds	r5, #1
 8007a9a:	615e      	str	r6, [r3, #20]
 8007a9c:	6125      	str	r5, [r4, #16]
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aa4:	0800a29b 	.word	0x0800a29b
 8007aa8:	0800a2ac 	.word	0x0800a2ac

08007aac <__s2b>:
 8007aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ab0:	4615      	mov	r5, r2
 8007ab2:	2209      	movs	r2, #9
 8007ab4:	461f      	mov	r7, r3
 8007ab6:	3308      	adds	r3, #8
 8007ab8:	460c      	mov	r4, r1
 8007aba:	fb93 f3f2 	sdiv	r3, r3, r2
 8007abe:	4606      	mov	r6, r0
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	db09      	blt.n	8007adc <__s2b+0x30>
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f7ff ff47 	bl	800795c <_Balloc>
 8007ace:	b940      	cbnz	r0, 8007ae2 <__s2b+0x36>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	21d3      	movs	r1, #211	@ 0xd3
 8007ad4:	4b18      	ldr	r3, [pc, #96]	@ (8007b38 <__s2b+0x8c>)
 8007ad6:	4819      	ldr	r0, [pc, #100]	@ (8007b3c <__s2b+0x90>)
 8007ad8:	f001 fcac 	bl	8009434 <__assert_func>
 8007adc:	0052      	lsls	r2, r2, #1
 8007ade:	3101      	adds	r1, #1
 8007ae0:	e7f0      	b.n	8007ac4 <__s2b+0x18>
 8007ae2:	9b08      	ldr	r3, [sp, #32]
 8007ae4:	2d09      	cmp	r5, #9
 8007ae6:	6143      	str	r3, [r0, #20]
 8007ae8:	f04f 0301 	mov.w	r3, #1
 8007aec:	6103      	str	r3, [r0, #16]
 8007aee:	dd16      	ble.n	8007b1e <__s2b+0x72>
 8007af0:	f104 0909 	add.w	r9, r4, #9
 8007af4:	46c8      	mov	r8, r9
 8007af6:	442c      	add	r4, r5
 8007af8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007afc:	4601      	mov	r1, r0
 8007afe:	220a      	movs	r2, #10
 8007b00:	4630      	mov	r0, r6
 8007b02:	3b30      	subs	r3, #48	@ 0x30
 8007b04:	f7ff ff8c 	bl	8007a20 <__multadd>
 8007b08:	45a0      	cmp	r8, r4
 8007b0a:	d1f5      	bne.n	8007af8 <__s2b+0x4c>
 8007b0c:	f1a5 0408 	sub.w	r4, r5, #8
 8007b10:	444c      	add	r4, r9
 8007b12:	1b2d      	subs	r5, r5, r4
 8007b14:	1963      	adds	r3, r4, r5
 8007b16:	42bb      	cmp	r3, r7
 8007b18:	db04      	blt.n	8007b24 <__s2b+0x78>
 8007b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1e:	2509      	movs	r5, #9
 8007b20:	340a      	adds	r4, #10
 8007b22:	e7f6      	b.n	8007b12 <__s2b+0x66>
 8007b24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b28:	4601      	mov	r1, r0
 8007b2a:	220a      	movs	r2, #10
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	3b30      	subs	r3, #48	@ 0x30
 8007b30:	f7ff ff76 	bl	8007a20 <__multadd>
 8007b34:	e7ee      	b.n	8007b14 <__s2b+0x68>
 8007b36:	bf00      	nop
 8007b38:	0800a29b 	.word	0x0800a29b
 8007b3c:	0800a2ac 	.word	0x0800a2ac

08007b40 <__hi0bits>:
 8007b40:	4603      	mov	r3, r0
 8007b42:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b46:	bf3a      	itte	cc
 8007b48:	0403      	lslcc	r3, r0, #16
 8007b4a:	2010      	movcc	r0, #16
 8007b4c:	2000      	movcs	r0, #0
 8007b4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b52:	bf3c      	itt	cc
 8007b54:	021b      	lslcc	r3, r3, #8
 8007b56:	3008      	addcc	r0, #8
 8007b58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b5c:	bf3c      	itt	cc
 8007b5e:	011b      	lslcc	r3, r3, #4
 8007b60:	3004      	addcc	r0, #4
 8007b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b66:	bf3c      	itt	cc
 8007b68:	009b      	lslcc	r3, r3, #2
 8007b6a:	3002      	addcc	r0, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	db05      	blt.n	8007b7c <__hi0bits+0x3c>
 8007b70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b74:	f100 0001 	add.w	r0, r0, #1
 8007b78:	bf08      	it	eq
 8007b7a:	2020      	moveq	r0, #32
 8007b7c:	4770      	bx	lr

08007b7e <__lo0bits>:
 8007b7e:	6803      	ldr	r3, [r0, #0]
 8007b80:	4602      	mov	r2, r0
 8007b82:	f013 0007 	ands.w	r0, r3, #7
 8007b86:	d00b      	beq.n	8007ba0 <__lo0bits+0x22>
 8007b88:	07d9      	lsls	r1, r3, #31
 8007b8a:	d421      	bmi.n	8007bd0 <__lo0bits+0x52>
 8007b8c:	0798      	lsls	r0, r3, #30
 8007b8e:	bf49      	itett	mi
 8007b90:	085b      	lsrmi	r3, r3, #1
 8007b92:	089b      	lsrpl	r3, r3, #2
 8007b94:	2001      	movmi	r0, #1
 8007b96:	6013      	strmi	r3, [r2, #0]
 8007b98:	bf5c      	itt	pl
 8007b9a:	2002      	movpl	r0, #2
 8007b9c:	6013      	strpl	r3, [r2, #0]
 8007b9e:	4770      	bx	lr
 8007ba0:	b299      	uxth	r1, r3
 8007ba2:	b909      	cbnz	r1, 8007ba8 <__lo0bits+0x2a>
 8007ba4:	2010      	movs	r0, #16
 8007ba6:	0c1b      	lsrs	r3, r3, #16
 8007ba8:	b2d9      	uxtb	r1, r3
 8007baa:	b909      	cbnz	r1, 8007bb0 <__lo0bits+0x32>
 8007bac:	3008      	adds	r0, #8
 8007bae:	0a1b      	lsrs	r3, r3, #8
 8007bb0:	0719      	lsls	r1, r3, #28
 8007bb2:	bf04      	itt	eq
 8007bb4:	091b      	lsreq	r3, r3, #4
 8007bb6:	3004      	addeq	r0, #4
 8007bb8:	0799      	lsls	r1, r3, #30
 8007bba:	bf04      	itt	eq
 8007bbc:	089b      	lsreq	r3, r3, #2
 8007bbe:	3002      	addeq	r0, #2
 8007bc0:	07d9      	lsls	r1, r3, #31
 8007bc2:	d403      	bmi.n	8007bcc <__lo0bits+0x4e>
 8007bc4:	085b      	lsrs	r3, r3, #1
 8007bc6:	f100 0001 	add.w	r0, r0, #1
 8007bca:	d003      	beq.n	8007bd4 <__lo0bits+0x56>
 8007bcc:	6013      	str	r3, [r2, #0]
 8007bce:	4770      	bx	lr
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	4770      	bx	lr
 8007bd4:	2020      	movs	r0, #32
 8007bd6:	4770      	bx	lr

08007bd8 <__i2b>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	460c      	mov	r4, r1
 8007bdc:	2101      	movs	r1, #1
 8007bde:	f7ff febd 	bl	800795c <_Balloc>
 8007be2:	4602      	mov	r2, r0
 8007be4:	b928      	cbnz	r0, 8007bf2 <__i2b+0x1a>
 8007be6:	f240 1145 	movw	r1, #325	@ 0x145
 8007bea:	4b04      	ldr	r3, [pc, #16]	@ (8007bfc <__i2b+0x24>)
 8007bec:	4804      	ldr	r0, [pc, #16]	@ (8007c00 <__i2b+0x28>)
 8007bee:	f001 fc21 	bl	8009434 <__assert_func>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	6144      	str	r4, [r0, #20]
 8007bf6:	6103      	str	r3, [r0, #16]
 8007bf8:	bd10      	pop	{r4, pc}
 8007bfa:	bf00      	nop
 8007bfc:	0800a29b 	.word	0x0800a29b
 8007c00:	0800a2ac 	.word	0x0800a2ac

08007c04 <__multiply>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	4617      	mov	r7, r2
 8007c0a:	690a      	ldr	r2, [r1, #16]
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	4689      	mov	r9, r1
 8007c10:	429a      	cmp	r2, r3
 8007c12:	bfa2      	ittt	ge
 8007c14:	463b      	movge	r3, r7
 8007c16:	460f      	movge	r7, r1
 8007c18:	4699      	movge	r9, r3
 8007c1a:	693d      	ldr	r5, [r7, #16]
 8007c1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	6879      	ldr	r1, [r7, #4]
 8007c24:	eb05 060a 	add.w	r6, r5, sl
 8007c28:	42b3      	cmp	r3, r6
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	bfb8      	it	lt
 8007c2e:	3101      	addlt	r1, #1
 8007c30:	f7ff fe94 	bl	800795c <_Balloc>
 8007c34:	b930      	cbnz	r0, 8007c44 <__multiply+0x40>
 8007c36:	4602      	mov	r2, r0
 8007c38:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c3c:	4b40      	ldr	r3, [pc, #256]	@ (8007d40 <__multiply+0x13c>)
 8007c3e:	4841      	ldr	r0, [pc, #260]	@ (8007d44 <__multiply+0x140>)
 8007c40:	f001 fbf8 	bl	8009434 <__assert_func>
 8007c44:	f100 0414 	add.w	r4, r0, #20
 8007c48:	4623      	mov	r3, r4
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c50:	4573      	cmp	r3, lr
 8007c52:	d320      	bcc.n	8007c96 <__multiply+0x92>
 8007c54:	f107 0814 	add.w	r8, r7, #20
 8007c58:	f109 0114 	add.w	r1, r9, #20
 8007c5c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c60:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c64:	9302      	str	r3, [sp, #8]
 8007c66:	1beb      	subs	r3, r5, r7
 8007c68:	3b15      	subs	r3, #21
 8007c6a:	f023 0303 	bic.w	r3, r3, #3
 8007c6e:	3304      	adds	r3, #4
 8007c70:	3715      	adds	r7, #21
 8007c72:	42bd      	cmp	r5, r7
 8007c74:	bf38      	it	cc
 8007c76:	2304      	movcc	r3, #4
 8007c78:	9301      	str	r3, [sp, #4]
 8007c7a:	9b02      	ldr	r3, [sp, #8]
 8007c7c:	9103      	str	r1, [sp, #12]
 8007c7e:	428b      	cmp	r3, r1
 8007c80:	d80c      	bhi.n	8007c9c <__multiply+0x98>
 8007c82:	2e00      	cmp	r6, #0
 8007c84:	dd03      	ble.n	8007c8e <__multiply+0x8a>
 8007c86:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d055      	beq.n	8007d3a <__multiply+0x136>
 8007c8e:	6106      	str	r6, [r0, #16]
 8007c90:	b005      	add	sp, #20
 8007c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c96:	f843 2b04 	str.w	r2, [r3], #4
 8007c9a:	e7d9      	b.n	8007c50 <__multiply+0x4c>
 8007c9c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ca0:	f1ba 0f00 	cmp.w	sl, #0
 8007ca4:	d01f      	beq.n	8007ce6 <__multiply+0xe2>
 8007ca6:	46c4      	mov	ip, r8
 8007ca8:	46a1      	mov	r9, r4
 8007caa:	2700      	movs	r7, #0
 8007cac:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cb0:	f8d9 3000 	ldr.w	r3, [r9]
 8007cb4:	fa1f fb82 	uxth.w	fp, r2
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	fb0a 330b 	mla	r3, sl, fp, r3
 8007cbe:	443b      	add	r3, r7
 8007cc0:	f8d9 7000 	ldr.w	r7, [r9]
 8007cc4:	0c12      	lsrs	r2, r2, #16
 8007cc6:	0c3f      	lsrs	r7, r7, #16
 8007cc8:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ccc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cd6:	4565      	cmp	r5, ip
 8007cd8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007cdc:	f849 3b04 	str.w	r3, [r9], #4
 8007ce0:	d8e4      	bhi.n	8007cac <__multiply+0xa8>
 8007ce2:	9b01      	ldr	r3, [sp, #4]
 8007ce4:	50e7      	str	r7, [r4, r3]
 8007ce6:	9b03      	ldr	r3, [sp, #12]
 8007ce8:	3104      	adds	r1, #4
 8007cea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007cee:	f1b9 0f00 	cmp.w	r9, #0
 8007cf2:	d020      	beq.n	8007d36 <__multiply+0x132>
 8007cf4:	4647      	mov	r7, r8
 8007cf6:	46a4      	mov	ip, r4
 8007cf8:	f04f 0a00 	mov.w	sl, #0
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d02:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	fb09 220b 	mla	r2, r9, fp, r2
 8007d0c:	4452      	add	r2, sl
 8007d0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d12:	f84c 3b04 	str.w	r3, [ip], #4
 8007d16:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d1e:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d22:	42bd      	cmp	r5, r7
 8007d24:	fb09 330a 	mla	r3, r9, sl, r3
 8007d28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d30:	d8e5      	bhi.n	8007cfe <__multiply+0xfa>
 8007d32:	9a01      	ldr	r2, [sp, #4]
 8007d34:	50a3      	str	r3, [r4, r2]
 8007d36:	3404      	adds	r4, #4
 8007d38:	e79f      	b.n	8007c7a <__multiply+0x76>
 8007d3a:	3e01      	subs	r6, #1
 8007d3c:	e7a1      	b.n	8007c82 <__multiply+0x7e>
 8007d3e:	bf00      	nop
 8007d40:	0800a29b 	.word	0x0800a29b
 8007d44:	0800a2ac 	.word	0x0800a2ac

08007d48 <__pow5mult>:
 8007d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d4c:	4615      	mov	r5, r2
 8007d4e:	f012 0203 	ands.w	r2, r2, #3
 8007d52:	4607      	mov	r7, r0
 8007d54:	460e      	mov	r6, r1
 8007d56:	d007      	beq.n	8007d68 <__pow5mult+0x20>
 8007d58:	4c25      	ldr	r4, [pc, #148]	@ (8007df0 <__pow5mult+0xa8>)
 8007d5a:	3a01      	subs	r2, #1
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d62:	f7ff fe5d 	bl	8007a20 <__multadd>
 8007d66:	4606      	mov	r6, r0
 8007d68:	10ad      	asrs	r5, r5, #2
 8007d6a:	d03d      	beq.n	8007de8 <__pow5mult+0xa0>
 8007d6c:	69fc      	ldr	r4, [r7, #28]
 8007d6e:	b97c      	cbnz	r4, 8007d90 <__pow5mult+0x48>
 8007d70:	2010      	movs	r0, #16
 8007d72:	f7ff fd3d 	bl	80077f0 <malloc>
 8007d76:	4602      	mov	r2, r0
 8007d78:	61f8      	str	r0, [r7, #28]
 8007d7a:	b928      	cbnz	r0, 8007d88 <__pow5mult+0x40>
 8007d7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d80:	4b1c      	ldr	r3, [pc, #112]	@ (8007df4 <__pow5mult+0xac>)
 8007d82:	481d      	ldr	r0, [pc, #116]	@ (8007df8 <__pow5mult+0xb0>)
 8007d84:	f001 fb56 	bl	8009434 <__assert_func>
 8007d88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d8c:	6004      	str	r4, [r0, #0]
 8007d8e:	60c4      	str	r4, [r0, #12]
 8007d90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d98:	b94c      	cbnz	r4, 8007dae <__pow5mult+0x66>
 8007d9a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d9e:	4638      	mov	r0, r7
 8007da0:	f7ff ff1a 	bl	8007bd8 <__i2b>
 8007da4:	2300      	movs	r3, #0
 8007da6:	4604      	mov	r4, r0
 8007da8:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dac:	6003      	str	r3, [r0, #0]
 8007dae:	f04f 0900 	mov.w	r9, #0
 8007db2:	07eb      	lsls	r3, r5, #31
 8007db4:	d50a      	bpl.n	8007dcc <__pow5mult+0x84>
 8007db6:	4631      	mov	r1, r6
 8007db8:	4622      	mov	r2, r4
 8007dba:	4638      	mov	r0, r7
 8007dbc:	f7ff ff22 	bl	8007c04 <__multiply>
 8007dc0:	4680      	mov	r8, r0
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	f7ff fe09 	bl	80079dc <_Bfree>
 8007dca:	4646      	mov	r6, r8
 8007dcc:	106d      	asrs	r5, r5, #1
 8007dce:	d00b      	beq.n	8007de8 <__pow5mult+0xa0>
 8007dd0:	6820      	ldr	r0, [r4, #0]
 8007dd2:	b938      	cbnz	r0, 8007de4 <__pow5mult+0x9c>
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff ff13 	bl	8007c04 <__multiply>
 8007dde:	6020      	str	r0, [r4, #0]
 8007de0:	f8c0 9000 	str.w	r9, [r0]
 8007de4:	4604      	mov	r4, r0
 8007de6:	e7e4      	b.n	8007db2 <__pow5mult+0x6a>
 8007de8:	4630      	mov	r0, r6
 8007dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dee:	bf00      	nop
 8007df0:	0800a3bc 	.word	0x0800a3bc
 8007df4:	0800a22c 	.word	0x0800a22c
 8007df8:	0800a2ac 	.word	0x0800a2ac

08007dfc <__lshift>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	460c      	mov	r4, r1
 8007e02:	4607      	mov	r7, r0
 8007e04:	4691      	mov	r9, r2
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	6849      	ldr	r1, [r1, #4]
 8007e0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e0e:	68a3      	ldr	r3, [r4, #8]
 8007e10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e14:	f108 0601 	add.w	r6, r8, #1
 8007e18:	42b3      	cmp	r3, r6
 8007e1a:	db0b      	blt.n	8007e34 <__lshift+0x38>
 8007e1c:	4638      	mov	r0, r7
 8007e1e:	f7ff fd9d 	bl	800795c <_Balloc>
 8007e22:	4605      	mov	r5, r0
 8007e24:	b948      	cbnz	r0, 8007e3a <__lshift+0x3e>
 8007e26:	4602      	mov	r2, r0
 8007e28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e2c:	4b27      	ldr	r3, [pc, #156]	@ (8007ecc <__lshift+0xd0>)
 8007e2e:	4828      	ldr	r0, [pc, #160]	@ (8007ed0 <__lshift+0xd4>)
 8007e30:	f001 fb00 	bl	8009434 <__assert_func>
 8007e34:	3101      	adds	r1, #1
 8007e36:	005b      	lsls	r3, r3, #1
 8007e38:	e7ee      	b.n	8007e18 <__lshift+0x1c>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f100 0114 	add.w	r1, r0, #20
 8007e40:	f100 0210 	add.w	r2, r0, #16
 8007e44:	4618      	mov	r0, r3
 8007e46:	4553      	cmp	r3, sl
 8007e48:	db33      	blt.n	8007eb2 <__lshift+0xb6>
 8007e4a:	6920      	ldr	r0, [r4, #16]
 8007e4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e50:	f104 0314 	add.w	r3, r4, #20
 8007e54:	f019 091f 	ands.w	r9, r9, #31
 8007e58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e60:	d02b      	beq.n	8007eba <__lshift+0xbe>
 8007e62:	468a      	mov	sl, r1
 8007e64:	2200      	movs	r2, #0
 8007e66:	f1c9 0e20 	rsb	lr, r9, #32
 8007e6a:	6818      	ldr	r0, [r3, #0]
 8007e6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e70:	4310      	orrs	r0, r2
 8007e72:	f84a 0b04 	str.w	r0, [sl], #4
 8007e76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e7a:	459c      	cmp	ip, r3
 8007e7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e80:	d8f3      	bhi.n	8007e6a <__lshift+0x6e>
 8007e82:	ebac 0304 	sub.w	r3, ip, r4
 8007e86:	3b15      	subs	r3, #21
 8007e88:	f023 0303 	bic.w	r3, r3, #3
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	f104 0015 	add.w	r0, r4, #21
 8007e92:	4560      	cmp	r0, ip
 8007e94:	bf88      	it	hi
 8007e96:	2304      	movhi	r3, #4
 8007e98:	50ca      	str	r2, [r1, r3]
 8007e9a:	b10a      	cbz	r2, 8007ea0 <__lshift+0xa4>
 8007e9c:	f108 0602 	add.w	r6, r8, #2
 8007ea0:	3e01      	subs	r6, #1
 8007ea2:	4638      	mov	r0, r7
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	612e      	str	r6, [r5, #16]
 8007ea8:	f7ff fd98 	bl	80079dc <_Bfree>
 8007eac:	4628      	mov	r0, r5
 8007eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	e7c5      	b.n	8007e46 <__lshift+0x4a>
 8007eba:	3904      	subs	r1, #4
 8007ebc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec0:	459c      	cmp	ip, r3
 8007ec2:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ec6:	d8f9      	bhi.n	8007ebc <__lshift+0xc0>
 8007ec8:	e7ea      	b.n	8007ea0 <__lshift+0xa4>
 8007eca:	bf00      	nop
 8007ecc:	0800a29b 	.word	0x0800a29b
 8007ed0:	0800a2ac 	.word	0x0800a2ac

08007ed4 <__mcmp>:
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	690a      	ldr	r2, [r1, #16]
 8007ed8:	6900      	ldr	r0, [r0, #16]
 8007eda:	b530      	push	{r4, r5, lr}
 8007edc:	1a80      	subs	r0, r0, r2
 8007ede:	d10e      	bne.n	8007efe <__mcmp+0x2a>
 8007ee0:	3314      	adds	r3, #20
 8007ee2:	3114      	adds	r1, #20
 8007ee4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ee8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007eec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ef0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ef4:	4295      	cmp	r5, r2
 8007ef6:	d003      	beq.n	8007f00 <__mcmp+0x2c>
 8007ef8:	d205      	bcs.n	8007f06 <__mcmp+0x32>
 8007efa:	f04f 30ff 	mov.w	r0, #4294967295
 8007efe:	bd30      	pop	{r4, r5, pc}
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	d3f3      	bcc.n	8007eec <__mcmp+0x18>
 8007f04:	e7fb      	b.n	8007efe <__mcmp+0x2a>
 8007f06:	2001      	movs	r0, #1
 8007f08:	e7f9      	b.n	8007efe <__mcmp+0x2a>
	...

08007f0c <__mdiff>:
 8007f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f10:	4689      	mov	r9, r1
 8007f12:	4606      	mov	r6, r0
 8007f14:	4611      	mov	r1, r2
 8007f16:	4648      	mov	r0, r9
 8007f18:	4614      	mov	r4, r2
 8007f1a:	f7ff ffdb 	bl	8007ed4 <__mcmp>
 8007f1e:	1e05      	subs	r5, r0, #0
 8007f20:	d112      	bne.n	8007f48 <__mdiff+0x3c>
 8007f22:	4629      	mov	r1, r5
 8007f24:	4630      	mov	r0, r6
 8007f26:	f7ff fd19 	bl	800795c <_Balloc>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	b928      	cbnz	r0, 8007f3a <__mdiff+0x2e>
 8007f2e:	f240 2137 	movw	r1, #567	@ 0x237
 8007f32:	4b3e      	ldr	r3, [pc, #248]	@ (800802c <__mdiff+0x120>)
 8007f34:	483e      	ldr	r0, [pc, #248]	@ (8008030 <__mdiff+0x124>)
 8007f36:	f001 fa7d 	bl	8009434 <__assert_func>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f40:	4610      	mov	r0, r2
 8007f42:	b003      	add	sp, #12
 8007f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f48:	bfbc      	itt	lt
 8007f4a:	464b      	movlt	r3, r9
 8007f4c:	46a1      	movlt	r9, r4
 8007f4e:	4630      	mov	r0, r6
 8007f50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f54:	bfba      	itte	lt
 8007f56:	461c      	movlt	r4, r3
 8007f58:	2501      	movlt	r5, #1
 8007f5a:	2500      	movge	r5, #0
 8007f5c:	f7ff fcfe 	bl	800795c <_Balloc>
 8007f60:	4602      	mov	r2, r0
 8007f62:	b918      	cbnz	r0, 8007f6c <__mdiff+0x60>
 8007f64:	f240 2145 	movw	r1, #581	@ 0x245
 8007f68:	4b30      	ldr	r3, [pc, #192]	@ (800802c <__mdiff+0x120>)
 8007f6a:	e7e3      	b.n	8007f34 <__mdiff+0x28>
 8007f6c:	f100 0b14 	add.w	fp, r0, #20
 8007f70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f74:	f109 0310 	add.w	r3, r9, #16
 8007f78:	60c5      	str	r5, [r0, #12]
 8007f7a:	f04f 0c00 	mov.w	ip, #0
 8007f7e:	f109 0514 	add.w	r5, r9, #20
 8007f82:	46d9      	mov	r9, fp
 8007f84:	6926      	ldr	r6, [r4, #16]
 8007f86:	f104 0e14 	add.w	lr, r4, #20
 8007f8a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f8e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f92:	9301      	str	r3, [sp, #4]
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f9e:	b281      	uxth	r1, r0
 8007fa0:	9301      	str	r3, [sp, #4]
 8007fa2:	fa1f f38a 	uxth.w	r3, sl
 8007fa6:	1a5b      	subs	r3, r3, r1
 8007fa8:	0c00      	lsrs	r0, r0, #16
 8007faa:	4463      	add	r3, ip
 8007fac:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007fb0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007fba:	4576      	cmp	r6, lr
 8007fbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fc0:	f849 3b04 	str.w	r3, [r9], #4
 8007fc4:	d8e6      	bhi.n	8007f94 <__mdiff+0x88>
 8007fc6:	1b33      	subs	r3, r6, r4
 8007fc8:	3b15      	subs	r3, #21
 8007fca:	f023 0303 	bic.w	r3, r3, #3
 8007fce:	3415      	adds	r4, #21
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	42a6      	cmp	r6, r4
 8007fd4:	bf38      	it	cc
 8007fd6:	2304      	movcc	r3, #4
 8007fd8:	441d      	add	r5, r3
 8007fda:	445b      	add	r3, fp
 8007fdc:	461e      	mov	r6, r3
 8007fde:	462c      	mov	r4, r5
 8007fe0:	4544      	cmp	r4, r8
 8007fe2:	d30e      	bcc.n	8008002 <__mdiff+0xf6>
 8007fe4:	f108 0103 	add.w	r1, r8, #3
 8007fe8:	1b49      	subs	r1, r1, r5
 8007fea:	f021 0103 	bic.w	r1, r1, #3
 8007fee:	3d03      	subs	r5, #3
 8007ff0:	45a8      	cmp	r8, r5
 8007ff2:	bf38      	it	cc
 8007ff4:	2100      	movcc	r1, #0
 8007ff6:	440b      	add	r3, r1
 8007ff8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ffc:	b199      	cbz	r1, 8008026 <__mdiff+0x11a>
 8007ffe:	6117      	str	r7, [r2, #16]
 8008000:	e79e      	b.n	8007f40 <__mdiff+0x34>
 8008002:	46e6      	mov	lr, ip
 8008004:	f854 1b04 	ldr.w	r1, [r4], #4
 8008008:	fa1f fc81 	uxth.w	ip, r1
 800800c:	44f4      	add	ip, lr
 800800e:	0c08      	lsrs	r0, r1, #16
 8008010:	4471      	add	r1, lr
 8008012:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008016:	b289      	uxth	r1, r1
 8008018:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800801c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008020:	f846 1b04 	str.w	r1, [r6], #4
 8008024:	e7dc      	b.n	8007fe0 <__mdiff+0xd4>
 8008026:	3f01      	subs	r7, #1
 8008028:	e7e6      	b.n	8007ff8 <__mdiff+0xec>
 800802a:	bf00      	nop
 800802c:	0800a29b 	.word	0x0800a29b
 8008030:	0800a2ac 	.word	0x0800a2ac

08008034 <__ulp>:
 8008034:	4b0e      	ldr	r3, [pc, #56]	@ (8008070 <__ulp+0x3c>)
 8008036:	400b      	ands	r3, r1
 8008038:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800803c:	2b00      	cmp	r3, #0
 800803e:	dc08      	bgt.n	8008052 <__ulp+0x1e>
 8008040:	425b      	negs	r3, r3
 8008042:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008046:	ea4f 5223 	mov.w	r2, r3, asr #20
 800804a:	da04      	bge.n	8008056 <__ulp+0x22>
 800804c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008050:	4113      	asrs	r3, r2
 8008052:	2200      	movs	r2, #0
 8008054:	e008      	b.n	8008068 <__ulp+0x34>
 8008056:	f1a2 0314 	sub.w	r3, r2, #20
 800805a:	2b1e      	cmp	r3, #30
 800805c:	bfd6      	itet	le
 800805e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008062:	2201      	movgt	r2, #1
 8008064:	40da      	lsrle	r2, r3
 8008066:	2300      	movs	r3, #0
 8008068:	4619      	mov	r1, r3
 800806a:	4610      	mov	r0, r2
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	7ff00000 	.word	0x7ff00000

08008074 <__b2d>:
 8008074:	6902      	ldr	r2, [r0, #16]
 8008076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008078:	f100 0614 	add.w	r6, r0, #20
 800807c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008080:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008084:	4f1e      	ldr	r7, [pc, #120]	@ (8008100 <__b2d+0x8c>)
 8008086:	4620      	mov	r0, r4
 8008088:	f7ff fd5a 	bl	8007b40 <__hi0bits>
 800808c:	4603      	mov	r3, r0
 800808e:	f1c0 0020 	rsb	r0, r0, #32
 8008092:	2b0a      	cmp	r3, #10
 8008094:	f1a2 0504 	sub.w	r5, r2, #4
 8008098:	6008      	str	r0, [r1, #0]
 800809a:	dc12      	bgt.n	80080c2 <__b2d+0x4e>
 800809c:	42ae      	cmp	r6, r5
 800809e:	bf2c      	ite	cs
 80080a0:	2200      	movcs	r2, #0
 80080a2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80080a6:	f1c3 0c0b 	rsb	ip, r3, #11
 80080aa:	3315      	adds	r3, #21
 80080ac:	fa24 fe0c 	lsr.w	lr, r4, ip
 80080b0:	fa04 f303 	lsl.w	r3, r4, r3
 80080b4:	fa22 f20c 	lsr.w	r2, r2, ip
 80080b8:	ea4e 0107 	orr.w	r1, lr, r7
 80080bc:	431a      	orrs	r2, r3
 80080be:	4610      	mov	r0, r2
 80080c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080c2:	42ae      	cmp	r6, r5
 80080c4:	bf36      	itet	cc
 80080c6:	f1a2 0508 	subcc.w	r5, r2, #8
 80080ca:	2200      	movcs	r2, #0
 80080cc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80080d0:	3b0b      	subs	r3, #11
 80080d2:	d012      	beq.n	80080fa <__b2d+0x86>
 80080d4:	f1c3 0720 	rsb	r7, r3, #32
 80080d8:	fa22 f107 	lsr.w	r1, r2, r7
 80080dc:	409c      	lsls	r4, r3
 80080de:	430c      	orrs	r4, r1
 80080e0:	42b5      	cmp	r5, r6
 80080e2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80080e6:	bf94      	ite	ls
 80080e8:	2400      	movls	r4, #0
 80080ea:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80080ee:	409a      	lsls	r2, r3
 80080f0:	40fc      	lsrs	r4, r7
 80080f2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80080f6:	4322      	orrs	r2, r4
 80080f8:	e7e1      	b.n	80080be <__b2d+0x4a>
 80080fa:	ea44 0107 	orr.w	r1, r4, r7
 80080fe:	e7de      	b.n	80080be <__b2d+0x4a>
 8008100:	3ff00000 	.word	0x3ff00000

08008104 <__d2b>:
 8008104:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008108:	2101      	movs	r1, #1
 800810a:	4690      	mov	r8, r2
 800810c:	4699      	mov	r9, r3
 800810e:	9e08      	ldr	r6, [sp, #32]
 8008110:	f7ff fc24 	bl	800795c <_Balloc>
 8008114:	4604      	mov	r4, r0
 8008116:	b930      	cbnz	r0, 8008126 <__d2b+0x22>
 8008118:	4602      	mov	r2, r0
 800811a:	f240 310f 	movw	r1, #783	@ 0x30f
 800811e:	4b23      	ldr	r3, [pc, #140]	@ (80081ac <__d2b+0xa8>)
 8008120:	4823      	ldr	r0, [pc, #140]	@ (80081b0 <__d2b+0xac>)
 8008122:	f001 f987 	bl	8009434 <__assert_func>
 8008126:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800812a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800812e:	b10d      	cbz	r5, 8008134 <__d2b+0x30>
 8008130:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008134:	9301      	str	r3, [sp, #4]
 8008136:	f1b8 0300 	subs.w	r3, r8, #0
 800813a:	d024      	beq.n	8008186 <__d2b+0x82>
 800813c:	4668      	mov	r0, sp
 800813e:	9300      	str	r3, [sp, #0]
 8008140:	f7ff fd1d 	bl	8007b7e <__lo0bits>
 8008144:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008148:	b1d8      	cbz	r0, 8008182 <__d2b+0x7e>
 800814a:	f1c0 0320 	rsb	r3, r0, #32
 800814e:	fa02 f303 	lsl.w	r3, r2, r3
 8008152:	430b      	orrs	r3, r1
 8008154:	40c2      	lsrs	r2, r0
 8008156:	6163      	str	r3, [r4, #20]
 8008158:	9201      	str	r2, [sp, #4]
 800815a:	9b01      	ldr	r3, [sp, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	bf0c      	ite	eq
 8008160:	2201      	moveq	r2, #1
 8008162:	2202      	movne	r2, #2
 8008164:	61a3      	str	r3, [r4, #24]
 8008166:	6122      	str	r2, [r4, #16]
 8008168:	b1ad      	cbz	r5, 8008196 <__d2b+0x92>
 800816a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800816e:	4405      	add	r5, r0
 8008170:	6035      	str	r5, [r6, #0]
 8008172:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008178:	6018      	str	r0, [r3, #0]
 800817a:	4620      	mov	r0, r4
 800817c:	b002      	add	sp, #8
 800817e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008182:	6161      	str	r1, [r4, #20]
 8008184:	e7e9      	b.n	800815a <__d2b+0x56>
 8008186:	a801      	add	r0, sp, #4
 8008188:	f7ff fcf9 	bl	8007b7e <__lo0bits>
 800818c:	9b01      	ldr	r3, [sp, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	6163      	str	r3, [r4, #20]
 8008192:	3020      	adds	r0, #32
 8008194:	e7e7      	b.n	8008166 <__d2b+0x62>
 8008196:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800819a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800819e:	6030      	str	r0, [r6, #0]
 80081a0:	6918      	ldr	r0, [r3, #16]
 80081a2:	f7ff fccd 	bl	8007b40 <__hi0bits>
 80081a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081aa:	e7e4      	b.n	8008176 <__d2b+0x72>
 80081ac:	0800a29b 	.word	0x0800a29b
 80081b0:	0800a2ac 	.word	0x0800a2ac

080081b4 <__ratio>:
 80081b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b8:	b085      	sub	sp, #20
 80081ba:	e9cd 1000 	strd	r1, r0, [sp]
 80081be:	a902      	add	r1, sp, #8
 80081c0:	f7ff ff58 	bl	8008074 <__b2d>
 80081c4:	468b      	mov	fp, r1
 80081c6:	4606      	mov	r6, r0
 80081c8:	460f      	mov	r7, r1
 80081ca:	9800      	ldr	r0, [sp, #0]
 80081cc:	a903      	add	r1, sp, #12
 80081ce:	f7ff ff51 	bl	8008074 <__b2d>
 80081d2:	460d      	mov	r5, r1
 80081d4:	9b01      	ldr	r3, [sp, #4]
 80081d6:	4689      	mov	r9, r1
 80081d8:	6919      	ldr	r1, [r3, #16]
 80081da:	9b00      	ldr	r3, [sp, #0]
 80081dc:	4604      	mov	r4, r0
 80081de:	691b      	ldr	r3, [r3, #16]
 80081e0:	4630      	mov	r0, r6
 80081e2:	1ac9      	subs	r1, r1, r3
 80081e4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80081e8:	1a9b      	subs	r3, r3, r2
 80081ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bfcd      	iteet	gt
 80081f2:	463a      	movgt	r2, r7
 80081f4:	462a      	movle	r2, r5
 80081f6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081fa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80081fe:	bfd8      	it	le
 8008200:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008204:	464b      	mov	r3, r9
 8008206:	4622      	mov	r2, r4
 8008208:	4659      	mov	r1, fp
 800820a:	f7f8 fa8f 	bl	800072c <__aeabi_ddiv>
 800820e:	b005      	add	sp, #20
 8008210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008214 <__copybits>:
 8008214:	3901      	subs	r1, #1
 8008216:	b570      	push	{r4, r5, r6, lr}
 8008218:	1149      	asrs	r1, r1, #5
 800821a:	6914      	ldr	r4, [r2, #16]
 800821c:	3101      	adds	r1, #1
 800821e:	f102 0314 	add.w	r3, r2, #20
 8008222:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008226:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800822a:	1f05      	subs	r5, r0, #4
 800822c:	42a3      	cmp	r3, r4
 800822e:	d30c      	bcc.n	800824a <__copybits+0x36>
 8008230:	1aa3      	subs	r3, r4, r2
 8008232:	3b11      	subs	r3, #17
 8008234:	f023 0303 	bic.w	r3, r3, #3
 8008238:	3211      	adds	r2, #17
 800823a:	42a2      	cmp	r2, r4
 800823c:	bf88      	it	hi
 800823e:	2300      	movhi	r3, #0
 8008240:	4418      	add	r0, r3
 8008242:	2300      	movs	r3, #0
 8008244:	4288      	cmp	r0, r1
 8008246:	d305      	bcc.n	8008254 <__copybits+0x40>
 8008248:	bd70      	pop	{r4, r5, r6, pc}
 800824a:	f853 6b04 	ldr.w	r6, [r3], #4
 800824e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008252:	e7eb      	b.n	800822c <__copybits+0x18>
 8008254:	f840 3b04 	str.w	r3, [r0], #4
 8008258:	e7f4      	b.n	8008244 <__copybits+0x30>

0800825a <__any_on>:
 800825a:	f100 0214 	add.w	r2, r0, #20
 800825e:	6900      	ldr	r0, [r0, #16]
 8008260:	114b      	asrs	r3, r1, #5
 8008262:	4298      	cmp	r0, r3
 8008264:	b510      	push	{r4, lr}
 8008266:	db11      	blt.n	800828c <__any_on+0x32>
 8008268:	dd0a      	ble.n	8008280 <__any_on+0x26>
 800826a:	f011 011f 	ands.w	r1, r1, #31
 800826e:	d007      	beq.n	8008280 <__any_on+0x26>
 8008270:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008274:	fa24 f001 	lsr.w	r0, r4, r1
 8008278:	fa00 f101 	lsl.w	r1, r0, r1
 800827c:	428c      	cmp	r4, r1
 800827e:	d10b      	bne.n	8008298 <__any_on+0x3e>
 8008280:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008284:	4293      	cmp	r3, r2
 8008286:	d803      	bhi.n	8008290 <__any_on+0x36>
 8008288:	2000      	movs	r0, #0
 800828a:	bd10      	pop	{r4, pc}
 800828c:	4603      	mov	r3, r0
 800828e:	e7f7      	b.n	8008280 <__any_on+0x26>
 8008290:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008294:	2900      	cmp	r1, #0
 8008296:	d0f5      	beq.n	8008284 <__any_on+0x2a>
 8008298:	2001      	movs	r0, #1
 800829a:	e7f6      	b.n	800828a <__any_on+0x30>

0800829c <sulp>:
 800829c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a0:	460f      	mov	r7, r1
 80082a2:	4690      	mov	r8, r2
 80082a4:	f7ff fec6 	bl	8008034 <__ulp>
 80082a8:	4604      	mov	r4, r0
 80082aa:	460d      	mov	r5, r1
 80082ac:	f1b8 0f00 	cmp.w	r8, #0
 80082b0:	d011      	beq.n	80082d6 <sulp+0x3a>
 80082b2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80082b6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	dd0b      	ble.n	80082d6 <sulp+0x3a>
 80082be:	2400      	movs	r4, #0
 80082c0:	051b      	lsls	r3, r3, #20
 80082c2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80082c6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80082ca:	4622      	mov	r2, r4
 80082cc:	462b      	mov	r3, r5
 80082ce:	f7f8 f903 	bl	80004d8 <__aeabi_dmul>
 80082d2:	4604      	mov	r4, r0
 80082d4:	460d      	mov	r5, r1
 80082d6:	4620      	mov	r0, r4
 80082d8:	4629      	mov	r1, r5
 80082da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080082e0 <_strtod_l>:
 80082e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e4:	b09f      	sub	sp, #124	@ 0x7c
 80082e6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80082e8:	2200      	movs	r2, #0
 80082ea:	460c      	mov	r4, r1
 80082ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80082ee:	f04f 0a00 	mov.w	sl, #0
 80082f2:	f04f 0b00 	mov.w	fp, #0
 80082f6:	460a      	mov	r2, r1
 80082f8:	9005      	str	r0, [sp, #20]
 80082fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80082fc:	7811      	ldrb	r1, [r2, #0]
 80082fe:	292b      	cmp	r1, #43	@ 0x2b
 8008300:	d048      	beq.n	8008394 <_strtod_l+0xb4>
 8008302:	d836      	bhi.n	8008372 <_strtod_l+0x92>
 8008304:	290d      	cmp	r1, #13
 8008306:	d830      	bhi.n	800836a <_strtod_l+0x8a>
 8008308:	2908      	cmp	r1, #8
 800830a:	d830      	bhi.n	800836e <_strtod_l+0x8e>
 800830c:	2900      	cmp	r1, #0
 800830e:	d039      	beq.n	8008384 <_strtod_l+0xa4>
 8008310:	2200      	movs	r2, #0
 8008312:	920e      	str	r2, [sp, #56]	@ 0x38
 8008314:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008316:	782a      	ldrb	r2, [r5, #0]
 8008318:	2a30      	cmp	r2, #48	@ 0x30
 800831a:	f040 80b0 	bne.w	800847e <_strtod_l+0x19e>
 800831e:	786a      	ldrb	r2, [r5, #1]
 8008320:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008324:	2a58      	cmp	r2, #88	@ 0x58
 8008326:	d16c      	bne.n	8008402 <_strtod_l+0x122>
 8008328:	9302      	str	r3, [sp, #8]
 800832a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800832c:	4a8f      	ldr	r2, [pc, #572]	@ (800856c <_strtod_l+0x28c>)
 800832e:	9301      	str	r3, [sp, #4]
 8008330:	ab1a      	add	r3, sp, #104	@ 0x68
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	9805      	ldr	r0, [sp, #20]
 8008336:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008338:	a919      	add	r1, sp, #100	@ 0x64
 800833a:	f001 f915 	bl	8009568 <__gethex>
 800833e:	f010 060f 	ands.w	r6, r0, #15
 8008342:	4604      	mov	r4, r0
 8008344:	d005      	beq.n	8008352 <_strtod_l+0x72>
 8008346:	2e06      	cmp	r6, #6
 8008348:	d126      	bne.n	8008398 <_strtod_l+0xb8>
 800834a:	2300      	movs	r3, #0
 800834c:	3501      	adds	r5, #1
 800834e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008350:	930e      	str	r3, [sp, #56]	@ 0x38
 8008352:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008354:	2b00      	cmp	r3, #0
 8008356:	f040 8582 	bne.w	8008e5e <_strtod_l+0xb7e>
 800835a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800835c:	b1bb      	cbz	r3, 800838e <_strtod_l+0xae>
 800835e:	4650      	mov	r0, sl
 8008360:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008364:	b01f      	add	sp, #124	@ 0x7c
 8008366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800836a:	2920      	cmp	r1, #32
 800836c:	d1d0      	bne.n	8008310 <_strtod_l+0x30>
 800836e:	3201      	adds	r2, #1
 8008370:	e7c3      	b.n	80082fa <_strtod_l+0x1a>
 8008372:	292d      	cmp	r1, #45	@ 0x2d
 8008374:	d1cc      	bne.n	8008310 <_strtod_l+0x30>
 8008376:	2101      	movs	r1, #1
 8008378:	910e      	str	r1, [sp, #56]	@ 0x38
 800837a:	1c51      	adds	r1, r2, #1
 800837c:	9119      	str	r1, [sp, #100]	@ 0x64
 800837e:	7852      	ldrb	r2, [r2, #1]
 8008380:	2a00      	cmp	r2, #0
 8008382:	d1c7      	bne.n	8008314 <_strtod_l+0x34>
 8008384:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008386:	9419      	str	r4, [sp, #100]	@ 0x64
 8008388:	2b00      	cmp	r3, #0
 800838a:	f040 8566 	bne.w	8008e5a <_strtod_l+0xb7a>
 800838e:	4650      	mov	r0, sl
 8008390:	4659      	mov	r1, fp
 8008392:	e7e7      	b.n	8008364 <_strtod_l+0x84>
 8008394:	2100      	movs	r1, #0
 8008396:	e7ef      	b.n	8008378 <_strtod_l+0x98>
 8008398:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800839a:	b13a      	cbz	r2, 80083ac <_strtod_l+0xcc>
 800839c:	2135      	movs	r1, #53	@ 0x35
 800839e:	a81c      	add	r0, sp, #112	@ 0x70
 80083a0:	f7ff ff38 	bl	8008214 <__copybits>
 80083a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083a6:	9805      	ldr	r0, [sp, #20]
 80083a8:	f7ff fb18 	bl	80079dc <_Bfree>
 80083ac:	3e01      	subs	r6, #1
 80083ae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80083b0:	2e04      	cmp	r6, #4
 80083b2:	d806      	bhi.n	80083c2 <_strtod_l+0xe2>
 80083b4:	e8df f006 	tbb	[pc, r6]
 80083b8:	201d0314 	.word	0x201d0314
 80083bc:	14          	.byte	0x14
 80083bd:	00          	.byte	0x00
 80083be:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80083c2:	05e1      	lsls	r1, r4, #23
 80083c4:	bf48      	it	mi
 80083c6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80083ca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80083ce:	0d1b      	lsrs	r3, r3, #20
 80083d0:	051b      	lsls	r3, r3, #20
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d1bd      	bne.n	8008352 <_strtod_l+0x72>
 80083d6:	f7fe fb27 	bl	8006a28 <__errno>
 80083da:	2322      	movs	r3, #34	@ 0x22
 80083dc:	6003      	str	r3, [r0, #0]
 80083de:	e7b8      	b.n	8008352 <_strtod_l+0x72>
 80083e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80083e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80083e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80083ec:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80083f0:	e7e7      	b.n	80083c2 <_strtod_l+0xe2>
 80083f2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008570 <_strtod_l+0x290>
 80083f6:	e7e4      	b.n	80083c2 <_strtod_l+0xe2>
 80083f8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80083fc:	f04f 3aff 	mov.w	sl, #4294967295
 8008400:	e7df      	b.n	80083c2 <_strtod_l+0xe2>
 8008402:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	9219      	str	r2, [sp, #100]	@ 0x64
 8008408:	785b      	ldrb	r3, [r3, #1]
 800840a:	2b30      	cmp	r3, #48	@ 0x30
 800840c:	d0f9      	beq.n	8008402 <_strtod_l+0x122>
 800840e:	2b00      	cmp	r3, #0
 8008410:	d09f      	beq.n	8008352 <_strtod_l+0x72>
 8008412:	2301      	movs	r3, #1
 8008414:	2700      	movs	r7, #0
 8008416:	220a      	movs	r2, #10
 8008418:	46b9      	mov	r9, r7
 800841a:	9308      	str	r3, [sp, #32]
 800841c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800841e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008420:	930c      	str	r3, [sp, #48]	@ 0x30
 8008422:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008424:	7805      	ldrb	r5, [r0, #0]
 8008426:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800842a:	b2d9      	uxtb	r1, r3
 800842c:	2909      	cmp	r1, #9
 800842e:	d928      	bls.n	8008482 <_strtod_l+0x1a2>
 8008430:	2201      	movs	r2, #1
 8008432:	4950      	ldr	r1, [pc, #320]	@ (8008574 <_strtod_l+0x294>)
 8008434:	f000 ffc8 	bl	80093c8 <strncmp>
 8008438:	2800      	cmp	r0, #0
 800843a:	d032      	beq.n	80084a2 <_strtod_l+0x1c2>
 800843c:	2000      	movs	r0, #0
 800843e:	462a      	mov	r2, r5
 8008440:	4603      	mov	r3, r0
 8008442:	464d      	mov	r5, r9
 8008444:	900a      	str	r0, [sp, #40]	@ 0x28
 8008446:	2a65      	cmp	r2, #101	@ 0x65
 8008448:	d001      	beq.n	800844e <_strtod_l+0x16e>
 800844a:	2a45      	cmp	r2, #69	@ 0x45
 800844c:	d114      	bne.n	8008478 <_strtod_l+0x198>
 800844e:	b91d      	cbnz	r5, 8008458 <_strtod_l+0x178>
 8008450:	9a08      	ldr	r2, [sp, #32]
 8008452:	4302      	orrs	r2, r0
 8008454:	d096      	beq.n	8008384 <_strtod_l+0xa4>
 8008456:	2500      	movs	r5, #0
 8008458:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800845a:	1c62      	adds	r2, r4, #1
 800845c:	9219      	str	r2, [sp, #100]	@ 0x64
 800845e:	7862      	ldrb	r2, [r4, #1]
 8008460:	2a2b      	cmp	r2, #43	@ 0x2b
 8008462:	d07a      	beq.n	800855a <_strtod_l+0x27a>
 8008464:	2a2d      	cmp	r2, #45	@ 0x2d
 8008466:	d07e      	beq.n	8008566 <_strtod_l+0x286>
 8008468:	f04f 0c00 	mov.w	ip, #0
 800846c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008470:	2909      	cmp	r1, #9
 8008472:	f240 8085 	bls.w	8008580 <_strtod_l+0x2a0>
 8008476:	9419      	str	r4, [sp, #100]	@ 0x64
 8008478:	f04f 0800 	mov.w	r8, #0
 800847c:	e0a5      	b.n	80085ca <_strtod_l+0x2ea>
 800847e:	2300      	movs	r3, #0
 8008480:	e7c8      	b.n	8008414 <_strtod_l+0x134>
 8008482:	f1b9 0f08 	cmp.w	r9, #8
 8008486:	bfd8      	it	le
 8008488:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800848a:	f100 0001 	add.w	r0, r0, #1
 800848e:	bfd6      	itet	le
 8008490:	fb02 3301 	mlale	r3, r2, r1, r3
 8008494:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008498:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800849a:	f109 0901 	add.w	r9, r9, #1
 800849e:	9019      	str	r0, [sp, #100]	@ 0x64
 80084a0:	e7bf      	b.n	8008422 <_strtod_l+0x142>
 80084a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084a4:	1c5a      	adds	r2, r3, #1
 80084a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80084a8:	785a      	ldrb	r2, [r3, #1]
 80084aa:	f1b9 0f00 	cmp.w	r9, #0
 80084ae:	d03b      	beq.n	8008528 <_strtod_l+0x248>
 80084b0:	464d      	mov	r5, r9
 80084b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80084b4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80084b8:	2b09      	cmp	r3, #9
 80084ba:	d912      	bls.n	80084e2 <_strtod_l+0x202>
 80084bc:	2301      	movs	r3, #1
 80084be:	e7c2      	b.n	8008446 <_strtod_l+0x166>
 80084c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084c2:	3001      	adds	r0, #1
 80084c4:	1c5a      	adds	r2, r3, #1
 80084c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80084c8:	785a      	ldrb	r2, [r3, #1]
 80084ca:	2a30      	cmp	r2, #48	@ 0x30
 80084cc:	d0f8      	beq.n	80084c0 <_strtod_l+0x1e0>
 80084ce:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	f200 84c8 	bhi.w	8008e68 <_strtod_l+0xb88>
 80084d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80084da:	2000      	movs	r0, #0
 80084dc:	4605      	mov	r5, r0
 80084de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80084e2:	3a30      	subs	r2, #48	@ 0x30
 80084e4:	f100 0301 	add.w	r3, r0, #1
 80084e8:	d018      	beq.n	800851c <_strtod_l+0x23c>
 80084ea:	462e      	mov	r6, r5
 80084ec:	f04f 0e0a 	mov.w	lr, #10
 80084f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80084f2:	4419      	add	r1, r3
 80084f4:	910a      	str	r1, [sp, #40]	@ 0x28
 80084f6:	1c71      	adds	r1, r6, #1
 80084f8:	eba1 0c05 	sub.w	ip, r1, r5
 80084fc:	4563      	cmp	r3, ip
 80084fe:	dc15      	bgt.n	800852c <_strtod_l+0x24c>
 8008500:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008504:	182b      	adds	r3, r5, r0
 8008506:	2b08      	cmp	r3, #8
 8008508:	f105 0501 	add.w	r5, r5, #1
 800850c:	4405      	add	r5, r0
 800850e:	dc1a      	bgt.n	8008546 <_strtod_l+0x266>
 8008510:	230a      	movs	r3, #10
 8008512:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008514:	fb03 2301 	mla	r3, r3, r1, r2
 8008518:	930b      	str	r3, [sp, #44]	@ 0x2c
 800851a:	2300      	movs	r3, #0
 800851c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800851e:	4618      	mov	r0, r3
 8008520:	1c51      	adds	r1, r2, #1
 8008522:	9119      	str	r1, [sp, #100]	@ 0x64
 8008524:	7852      	ldrb	r2, [r2, #1]
 8008526:	e7c5      	b.n	80084b4 <_strtod_l+0x1d4>
 8008528:	4648      	mov	r0, r9
 800852a:	e7ce      	b.n	80084ca <_strtod_l+0x1ea>
 800852c:	2e08      	cmp	r6, #8
 800852e:	dc05      	bgt.n	800853c <_strtod_l+0x25c>
 8008530:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008532:	fb0e f606 	mul.w	r6, lr, r6
 8008536:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008538:	460e      	mov	r6, r1
 800853a:	e7dc      	b.n	80084f6 <_strtod_l+0x216>
 800853c:	2910      	cmp	r1, #16
 800853e:	bfd8      	it	le
 8008540:	fb0e f707 	mulle.w	r7, lr, r7
 8008544:	e7f8      	b.n	8008538 <_strtod_l+0x258>
 8008546:	2b0f      	cmp	r3, #15
 8008548:	bfdc      	itt	le
 800854a:	230a      	movle	r3, #10
 800854c:	fb03 2707 	mlale	r7, r3, r7, r2
 8008550:	e7e3      	b.n	800851a <_strtod_l+0x23a>
 8008552:	2300      	movs	r3, #0
 8008554:	930a      	str	r3, [sp, #40]	@ 0x28
 8008556:	2301      	movs	r3, #1
 8008558:	e77a      	b.n	8008450 <_strtod_l+0x170>
 800855a:	f04f 0c00 	mov.w	ip, #0
 800855e:	1ca2      	adds	r2, r4, #2
 8008560:	9219      	str	r2, [sp, #100]	@ 0x64
 8008562:	78a2      	ldrb	r2, [r4, #2]
 8008564:	e782      	b.n	800846c <_strtod_l+0x18c>
 8008566:	f04f 0c01 	mov.w	ip, #1
 800856a:	e7f8      	b.n	800855e <_strtod_l+0x27e>
 800856c:	0800a4cc 	.word	0x0800a4cc
 8008570:	7ff00000 	.word	0x7ff00000
 8008574:	0800a305 	.word	0x0800a305
 8008578:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800857a:	1c51      	adds	r1, r2, #1
 800857c:	9119      	str	r1, [sp, #100]	@ 0x64
 800857e:	7852      	ldrb	r2, [r2, #1]
 8008580:	2a30      	cmp	r2, #48	@ 0x30
 8008582:	d0f9      	beq.n	8008578 <_strtod_l+0x298>
 8008584:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008588:	2908      	cmp	r1, #8
 800858a:	f63f af75 	bhi.w	8008478 <_strtod_l+0x198>
 800858e:	f04f 080a 	mov.w	r8, #10
 8008592:	3a30      	subs	r2, #48	@ 0x30
 8008594:	9209      	str	r2, [sp, #36]	@ 0x24
 8008596:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008598:	920f      	str	r2, [sp, #60]	@ 0x3c
 800859a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800859c:	1c56      	adds	r6, r2, #1
 800859e:	9619      	str	r6, [sp, #100]	@ 0x64
 80085a0:	7852      	ldrb	r2, [r2, #1]
 80085a2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80085a6:	f1be 0f09 	cmp.w	lr, #9
 80085aa:	d939      	bls.n	8008620 <_strtod_l+0x340>
 80085ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80085ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80085b2:	1a76      	subs	r6, r6, r1
 80085b4:	2e08      	cmp	r6, #8
 80085b6:	dc03      	bgt.n	80085c0 <_strtod_l+0x2e0>
 80085b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085ba:	4588      	cmp	r8, r1
 80085bc:	bfa8      	it	ge
 80085be:	4688      	movge	r8, r1
 80085c0:	f1bc 0f00 	cmp.w	ip, #0
 80085c4:	d001      	beq.n	80085ca <_strtod_l+0x2ea>
 80085c6:	f1c8 0800 	rsb	r8, r8, #0
 80085ca:	2d00      	cmp	r5, #0
 80085cc:	d14e      	bne.n	800866c <_strtod_l+0x38c>
 80085ce:	9908      	ldr	r1, [sp, #32]
 80085d0:	4308      	orrs	r0, r1
 80085d2:	f47f aebe 	bne.w	8008352 <_strtod_l+0x72>
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f47f aed4 	bne.w	8008384 <_strtod_l+0xa4>
 80085dc:	2a69      	cmp	r2, #105	@ 0x69
 80085de:	d028      	beq.n	8008632 <_strtod_l+0x352>
 80085e0:	dc25      	bgt.n	800862e <_strtod_l+0x34e>
 80085e2:	2a49      	cmp	r2, #73	@ 0x49
 80085e4:	d025      	beq.n	8008632 <_strtod_l+0x352>
 80085e6:	2a4e      	cmp	r2, #78	@ 0x4e
 80085e8:	f47f aecc 	bne.w	8008384 <_strtod_l+0xa4>
 80085ec:	4999      	ldr	r1, [pc, #612]	@ (8008854 <_strtod_l+0x574>)
 80085ee:	a819      	add	r0, sp, #100	@ 0x64
 80085f0:	f001 f9dc 	bl	80099ac <__match>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	f43f aec5 	beq.w	8008384 <_strtod_l+0xa4>
 80085fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	2b28      	cmp	r3, #40	@ 0x28
 8008600:	d12e      	bne.n	8008660 <_strtod_l+0x380>
 8008602:	4995      	ldr	r1, [pc, #596]	@ (8008858 <_strtod_l+0x578>)
 8008604:	aa1c      	add	r2, sp, #112	@ 0x70
 8008606:	a819      	add	r0, sp, #100	@ 0x64
 8008608:	f001 f9e4 	bl	80099d4 <__hexnan>
 800860c:	2805      	cmp	r0, #5
 800860e:	d127      	bne.n	8008660 <_strtod_l+0x380>
 8008610:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008612:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008616:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800861a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800861e:	e698      	b.n	8008352 <_strtod_l+0x72>
 8008620:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008622:	fb08 2101 	mla	r1, r8, r1, r2
 8008626:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800862a:	9209      	str	r2, [sp, #36]	@ 0x24
 800862c:	e7b5      	b.n	800859a <_strtod_l+0x2ba>
 800862e:	2a6e      	cmp	r2, #110	@ 0x6e
 8008630:	e7da      	b.n	80085e8 <_strtod_l+0x308>
 8008632:	498a      	ldr	r1, [pc, #552]	@ (800885c <_strtod_l+0x57c>)
 8008634:	a819      	add	r0, sp, #100	@ 0x64
 8008636:	f001 f9b9 	bl	80099ac <__match>
 800863a:	2800      	cmp	r0, #0
 800863c:	f43f aea2 	beq.w	8008384 <_strtod_l+0xa4>
 8008640:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008642:	4987      	ldr	r1, [pc, #540]	@ (8008860 <_strtod_l+0x580>)
 8008644:	3b01      	subs	r3, #1
 8008646:	a819      	add	r0, sp, #100	@ 0x64
 8008648:	9319      	str	r3, [sp, #100]	@ 0x64
 800864a:	f001 f9af 	bl	80099ac <__match>
 800864e:	b910      	cbnz	r0, 8008656 <_strtod_l+0x376>
 8008650:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008652:	3301      	adds	r3, #1
 8008654:	9319      	str	r3, [sp, #100]	@ 0x64
 8008656:	f04f 0a00 	mov.w	sl, #0
 800865a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8008864 <_strtod_l+0x584>
 800865e:	e678      	b.n	8008352 <_strtod_l+0x72>
 8008660:	4881      	ldr	r0, [pc, #516]	@ (8008868 <_strtod_l+0x588>)
 8008662:	f000 fee1 	bl	8009428 <nan>
 8008666:	4682      	mov	sl, r0
 8008668:	468b      	mov	fp, r1
 800866a:	e672      	b.n	8008352 <_strtod_l+0x72>
 800866c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800866e:	f1b9 0f00 	cmp.w	r9, #0
 8008672:	bf08      	it	eq
 8008674:	46a9      	moveq	r9, r5
 8008676:	eba8 0303 	sub.w	r3, r8, r3
 800867a:	2d10      	cmp	r5, #16
 800867c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800867e:	462c      	mov	r4, r5
 8008680:	9309      	str	r3, [sp, #36]	@ 0x24
 8008682:	bfa8      	it	ge
 8008684:	2410      	movge	r4, #16
 8008686:	f7f7 fead 	bl	80003e4 <__aeabi_ui2d>
 800868a:	2d09      	cmp	r5, #9
 800868c:	4682      	mov	sl, r0
 800868e:	468b      	mov	fp, r1
 8008690:	dc11      	bgt.n	80086b6 <_strtod_l+0x3d6>
 8008692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008694:	2b00      	cmp	r3, #0
 8008696:	f43f ae5c 	beq.w	8008352 <_strtod_l+0x72>
 800869a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869c:	dd76      	ble.n	800878c <_strtod_l+0x4ac>
 800869e:	2b16      	cmp	r3, #22
 80086a0:	dc5d      	bgt.n	800875e <_strtod_l+0x47e>
 80086a2:	4972      	ldr	r1, [pc, #456]	@ (800886c <_strtod_l+0x58c>)
 80086a4:	4652      	mov	r2, sl
 80086a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086aa:	465b      	mov	r3, fp
 80086ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086b0:	f7f7 ff12 	bl	80004d8 <__aeabi_dmul>
 80086b4:	e7d7      	b.n	8008666 <_strtod_l+0x386>
 80086b6:	4b6d      	ldr	r3, [pc, #436]	@ (800886c <_strtod_l+0x58c>)
 80086b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80086c0:	f7f7 ff0a 	bl	80004d8 <__aeabi_dmul>
 80086c4:	4682      	mov	sl, r0
 80086c6:	4638      	mov	r0, r7
 80086c8:	468b      	mov	fp, r1
 80086ca:	f7f7 fe8b 	bl	80003e4 <__aeabi_ui2d>
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	4650      	mov	r0, sl
 80086d4:	4659      	mov	r1, fp
 80086d6:	f7f7 fd49 	bl	800016c <__adddf3>
 80086da:	2d0f      	cmp	r5, #15
 80086dc:	4682      	mov	sl, r0
 80086de:	468b      	mov	fp, r1
 80086e0:	ddd7      	ble.n	8008692 <_strtod_l+0x3b2>
 80086e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086e4:	1b2c      	subs	r4, r5, r4
 80086e6:	441c      	add	r4, r3
 80086e8:	2c00      	cmp	r4, #0
 80086ea:	f340 8093 	ble.w	8008814 <_strtod_l+0x534>
 80086ee:	f014 030f 	ands.w	r3, r4, #15
 80086f2:	d00a      	beq.n	800870a <_strtod_l+0x42a>
 80086f4:	495d      	ldr	r1, [pc, #372]	@ (800886c <_strtod_l+0x58c>)
 80086f6:	4652      	mov	r2, sl
 80086f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008700:	465b      	mov	r3, fp
 8008702:	f7f7 fee9 	bl	80004d8 <__aeabi_dmul>
 8008706:	4682      	mov	sl, r0
 8008708:	468b      	mov	fp, r1
 800870a:	f034 040f 	bics.w	r4, r4, #15
 800870e:	d073      	beq.n	80087f8 <_strtod_l+0x518>
 8008710:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008714:	dd49      	ble.n	80087aa <_strtod_l+0x4ca>
 8008716:	2400      	movs	r4, #0
 8008718:	46a0      	mov	r8, r4
 800871a:	46a1      	mov	r9, r4
 800871c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800871e:	2322      	movs	r3, #34	@ 0x22
 8008720:	f04f 0a00 	mov.w	sl, #0
 8008724:	9a05      	ldr	r2, [sp, #20]
 8008726:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8008864 <_strtod_l+0x584>
 800872a:	6013      	str	r3, [r2, #0]
 800872c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800872e:	2b00      	cmp	r3, #0
 8008730:	f43f ae0f 	beq.w	8008352 <_strtod_l+0x72>
 8008734:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008736:	9805      	ldr	r0, [sp, #20]
 8008738:	f7ff f950 	bl	80079dc <_Bfree>
 800873c:	4649      	mov	r1, r9
 800873e:	9805      	ldr	r0, [sp, #20]
 8008740:	f7ff f94c 	bl	80079dc <_Bfree>
 8008744:	4641      	mov	r1, r8
 8008746:	9805      	ldr	r0, [sp, #20]
 8008748:	f7ff f948 	bl	80079dc <_Bfree>
 800874c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800874e:	9805      	ldr	r0, [sp, #20]
 8008750:	f7ff f944 	bl	80079dc <_Bfree>
 8008754:	4621      	mov	r1, r4
 8008756:	9805      	ldr	r0, [sp, #20]
 8008758:	f7ff f940 	bl	80079dc <_Bfree>
 800875c:	e5f9      	b.n	8008352 <_strtod_l+0x72>
 800875e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008760:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008764:	4293      	cmp	r3, r2
 8008766:	dbbc      	blt.n	80086e2 <_strtod_l+0x402>
 8008768:	4c40      	ldr	r4, [pc, #256]	@ (800886c <_strtod_l+0x58c>)
 800876a:	f1c5 050f 	rsb	r5, r5, #15
 800876e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008772:	4652      	mov	r2, sl
 8008774:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008778:	465b      	mov	r3, fp
 800877a:	f7f7 fead 	bl	80004d8 <__aeabi_dmul>
 800877e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008780:	1b5d      	subs	r5, r3, r5
 8008782:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008786:	e9d4 2300 	ldrd	r2, r3, [r4]
 800878a:	e791      	b.n	80086b0 <_strtod_l+0x3d0>
 800878c:	3316      	adds	r3, #22
 800878e:	dba8      	blt.n	80086e2 <_strtod_l+0x402>
 8008790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008792:	4650      	mov	r0, sl
 8008794:	eba3 0808 	sub.w	r8, r3, r8
 8008798:	4b34      	ldr	r3, [pc, #208]	@ (800886c <_strtod_l+0x58c>)
 800879a:	4659      	mov	r1, fp
 800879c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80087a0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80087a4:	f7f7 ffc2 	bl	800072c <__aeabi_ddiv>
 80087a8:	e75d      	b.n	8008666 <_strtod_l+0x386>
 80087aa:	2300      	movs	r3, #0
 80087ac:	4650      	mov	r0, sl
 80087ae:	4659      	mov	r1, fp
 80087b0:	461e      	mov	r6, r3
 80087b2:	4f2f      	ldr	r7, [pc, #188]	@ (8008870 <_strtod_l+0x590>)
 80087b4:	1124      	asrs	r4, r4, #4
 80087b6:	2c01      	cmp	r4, #1
 80087b8:	dc21      	bgt.n	80087fe <_strtod_l+0x51e>
 80087ba:	b10b      	cbz	r3, 80087c0 <_strtod_l+0x4e0>
 80087bc:	4682      	mov	sl, r0
 80087be:	468b      	mov	fp, r1
 80087c0:	492b      	ldr	r1, [pc, #172]	@ (8008870 <_strtod_l+0x590>)
 80087c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80087c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80087ca:	4652      	mov	r2, sl
 80087cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087d0:	465b      	mov	r3, fp
 80087d2:	f7f7 fe81 	bl	80004d8 <__aeabi_dmul>
 80087d6:	4b23      	ldr	r3, [pc, #140]	@ (8008864 <_strtod_l+0x584>)
 80087d8:	460a      	mov	r2, r1
 80087da:	400b      	ands	r3, r1
 80087dc:	4925      	ldr	r1, [pc, #148]	@ (8008874 <_strtod_l+0x594>)
 80087de:	4682      	mov	sl, r0
 80087e0:	428b      	cmp	r3, r1
 80087e2:	d898      	bhi.n	8008716 <_strtod_l+0x436>
 80087e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80087e8:	428b      	cmp	r3, r1
 80087ea:	bf86      	itte	hi
 80087ec:	f04f 3aff 	movhi.w	sl, #4294967295
 80087f0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008878 <_strtod_l+0x598>
 80087f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80087f8:	2300      	movs	r3, #0
 80087fa:	9308      	str	r3, [sp, #32]
 80087fc:	e076      	b.n	80088ec <_strtod_l+0x60c>
 80087fe:	07e2      	lsls	r2, r4, #31
 8008800:	d504      	bpl.n	800880c <_strtod_l+0x52c>
 8008802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008806:	f7f7 fe67 	bl	80004d8 <__aeabi_dmul>
 800880a:	2301      	movs	r3, #1
 800880c:	3601      	adds	r6, #1
 800880e:	1064      	asrs	r4, r4, #1
 8008810:	3708      	adds	r7, #8
 8008812:	e7d0      	b.n	80087b6 <_strtod_l+0x4d6>
 8008814:	d0f0      	beq.n	80087f8 <_strtod_l+0x518>
 8008816:	4264      	negs	r4, r4
 8008818:	f014 020f 	ands.w	r2, r4, #15
 800881c:	d00a      	beq.n	8008834 <_strtod_l+0x554>
 800881e:	4b13      	ldr	r3, [pc, #76]	@ (800886c <_strtod_l+0x58c>)
 8008820:	4650      	mov	r0, sl
 8008822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008826:	4659      	mov	r1, fp
 8008828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882c:	f7f7 ff7e 	bl	800072c <__aeabi_ddiv>
 8008830:	4682      	mov	sl, r0
 8008832:	468b      	mov	fp, r1
 8008834:	1124      	asrs	r4, r4, #4
 8008836:	d0df      	beq.n	80087f8 <_strtod_l+0x518>
 8008838:	2c1f      	cmp	r4, #31
 800883a:	dd1f      	ble.n	800887c <_strtod_l+0x59c>
 800883c:	2400      	movs	r4, #0
 800883e:	46a0      	mov	r8, r4
 8008840:	46a1      	mov	r9, r4
 8008842:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008844:	2322      	movs	r3, #34	@ 0x22
 8008846:	9a05      	ldr	r2, [sp, #20]
 8008848:	f04f 0a00 	mov.w	sl, #0
 800884c:	f04f 0b00 	mov.w	fp, #0
 8008850:	6013      	str	r3, [r2, #0]
 8008852:	e76b      	b.n	800872c <_strtod_l+0x44c>
 8008854:	0800a1f3 	.word	0x0800a1f3
 8008858:	0800a4b8 	.word	0x0800a4b8
 800885c:	0800a1eb 	.word	0x0800a1eb
 8008860:	0800a222 	.word	0x0800a222
 8008864:	7ff00000 	.word	0x7ff00000
 8008868:	0800a35b 	.word	0x0800a35b
 800886c:	0800a3f0 	.word	0x0800a3f0
 8008870:	0800a3c8 	.word	0x0800a3c8
 8008874:	7ca00000 	.word	0x7ca00000
 8008878:	7fefffff 	.word	0x7fefffff
 800887c:	f014 0310 	ands.w	r3, r4, #16
 8008880:	bf18      	it	ne
 8008882:	236a      	movne	r3, #106	@ 0x6a
 8008884:	4650      	mov	r0, sl
 8008886:	9308      	str	r3, [sp, #32]
 8008888:	4659      	mov	r1, fp
 800888a:	2300      	movs	r3, #0
 800888c:	4e77      	ldr	r6, [pc, #476]	@ (8008a6c <_strtod_l+0x78c>)
 800888e:	07e7      	lsls	r7, r4, #31
 8008890:	d504      	bpl.n	800889c <_strtod_l+0x5bc>
 8008892:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008896:	f7f7 fe1f 	bl	80004d8 <__aeabi_dmul>
 800889a:	2301      	movs	r3, #1
 800889c:	1064      	asrs	r4, r4, #1
 800889e:	f106 0608 	add.w	r6, r6, #8
 80088a2:	d1f4      	bne.n	800888e <_strtod_l+0x5ae>
 80088a4:	b10b      	cbz	r3, 80088aa <_strtod_l+0x5ca>
 80088a6:	4682      	mov	sl, r0
 80088a8:	468b      	mov	fp, r1
 80088aa:	9b08      	ldr	r3, [sp, #32]
 80088ac:	b1b3      	cbz	r3, 80088dc <_strtod_l+0x5fc>
 80088ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80088b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	4659      	mov	r1, fp
 80088ba:	dd0f      	ble.n	80088dc <_strtod_l+0x5fc>
 80088bc:	2b1f      	cmp	r3, #31
 80088be:	dd58      	ble.n	8008972 <_strtod_l+0x692>
 80088c0:	2b34      	cmp	r3, #52	@ 0x34
 80088c2:	bfd8      	it	le
 80088c4:	f04f 33ff 	movle.w	r3, #4294967295
 80088c8:	f04f 0a00 	mov.w	sl, #0
 80088cc:	bfcf      	iteee	gt
 80088ce:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80088d2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80088d6:	4093      	lslle	r3, r2
 80088d8:	ea03 0b01 	andle.w	fp, r3, r1
 80088dc:	2200      	movs	r2, #0
 80088de:	2300      	movs	r3, #0
 80088e0:	4650      	mov	r0, sl
 80088e2:	4659      	mov	r1, fp
 80088e4:	f7f8 f860 	bl	80009a8 <__aeabi_dcmpeq>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	d1a7      	bne.n	800883c <_strtod_l+0x55c>
 80088ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088ee:	464a      	mov	r2, r9
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80088f4:	462b      	mov	r3, r5
 80088f6:	9805      	ldr	r0, [sp, #20]
 80088f8:	f7ff f8d8 	bl	8007aac <__s2b>
 80088fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80088fe:	2800      	cmp	r0, #0
 8008900:	f43f af09 	beq.w	8008716 <_strtod_l+0x436>
 8008904:	2400      	movs	r4, #0
 8008906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800890a:	2a00      	cmp	r2, #0
 800890c:	eba3 0308 	sub.w	r3, r3, r8
 8008910:	bfa8      	it	ge
 8008912:	2300      	movge	r3, #0
 8008914:	46a0      	mov	r8, r4
 8008916:	9312      	str	r3, [sp, #72]	@ 0x48
 8008918:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800891c:	9316      	str	r3, [sp, #88]	@ 0x58
 800891e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008920:	9805      	ldr	r0, [sp, #20]
 8008922:	6859      	ldr	r1, [r3, #4]
 8008924:	f7ff f81a 	bl	800795c <_Balloc>
 8008928:	4681      	mov	r9, r0
 800892a:	2800      	cmp	r0, #0
 800892c:	f43f aef7 	beq.w	800871e <_strtod_l+0x43e>
 8008930:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008932:	300c      	adds	r0, #12
 8008934:	691a      	ldr	r2, [r3, #16]
 8008936:	f103 010c 	add.w	r1, r3, #12
 800893a:	3202      	adds	r2, #2
 800893c:	0092      	lsls	r2, r2, #2
 800893e:	f000 fd65 	bl	800940c <memcpy>
 8008942:	ab1c      	add	r3, sp, #112	@ 0x70
 8008944:	9301      	str	r3, [sp, #4]
 8008946:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	4652      	mov	r2, sl
 800894c:	465b      	mov	r3, fp
 800894e:	9805      	ldr	r0, [sp, #20]
 8008950:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008954:	f7ff fbd6 	bl	8008104 <__d2b>
 8008958:	901a      	str	r0, [sp, #104]	@ 0x68
 800895a:	2800      	cmp	r0, #0
 800895c:	f43f aedf 	beq.w	800871e <_strtod_l+0x43e>
 8008960:	2101      	movs	r1, #1
 8008962:	9805      	ldr	r0, [sp, #20]
 8008964:	f7ff f938 	bl	8007bd8 <__i2b>
 8008968:	4680      	mov	r8, r0
 800896a:	b948      	cbnz	r0, 8008980 <_strtod_l+0x6a0>
 800896c:	f04f 0800 	mov.w	r8, #0
 8008970:	e6d5      	b.n	800871e <_strtod_l+0x43e>
 8008972:	f04f 32ff 	mov.w	r2, #4294967295
 8008976:	fa02 f303 	lsl.w	r3, r2, r3
 800897a:	ea03 0a0a 	and.w	sl, r3, sl
 800897e:	e7ad      	b.n	80088dc <_strtod_l+0x5fc>
 8008980:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008982:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008984:	2d00      	cmp	r5, #0
 8008986:	bfab      	itete	ge
 8008988:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800898a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800898c:	18ef      	addge	r7, r5, r3
 800898e:	1b5e      	sublt	r6, r3, r5
 8008990:	9b08      	ldr	r3, [sp, #32]
 8008992:	bfa8      	it	ge
 8008994:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008996:	eba5 0503 	sub.w	r5, r5, r3
 800899a:	4415      	add	r5, r2
 800899c:	4b34      	ldr	r3, [pc, #208]	@ (8008a70 <_strtod_l+0x790>)
 800899e:	f105 35ff 	add.w	r5, r5, #4294967295
 80089a2:	bfb8      	it	lt
 80089a4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80089a6:	429d      	cmp	r5, r3
 80089a8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80089ac:	da50      	bge.n	8008a50 <_strtod_l+0x770>
 80089ae:	1b5b      	subs	r3, r3, r5
 80089b0:	2b1f      	cmp	r3, #31
 80089b2:	f04f 0101 	mov.w	r1, #1
 80089b6:	eba2 0203 	sub.w	r2, r2, r3
 80089ba:	dc3d      	bgt.n	8008a38 <_strtod_l+0x758>
 80089bc:	fa01 f303 	lsl.w	r3, r1, r3
 80089c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089c2:	2300      	movs	r3, #0
 80089c4:	9310      	str	r3, [sp, #64]	@ 0x40
 80089c6:	18bd      	adds	r5, r7, r2
 80089c8:	9b08      	ldr	r3, [sp, #32]
 80089ca:	42af      	cmp	r7, r5
 80089cc:	4416      	add	r6, r2
 80089ce:	441e      	add	r6, r3
 80089d0:	463b      	mov	r3, r7
 80089d2:	bfa8      	it	ge
 80089d4:	462b      	movge	r3, r5
 80089d6:	42b3      	cmp	r3, r6
 80089d8:	bfa8      	it	ge
 80089da:	4633      	movge	r3, r6
 80089dc:	2b00      	cmp	r3, #0
 80089de:	bfc2      	ittt	gt
 80089e0:	1aed      	subgt	r5, r5, r3
 80089e2:	1af6      	subgt	r6, r6, r3
 80089e4:	1aff      	subgt	r7, r7, r3
 80089e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dd16      	ble.n	8008a1a <_strtod_l+0x73a>
 80089ec:	4641      	mov	r1, r8
 80089ee:	461a      	mov	r2, r3
 80089f0:	9805      	ldr	r0, [sp, #20]
 80089f2:	f7ff f9a9 	bl	8007d48 <__pow5mult>
 80089f6:	4680      	mov	r8, r0
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d0b7      	beq.n	800896c <_strtod_l+0x68c>
 80089fc:	4601      	mov	r1, r0
 80089fe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a00:	9805      	ldr	r0, [sp, #20]
 8008a02:	f7ff f8ff 	bl	8007c04 <__multiply>
 8008a06:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f43f ae88 	beq.w	800871e <_strtod_l+0x43e>
 8008a0e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a10:	9805      	ldr	r0, [sp, #20]
 8008a12:	f7fe ffe3 	bl	80079dc <_Bfree>
 8008a16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a18:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a1a:	2d00      	cmp	r5, #0
 8008a1c:	dc1d      	bgt.n	8008a5a <_strtod_l+0x77a>
 8008a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	dd27      	ble.n	8008a74 <_strtod_l+0x794>
 8008a24:	4649      	mov	r1, r9
 8008a26:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008a28:	9805      	ldr	r0, [sp, #20]
 8008a2a:	f7ff f98d 	bl	8007d48 <__pow5mult>
 8008a2e:	4681      	mov	r9, r0
 8008a30:	bb00      	cbnz	r0, 8008a74 <_strtod_l+0x794>
 8008a32:	f04f 0900 	mov.w	r9, #0
 8008a36:	e672      	b.n	800871e <_strtod_l+0x43e>
 8008a38:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008a3c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008a40:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008a44:	35e2      	adds	r5, #226	@ 0xe2
 8008a46:	fa01 f305 	lsl.w	r3, r1, r5
 8008a4a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a4c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008a4e:	e7ba      	b.n	80089c6 <_strtod_l+0x6e6>
 8008a50:	2300      	movs	r3, #0
 8008a52:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a54:	2301      	movs	r3, #1
 8008a56:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a58:	e7b5      	b.n	80089c6 <_strtod_l+0x6e6>
 8008a5a:	462a      	mov	r2, r5
 8008a5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a5e:	9805      	ldr	r0, [sp, #20]
 8008a60:	f7ff f9cc 	bl	8007dfc <__lshift>
 8008a64:	901a      	str	r0, [sp, #104]	@ 0x68
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d1d9      	bne.n	8008a1e <_strtod_l+0x73e>
 8008a6a:	e658      	b.n	800871e <_strtod_l+0x43e>
 8008a6c:	0800a4e0 	.word	0x0800a4e0
 8008a70:	fffffc02 	.word	0xfffffc02
 8008a74:	2e00      	cmp	r6, #0
 8008a76:	dd07      	ble.n	8008a88 <_strtod_l+0x7a8>
 8008a78:	4649      	mov	r1, r9
 8008a7a:	4632      	mov	r2, r6
 8008a7c:	9805      	ldr	r0, [sp, #20]
 8008a7e:	f7ff f9bd 	bl	8007dfc <__lshift>
 8008a82:	4681      	mov	r9, r0
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0d4      	beq.n	8008a32 <_strtod_l+0x752>
 8008a88:	2f00      	cmp	r7, #0
 8008a8a:	dd08      	ble.n	8008a9e <_strtod_l+0x7be>
 8008a8c:	4641      	mov	r1, r8
 8008a8e:	463a      	mov	r2, r7
 8008a90:	9805      	ldr	r0, [sp, #20]
 8008a92:	f7ff f9b3 	bl	8007dfc <__lshift>
 8008a96:	4680      	mov	r8, r0
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	f43f ae40 	beq.w	800871e <_strtod_l+0x43e>
 8008a9e:	464a      	mov	r2, r9
 8008aa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aa2:	9805      	ldr	r0, [sp, #20]
 8008aa4:	f7ff fa32 	bl	8007f0c <__mdiff>
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	f43f ae37 	beq.w	800871e <_strtod_l+0x43e>
 8008ab0:	68c3      	ldr	r3, [r0, #12]
 8008ab2:	4641      	mov	r1, r8
 8008ab4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	60c3      	str	r3, [r0, #12]
 8008aba:	f7ff fa0b 	bl	8007ed4 <__mcmp>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	da3d      	bge.n	8008b3e <_strtod_l+0x85e>
 8008ac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ac4:	ea53 030a 	orrs.w	r3, r3, sl
 8008ac8:	d163      	bne.n	8008b92 <_strtod_l+0x8b2>
 8008aca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d15f      	bne.n	8008b92 <_strtod_l+0x8b2>
 8008ad2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ad6:	0d1b      	lsrs	r3, r3, #20
 8008ad8:	051b      	lsls	r3, r3, #20
 8008ada:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008ade:	d958      	bls.n	8008b92 <_strtod_l+0x8b2>
 8008ae0:	6963      	ldr	r3, [r4, #20]
 8008ae2:	b913      	cbnz	r3, 8008aea <_strtod_l+0x80a>
 8008ae4:	6923      	ldr	r3, [r4, #16]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	dd53      	ble.n	8008b92 <_strtod_l+0x8b2>
 8008aea:	4621      	mov	r1, r4
 8008aec:	2201      	movs	r2, #1
 8008aee:	9805      	ldr	r0, [sp, #20]
 8008af0:	f7ff f984 	bl	8007dfc <__lshift>
 8008af4:	4641      	mov	r1, r8
 8008af6:	4604      	mov	r4, r0
 8008af8:	f7ff f9ec 	bl	8007ed4 <__mcmp>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	dd48      	ble.n	8008b92 <_strtod_l+0x8b2>
 8008b00:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b04:	9a08      	ldr	r2, [sp, #32]
 8008b06:	0d1b      	lsrs	r3, r3, #20
 8008b08:	051b      	lsls	r3, r3, #20
 8008b0a:	2a00      	cmp	r2, #0
 8008b0c:	d062      	beq.n	8008bd4 <_strtod_l+0x8f4>
 8008b0e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b12:	d85f      	bhi.n	8008bd4 <_strtod_l+0x8f4>
 8008b14:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008b18:	f67f ae94 	bls.w	8008844 <_strtod_l+0x564>
 8008b1c:	4650      	mov	r0, sl
 8008b1e:	4659      	mov	r1, fp
 8008b20:	4ba3      	ldr	r3, [pc, #652]	@ (8008db0 <_strtod_l+0xad0>)
 8008b22:	2200      	movs	r2, #0
 8008b24:	f7f7 fcd8 	bl	80004d8 <__aeabi_dmul>
 8008b28:	4ba2      	ldr	r3, [pc, #648]	@ (8008db4 <_strtod_l+0xad4>)
 8008b2a:	4682      	mov	sl, r0
 8008b2c:	400b      	ands	r3, r1
 8008b2e:	468b      	mov	fp, r1
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f47f adff 	bne.w	8008734 <_strtod_l+0x454>
 8008b36:	2322      	movs	r3, #34	@ 0x22
 8008b38:	9a05      	ldr	r2, [sp, #20]
 8008b3a:	6013      	str	r3, [r2, #0]
 8008b3c:	e5fa      	b.n	8008734 <_strtod_l+0x454>
 8008b3e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008b42:	d165      	bne.n	8008c10 <_strtod_l+0x930>
 8008b44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008b46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b4a:	b35a      	cbz	r2, 8008ba4 <_strtod_l+0x8c4>
 8008b4c:	4a9a      	ldr	r2, [pc, #616]	@ (8008db8 <_strtod_l+0xad8>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d12b      	bne.n	8008baa <_strtod_l+0x8ca>
 8008b52:	9b08      	ldr	r3, [sp, #32]
 8008b54:	4651      	mov	r1, sl
 8008b56:	b303      	cbz	r3, 8008b9a <_strtod_l+0x8ba>
 8008b58:	465a      	mov	r2, fp
 8008b5a:	4b96      	ldr	r3, [pc, #600]	@ (8008db4 <_strtod_l+0xad4>)
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008b62:	f04f 32ff 	mov.w	r2, #4294967295
 8008b66:	d81b      	bhi.n	8008ba0 <_strtod_l+0x8c0>
 8008b68:	0d1b      	lsrs	r3, r3, #20
 8008b6a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b72:	4299      	cmp	r1, r3
 8008b74:	d119      	bne.n	8008baa <_strtod_l+0x8ca>
 8008b76:	4b91      	ldr	r3, [pc, #580]	@ (8008dbc <_strtod_l+0xadc>)
 8008b78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d102      	bne.n	8008b84 <_strtod_l+0x8a4>
 8008b7e:	3101      	adds	r1, #1
 8008b80:	f43f adcd 	beq.w	800871e <_strtod_l+0x43e>
 8008b84:	f04f 0a00 	mov.w	sl, #0
 8008b88:	4b8a      	ldr	r3, [pc, #552]	@ (8008db4 <_strtod_l+0xad4>)
 8008b8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b8c:	401a      	ands	r2, r3
 8008b8e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008b92:	9b08      	ldr	r3, [sp, #32]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1c1      	bne.n	8008b1c <_strtod_l+0x83c>
 8008b98:	e5cc      	b.n	8008734 <_strtod_l+0x454>
 8008b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9e:	e7e8      	b.n	8008b72 <_strtod_l+0x892>
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	e7e6      	b.n	8008b72 <_strtod_l+0x892>
 8008ba4:	ea53 030a 	orrs.w	r3, r3, sl
 8008ba8:	d0aa      	beq.n	8008b00 <_strtod_l+0x820>
 8008baa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bac:	b1db      	cbz	r3, 8008be6 <_strtod_l+0x906>
 8008bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bb0:	4213      	tst	r3, r2
 8008bb2:	d0ee      	beq.n	8008b92 <_strtod_l+0x8b2>
 8008bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb6:	4650      	mov	r0, sl
 8008bb8:	4659      	mov	r1, fp
 8008bba:	9a08      	ldr	r2, [sp, #32]
 8008bbc:	b1bb      	cbz	r3, 8008bee <_strtod_l+0x90e>
 8008bbe:	f7ff fb6d 	bl	800829c <sulp>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bca:	f7f7 facf 	bl	800016c <__adddf3>
 8008bce:	4682      	mov	sl, r0
 8008bd0:	468b      	mov	fp, r1
 8008bd2:	e7de      	b.n	8008b92 <_strtod_l+0x8b2>
 8008bd4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008bd8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008bdc:	f04f 3aff 	mov.w	sl, #4294967295
 8008be0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008be4:	e7d5      	b.n	8008b92 <_strtod_l+0x8b2>
 8008be6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008be8:	ea13 0f0a 	tst.w	r3, sl
 8008bec:	e7e1      	b.n	8008bb2 <_strtod_l+0x8d2>
 8008bee:	f7ff fb55 	bl	800829c <sulp>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bfa:	f7f7 fab5 	bl	8000168 <__aeabi_dsub>
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2300      	movs	r3, #0
 8008c02:	4682      	mov	sl, r0
 8008c04:	468b      	mov	fp, r1
 8008c06:	f7f7 fecf 	bl	80009a8 <__aeabi_dcmpeq>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d0c1      	beq.n	8008b92 <_strtod_l+0x8b2>
 8008c0e:	e619      	b.n	8008844 <_strtod_l+0x564>
 8008c10:	4641      	mov	r1, r8
 8008c12:	4620      	mov	r0, r4
 8008c14:	f7ff face 	bl	80081b4 <__ratio>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c1e:	4606      	mov	r6, r0
 8008c20:	460f      	mov	r7, r1
 8008c22:	f7f7 fed5 	bl	80009d0 <__aeabi_dcmple>
 8008c26:	2800      	cmp	r0, #0
 8008c28:	d06d      	beq.n	8008d06 <_strtod_l+0xa26>
 8008c2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d178      	bne.n	8008d22 <_strtod_l+0xa42>
 8008c30:	f1ba 0f00 	cmp.w	sl, #0
 8008c34:	d156      	bne.n	8008ce4 <_strtod_l+0xa04>
 8008c36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d158      	bne.n	8008cf2 <_strtod_l+0xa12>
 8008c40:	2200      	movs	r2, #0
 8008c42:	4630      	mov	r0, r6
 8008c44:	4639      	mov	r1, r7
 8008c46:	4b5e      	ldr	r3, [pc, #376]	@ (8008dc0 <_strtod_l+0xae0>)
 8008c48:	f7f7 feb8 	bl	80009bc <__aeabi_dcmplt>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d157      	bne.n	8008d00 <_strtod_l+0xa20>
 8008c50:	4630      	mov	r0, r6
 8008c52:	4639      	mov	r1, r7
 8008c54:	2200      	movs	r2, #0
 8008c56:	4b5b      	ldr	r3, [pc, #364]	@ (8008dc4 <_strtod_l+0xae4>)
 8008c58:	f7f7 fc3e 	bl	80004d8 <__aeabi_dmul>
 8008c5c:	4606      	mov	r6, r0
 8008c5e:	460f      	mov	r7, r1
 8008c60:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008c64:	9606      	str	r6, [sp, #24]
 8008c66:	9307      	str	r3, [sp, #28]
 8008c68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c6c:	4d51      	ldr	r5, [pc, #324]	@ (8008db4 <_strtod_l+0xad4>)
 8008c6e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c74:	401d      	ands	r5, r3
 8008c76:	4b54      	ldr	r3, [pc, #336]	@ (8008dc8 <_strtod_l+0xae8>)
 8008c78:	429d      	cmp	r5, r3
 8008c7a:	f040 80ab 	bne.w	8008dd4 <_strtod_l+0xaf4>
 8008c7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c80:	4650      	mov	r0, sl
 8008c82:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008c86:	4659      	mov	r1, fp
 8008c88:	f7ff f9d4 	bl	8008034 <__ulp>
 8008c8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c90:	f7f7 fc22 	bl	80004d8 <__aeabi_dmul>
 8008c94:	4652      	mov	r2, sl
 8008c96:	465b      	mov	r3, fp
 8008c98:	f7f7 fa68 	bl	800016c <__adddf3>
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	4945      	ldr	r1, [pc, #276]	@ (8008db4 <_strtod_l+0xad4>)
 8008ca0:	4a4a      	ldr	r2, [pc, #296]	@ (8008dcc <_strtod_l+0xaec>)
 8008ca2:	4019      	ands	r1, r3
 8008ca4:	4291      	cmp	r1, r2
 8008ca6:	4682      	mov	sl, r0
 8008ca8:	d942      	bls.n	8008d30 <_strtod_l+0xa50>
 8008caa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008cac:	4b43      	ldr	r3, [pc, #268]	@ (8008dbc <_strtod_l+0xadc>)
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d103      	bne.n	8008cba <_strtod_l+0x9da>
 8008cb2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	f43f ad32 	beq.w	800871e <_strtod_l+0x43e>
 8008cba:	f04f 3aff 	mov.w	sl, #4294967295
 8008cbe:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008dbc <_strtod_l+0xadc>
 8008cc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008cc4:	9805      	ldr	r0, [sp, #20]
 8008cc6:	f7fe fe89 	bl	80079dc <_Bfree>
 8008cca:	4649      	mov	r1, r9
 8008ccc:	9805      	ldr	r0, [sp, #20]
 8008cce:	f7fe fe85 	bl	80079dc <_Bfree>
 8008cd2:	4641      	mov	r1, r8
 8008cd4:	9805      	ldr	r0, [sp, #20]
 8008cd6:	f7fe fe81 	bl	80079dc <_Bfree>
 8008cda:	4621      	mov	r1, r4
 8008cdc:	9805      	ldr	r0, [sp, #20]
 8008cde:	f7fe fe7d 	bl	80079dc <_Bfree>
 8008ce2:	e61c      	b.n	800891e <_strtod_l+0x63e>
 8008ce4:	f1ba 0f01 	cmp.w	sl, #1
 8008ce8:	d103      	bne.n	8008cf2 <_strtod_l+0xa12>
 8008cea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	f43f ada9 	beq.w	8008844 <_strtod_l+0x564>
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	4b36      	ldr	r3, [pc, #216]	@ (8008dd0 <_strtod_l+0xaf0>)
 8008cf6:	2600      	movs	r6, #0
 8008cf8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008cfc:	4f30      	ldr	r7, [pc, #192]	@ (8008dc0 <_strtod_l+0xae0>)
 8008cfe:	e7b3      	b.n	8008c68 <_strtod_l+0x988>
 8008d00:	2600      	movs	r6, #0
 8008d02:	4f30      	ldr	r7, [pc, #192]	@ (8008dc4 <_strtod_l+0xae4>)
 8008d04:	e7ac      	b.n	8008c60 <_strtod_l+0x980>
 8008d06:	4630      	mov	r0, r6
 8008d08:	4639      	mov	r1, r7
 8008d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8008dc4 <_strtod_l+0xae4>)
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f7f7 fbe3 	bl	80004d8 <__aeabi_dmul>
 8008d12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d14:	4606      	mov	r6, r0
 8008d16:	460f      	mov	r7, r1
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d0a1      	beq.n	8008c60 <_strtod_l+0x980>
 8008d1c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008d20:	e7a2      	b.n	8008c68 <_strtod_l+0x988>
 8008d22:	2200      	movs	r2, #0
 8008d24:	4b26      	ldr	r3, [pc, #152]	@ (8008dc0 <_strtod_l+0xae0>)
 8008d26:	4616      	mov	r6, r2
 8008d28:	461f      	mov	r7, r3
 8008d2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d2e:	e79b      	b.n	8008c68 <_strtod_l+0x988>
 8008d30:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008d34:	9b08      	ldr	r3, [sp, #32]
 8008d36:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1c1      	bne.n	8008cc2 <_strtod_l+0x9e2>
 8008d3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d42:	0d1b      	lsrs	r3, r3, #20
 8008d44:	051b      	lsls	r3, r3, #20
 8008d46:	429d      	cmp	r5, r3
 8008d48:	d1bb      	bne.n	8008cc2 <_strtod_l+0x9e2>
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	4639      	mov	r1, r7
 8008d4e:	f7f8 f969 	bl	8001024 <__aeabi_d2lz>
 8008d52:	f7f7 fb93 	bl	800047c <__aeabi_l2d>
 8008d56:	4602      	mov	r2, r0
 8008d58:	460b      	mov	r3, r1
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	4639      	mov	r1, r7
 8008d5e:	f7f7 fa03 	bl	8000168 <__aeabi_dsub>
 8008d62:	460b      	mov	r3, r1
 8008d64:	4602      	mov	r2, r0
 8008d66:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008d6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008d6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d70:	ea46 060a 	orr.w	r6, r6, sl
 8008d74:	431e      	orrs	r6, r3
 8008d76:	d06a      	beq.n	8008e4e <_strtod_l+0xb6e>
 8008d78:	a309      	add	r3, pc, #36	@ (adr r3, 8008da0 <_strtod_l+0xac0>)
 8008d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7e:	f7f7 fe1d 	bl	80009bc <__aeabi_dcmplt>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	f47f acd6 	bne.w	8008734 <_strtod_l+0x454>
 8008d88:	a307      	add	r3, pc, #28	@ (adr r3, 8008da8 <_strtod_l+0xac8>)
 8008d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d92:	f7f7 fe31 	bl	80009f8 <__aeabi_dcmpgt>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d093      	beq.n	8008cc2 <_strtod_l+0x9e2>
 8008d9a:	e4cb      	b.n	8008734 <_strtod_l+0x454>
 8008d9c:	f3af 8000 	nop.w
 8008da0:	94a03595 	.word	0x94a03595
 8008da4:	3fdfffff 	.word	0x3fdfffff
 8008da8:	35afe535 	.word	0x35afe535
 8008dac:	3fe00000 	.word	0x3fe00000
 8008db0:	39500000 	.word	0x39500000
 8008db4:	7ff00000 	.word	0x7ff00000
 8008db8:	000fffff 	.word	0x000fffff
 8008dbc:	7fefffff 	.word	0x7fefffff
 8008dc0:	3ff00000 	.word	0x3ff00000
 8008dc4:	3fe00000 	.word	0x3fe00000
 8008dc8:	7fe00000 	.word	0x7fe00000
 8008dcc:	7c9fffff 	.word	0x7c9fffff
 8008dd0:	bff00000 	.word	0xbff00000
 8008dd4:	9b08      	ldr	r3, [sp, #32]
 8008dd6:	b323      	cbz	r3, 8008e22 <_strtod_l+0xb42>
 8008dd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008ddc:	d821      	bhi.n	8008e22 <_strtod_l+0xb42>
 8008dde:	a328      	add	r3, pc, #160	@ (adr r3, 8008e80 <_strtod_l+0xba0>)
 8008de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de4:	4630      	mov	r0, r6
 8008de6:	4639      	mov	r1, r7
 8008de8:	f7f7 fdf2 	bl	80009d0 <__aeabi_dcmple>
 8008dec:	b1a0      	cbz	r0, 8008e18 <_strtod_l+0xb38>
 8008dee:	4639      	mov	r1, r7
 8008df0:	4630      	mov	r0, r6
 8008df2:	f7f7 fe49 	bl	8000a88 <__aeabi_d2uiz>
 8008df6:	2801      	cmp	r0, #1
 8008df8:	bf38      	it	cc
 8008dfa:	2001      	movcc	r0, #1
 8008dfc:	f7f7 faf2 	bl	80003e4 <__aeabi_ui2d>
 8008e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e02:	4606      	mov	r6, r0
 8008e04:	460f      	mov	r7, r1
 8008e06:	b9fb      	cbnz	r3, 8008e48 <_strtod_l+0xb68>
 8008e08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e0c:	9014      	str	r0, [sp, #80]	@ 0x50
 8008e0e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008e14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008e18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008e1e:	1b5b      	subs	r3, r3, r5
 8008e20:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008e2a:	f7ff f903 	bl	8008034 <__ulp>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	460b      	mov	r3, r1
 8008e32:	4650      	mov	r0, sl
 8008e34:	4659      	mov	r1, fp
 8008e36:	f7f7 fb4f 	bl	80004d8 <__aeabi_dmul>
 8008e3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e3e:	f7f7 f995 	bl	800016c <__adddf3>
 8008e42:	4682      	mov	sl, r0
 8008e44:	468b      	mov	fp, r1
 8008e46:	e775      	b.n	8008d34 <_strtod_l+0xa54>
 8008e48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008e4c:	e7e0      	b.n	8008e10 <_strtod_l+0xb30>
 8008e4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008e88 <_strtod_l+0xba8>)
 8008e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e54:	f7f7 fdb2 	bl	80009bc <__aeabi_dcmplt>
 8008e58:	e79d      	b.n	8008d96 <_strtod_l+0xab6>
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e60:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008e62:	6013      	str	r3, [r2, #0]
 8008e64:	f7ff ba79 	b.w	800835a <_strtod_l+0x7a>
 8008e68:	2a65      	cmp	r2, #101	@ 0x65
 8008e6a:	f43f ab72 	beq.w	8008552 <_strtod_l+0x272>
 8008e6e:	2a45      	cmp	r2, #69	@ 0x45
 8008e70:	f43f ab6f 	beq.w	8008552 <_strtod_l+0x272>
 8008e74:	2301      	movs	r3, #1
 8008e76:	f7ff bbaa 	b.w	80085ce <_strtod_l+0x2ee>
 8008e7a:	bf00      	nop
 8008e7c:	f3af 8000 	nop.w
 8008e80:	ffc00000 	.word	0xffc00000
 8008e84:	41dfffff 	.word	0x41dfffff
 8008e88:	94a03595 	.word	0x94a03595
 8008e8c:	3fcfffff 	.word	0x3fcfffff

08008e90 <_strtod_r>:
 8008e90:	4b01      	ldr	r3, [pc, #4]	@ (8008e98 <_strtod_r+0x8>)
 8008e92:	f7ff ba25 	b.w	80082e0 <_strtod_l>
 8008e96:	bf00      	nop
 8008e98:	20000068 	.word	0x20000068

08008e9c <_strtol_l.isra.0>:
 8008e9c:	2b24      	cmp	r3, #36	@ 0x24
 8008e9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea2:	4686      	mov	lr, r0
 8008ea4:	4690      	mov	r8, r2
 8008ea6:	d801      	bhi.n	8008eac <_strtol_l.isra.0+0x10>
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d106      	bne.n	8008eba <_strtol_l.isra.0+0x1e>
 8008eac:	f7fd fdbc 	bl	8006a28 <__errno>
 8008eb0:	2316      	movs	r3, #22
 8008eb2:	6003      	str	r3, [r0, #0]
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eba:	460d      	mov	r5, r1
 8008ebc:	4833      	ldr	r0, [pc, #204]	@ (8008f8c <_strtol_l.isra.0+0xf0>)
 8008ebe:	462a      	mov	r2, r5
 8008ec0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ec4:	5d06      	ldrb	r6, [r0, r4]
 8008ec6:	f016 0608 	ands.w	r6, r6, #8
 8008eca:	d1f8      	bne.n	8008ebe <_strtol_l.isra.0+0x22>
 8008ecc:	2c2d      	cmp	r4, #45	@ 0x2d
 8008ece:	d110      	bne.n	8008ef2 <_strtol_l.isra.0+0x56>
 8008ed0:	2601      	movs	r6, #1
 8008ed2:	782c      	ldrb	r4, [r5, #0]
 8008ed4:	1c95      	adds	r5, r2, #2
 8008ed6:	f033 0210 	bics.w	r2, r3, #16
 8008eda:	d115      	bne.n	8008f08 <_strtol_l.isra.0+0x6c>
 8008edc:	2c30      	cmp	r4, #48	@ 0x30
 8008ede:	d10d      	bne.n	8008efc <_strtol_l.isra.0+0x60>
 8008ee0:	782a      	ldrb	r2, [r5, #0]
 8008ee2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ee6:	2a58      	cmp	r2, #88	@ 0x58
 8008ee8:	d108      	bne.n	8008efc <_strtol_l.isra.0+0x60>
 8008eea:	786c      	ldrb	r4, [r5, #1]
 8008eec:	3502      	adds	r5, #2
 8008eee:	2310      	movs	r3, #16
 8008ef0:	e00a      	b.n	8008f08 <_strtol_l.isra.0+0x6c>
 8008ef2:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ef4:	bf04      	itt	eq
 8008ef6:	782c      	ldrbeq	r4, [r5, #0]
 8008ef8:	1c95      	addeq	r5, r2, #2
 8008efa:	e7ec      	b.n	8008ed6 <_strtol_l.isra.0+0x3a>
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1f6      	bne.n	8008eee <_strtol_l.isra.0+0x52>
 8008f00:	2c30      	cmp	r4, #48	@ 0x30
 8008f02:	bf14      	ite	ne
 8008f04:	230a      	movne	r3, #10
 8008f06:	2308      	moveq	r3, #8
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008f0e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008f12:	fbbc f9f3 	udiv	r9, ip, r3
 8008f16:	4610      	mov	r0, r2
 8008f18:	fb03 ca19 	mls	sl, r3, r9, ip
 8008f1c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008f20:	2f09      	cmp	r7, #9
 8008f22:	d80f      	bhi.n	8008f44 <_strtol_l.isra.0+0xa8>
 8008f24:	463c      	mov	r4, r7
 8008f26:	42a3      	cmp	r3, r4
 8008f28:	dd1b      	ble.n	8008f62 <_strtol_l.isra.0+0xc6>
 8008f2a:	1c57      	adds	r7, r2, #1
 8008f2c:	d007      	beq.n	8008f3e <_strtol_l.isra.0+0xa2>
 8008f2e:	4581      	cmp	r9, r0
 8008f30:	d314      	bcc.n	8008f5c <_strtol_l.isra.0+0xc0>
 8008f32:	d101      	bne.n	8008f38 <_strtol_l.isra.0+0x9c>
 8008f34:	45a2      	cmp	sl, r4
 8008f36:	db11      	blt.n	8008f5c <_strtol_l.isra.0+0xc0>
 8008f38:	2201      	movs	r2, #1
 8008f3a:	fb00 4003 	mla	r0, r0, r3, r4
 8008f3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f42:	e7eb      	b.n	8008f1c <_strtol_l.isra.0+0x80>
 8008f44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008f48:	2f19      	cmp	r7, #25
 8008f4a:	d801      	bhi.n	8008f50 <_strtol_l.isra.0+0xb4>
 8008f4c:	3c37      	subs	r4, #55	@ 0x37
 8008f4e:	e7ea      	b.n	8008f26 <_strtol_l.isra.0+0x8a>
 8008f50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008f54:	2f19      	cmp	r7, #25
 8008f56:	d804      	bhi.n	8008f62 <_strtol_l.isra.0+0xc6>
 8008f58:	3c57      	subs	r4, #87	@ 0x57
 8008f5a:	e7e4      	b.n	8008f26 <_strtol_l.isra.0+0x8a>
 8008f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f60:	e7ed      	b.n	8008f3e <_strtol_l.isra.0+0xa2>
 8008f62:	1c53      	adds	r3, r2, #1
 8008f64:	d108      	bne.n	8008f78 <_strtol_l.isra.0+0xdc>
 8008f66:	2322      	movs	r3, #34	@ 0x22
 8008f68:	4660      	mov	r0, ip
 8008f6a:	f8ce 3000 	str.w	r3, [lr]
 8008f6e:	f1b8 0f00 	cmp.w	r8, #0
 8008f72:	d0a0      	beq.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f74:	1e69      	subs	r1, r5, #1
 8008f76:	e006      	b.n	8008f86 <_strtol_l.isra.0+0xea>
 8008f78:	b106      	cbz	r6, 8008f7c <_strtol_l.isra.0+0xe0>
 8008f7a:	4240      	negs	r0, r0
 8008f7c:	f1b8 0f00 	cmp.w	r8, #0
 8008f80:	d099      	beq.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	d1f6      	bne.n	8008f74 <_strtol_l.isra.0+0xd8>
 8008f86:	f8c8 1000 	str.w	r1, [r8]
 8008f8a:	e794      	b.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f8c:	0800a509 	.word	0x0800a509

08008f90 <_strtol_r>:
 8008f90:	f7ff bf84 	b.w	8008e9c <_strtol_l.isra.0>

08008f94 <__ssputs_r>:
 8008f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f98:	461f      	mov	r7, r3
 8008f9a:	688e      	ldr	r6, [r1, #8]
 8008f9c:	4682      	mov	sl, r0
 8008f9e:	42be      	cmp	r6, r7
 8008fa0:	460c      	mov	r4, r1
 8008fa2:	4690      	mov	r8, r2
 8008fa4:	680b      	ldr	r3, [r1, #0]
 8008fa6:	d82d      	bhi.n	8009004 <__ssputs_r+0x70>
 8008fa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008fac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008fb0:	d026      	beq.n	8009000 <__ssputs_r+0x6c>
 8008fb2:	6965      	ldr	r5, [r4, #20]
 8008fb4:	6909      	ldr	r1, [r1, #16]
 8008fb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008fba:	eba3 0901 	sub.w	r9, r3, r1
 8008fbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008fc2:	1c7b      	adds	r3, r7, #1
 8008fc4:	444b      	add	r3, r9
 8008fc6:	106d      	asrs	r5, r5, #1
 8008fc8:	429d      	cmp	r5, r3
 8008fca:	bf38      	it	cc
 8008fcc:	461d      	movcc	r5, r3
 8008fce:	0553      	lsls	r3, r2, #21
 8008fd0:	d527      	bpl.n	8009022 <__ssputs_r+0x8e>
 8008fd2:	4629      	mov	r1, r5
 8008fd4:	f7fe fc36 	bl	8007844 <_malloc_r>
 8008fd8:	4606      	mov	r6, r0
 8008fda:	b360      	cbz	r0, 8009036 <__ssputs_r+0xa2>
 8008fdc:	464a      	mov	r2, r9
 8008fde:	6921      	ldr	r1, [r4, #16]
 8008fe0:	f000 fa14 	bl	800940c <memcpy>
 8008fe4:	89a3      	ldrh	r3, [r4, #12]
 8008fe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fee:	81a3      	strh	r3, [r4, #12]
 8008ff0:	6126      	str	r6, [r4, #16]
 8008ff2:	444e      	add	r6, r9
 8008ff4:	6026      	str	r6, [r4, #0]
 8008ff6:	463e      	mov	r6, r7
 8008ff8:	6165      	str	r5, [r4, #20]
 8008ffa:	eba5 0509 	sub.w	r5, r5, r9
 8008ffe:	60a5      	str	r5, [r4, #8]
 8009000:	42be      	cmp	r6, r7
 8009002:	d900      	bls.n	8009006 <__ssputs_r+0x72>
 8009004:	463e      	mov	r6, r7
 8009006:	4632      	mov	r2, r6
 8009008:	4641      	mov	r1, r8
 800900a:	6820      	ldr	r0, [r4, #0]
 800900c:	f000 f9c2 	bl	8009394 <memmove>
 8009010:	2000      	movs	r0, #0
 8009012:	68a3      	ldr	r3, [r4, #8]
 8009014:	1b9b      	subs	r3, r3, r6
 8009016:	60a3      	str	r3, [r4, #8]
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	4433      	add	r3, r6
 800901c:	6023      	str	r3, [r4, #0]
 800901e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009022:	462a      	mov	r2, r5
 8009024:	f000 fd83 	bl	8009b2e <_realloc_r>
 8009028:	4606      	mov	r6, r0
 800902a:	2800      	cmp	r0, #0
 800902c:	d1e0      	bne.n	8008ff0 <__ssputs_r+0x5c>
 800902e:	4650      	mov	r0, sl
 8009030:	6921      	ldr	r1, [r4, #16]
 8009032:	f7fe fb95 	bl	8007760 <_free_r>
 8009036:	230c      	movs	r3, #12
 8009038:	f8ca 3000 	str.w	r3, [sl]
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	f04f 30ff 	mov.w	r0, #4294967295
 8009042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009046:	81a3      	strh	r3, [r4, #12]
 8009048:	e7e9      	b.n	800901e <__ssputs_r+0x8a>
	...

0800904c <_svfiprintf_r>:
 800904c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009050:	4698      	mov	r8, r3
 8009052:	898b      	ldrh	r3, [r1, #12]
 8009054:	4607      	mov	r7, r0
 8009056:	061b      	lsls	r3, r3, #24
 8009058:	460d      	mov	r5, r1
 800905a:	4614      	mov	r4, r2
 800905c:	b09d      	sub	sp, #116	@ 0x74
 800905e:	d510      	bpl.n	8009082 <_svfiprintf_r+0x36>
 8009060:	690b      	ldr	r3, [r1, #16]
 8009062:	b973      	cbnz	r3, 8009082 <_svfiprintf_r+0x36>
 8009064:	2140      	movs	r1, #64	@ 0x40
 8009066:	f7fe fbed 	bl	8007844 <_malloc_r>
 800906a:	6028      	str	r0, [r5, #0]
 800906c:	6128      	str	r0, [r5, #16]
 800906e:	b930      	cbnz	r0, 800907e <_svfiprintf_r+0x32>
 8009070:	230c      	movs	r3, #12
 8009072:	603b      	str	r3, [r7, #0]
 8009074:	f04f 30ff 	mov.w	r0, #4294967295
 8009078:	b01d      	add	sp, #116	@ 0x74
 800907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907e:	2340      	movs	r3, #64	@ 0x40
 8009080:	616b      	str	r3, [r5, #20]
 8009082:	2300      	movs	r3, #0
 8009084:	9309      	str	r3, [sp, #36]	@ 0x24
 8009086:	2320      	movs	r3, #32
 8009088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800908c:	2330      	movs	r3, #48	@ 0x30
 800908e:	f04f 0901 	mov.w	r9, #1
 8009092:	f8cd 800c 	str.w	r8, [sp, #12]
 8009096:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009230 <_svfiprintf_r+0x1e4>
 800909a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800909e:	4623      	mov	r3, r4
 80090a0:	469a      	mov	sl, r3
 80090a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090a6:	b10a      	cbz	r2, 80090ac <_svfiprintf_r+0x60>
 80090a8:	2a25      	cmp	r2, #37	@ 0x25
 80090aa:	d1f9      	bne.n	80090a0 <_svfiprintf_r+0x54>
 80090ac:	ebba 0b04 	subs.w	fp, sl, r4
 80090b0:	d00b      	beq.n	80090ca <_svfiprintf_r+0x7e>
 80090b2:	465b      	mov	r3, fp
 80090b4:	4622      	mov	r2, r4
 80090b6:	4629      	mov	r1, r5
 80090b8:	4638      	mov	r0, r7
 80090ba:	f7ff ff6b 	bl	8008f94 <__ssputs_r>
 80090be:	3001      	adds	r0, #1
 80090c0:	f000 80a7 	beq.w	8009212 <_svfiprintf_r+0x1c6>
 80090c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090c6:	445a      	add	r2, fp
 80090c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80090ca:	f89a 3000 	ldrb.w	r3, [sl]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	f000 809f 	beq.w	8009212 <_svfiprintf_r+0x1c6>
 80090d4:	2300      	movs	r3, #0
 80090d6:	f04f 32ff 	mov.w	r2, #4294967295
 80090da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090de:	f10a 0a01 	add.w	sl, sl, #1
 80090e2:	9304      	str	r3, [sp, #16]
 80090e4:	9307      	str	r3, [sp, #28]
 80090e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80090ec:	4654      	mov	r4, sl
 80090ee:	2205      	movs	r2, #5
 80090f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090f4:	484e      	ldr	r0, [pc, #312]	@ (8009230 <_svfiprintf_r+0x1e4>)
 80090f6:	f7fd fcc4 	bl	8006a82 <memchr>
 80090fa:	9a04      	ldr	r2, [sp, #16]
 80090fc:	b9d8      	cbnz	r0, 8009136 <_svfiprintf_r+0xea>
 80090fe:	06d0      	lsls	r0, r2, #27
 8009100:	bf44      	itt	mi
 8009102:	2320      	movmi	r3, #32
 8009104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009108:	0711      	lsls	r1, r2, #28
 800910a:	bf44      	itt	mi
 800910c:	232b      	movmi	r3, #43	@ 0x2b
 800910e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009112:	f89a 3000 	ldrb.w	r3, [sl]
 8009116:	2b2a      	cmp	r3, #42	@ 0x2a
 8009118:	d015      	beq.n	8009146 <_svfiprintf_r+0xfa>
 800911a:	4654      	mov	r4, sl
 800911c:	2000      	movs	r0, #0
 800911e:	f04f 0c0a 	mov.w	ip, #10
 8009122:	9a07      	ldr	r2, [sp, #28]
 8009124:	4621      	mov	r1, r4
 8009126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800912a:	3b30      	subs	r3, #48	@ 0x30
 800912c:	2b09      	cmp	r3, #9
 800912e:	d94b      	bls.n	80091c8 <_svfiprintf_r+0x17c>
 8009130:	b1b0      	cbz	r0, 8009160 <_svfiprintf_r+0x114>
 8009132:	9207      	str	r2, [sp, #28]
 8009134:	e014      	b.n	8009160 <_svfiprintf_r+0x114>
 8009136:	eba0 0308 	sub.w	r3, r0, r8
 800913a:	fa09 f303 	lsl.w	r3, r9, r3
 800913e:	4313      	orrs	r3, r2
 8009140:	46a2      	mov	sl, r4
 8009142:	9304      	str	r3, [sp, #16]
 8009144:	e7d2      	b.n	80090ec <_svfiprintf_r+0xa0>
 8009146:	9b03      	ldr	r3, [sp, #12]
 8009148:	1d19      	adds	r1, r3, #4
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	9103      	str	r1, [sp, #12]
 800914e:	2b00      	cmp	r3, #0
 8009150:	bfbb      	ittet	lt
 8009152:	425b      	neglt	r3, r3
 8009154:	f042 0202 	orrlt.w	r2, r2, #2
 8009158:	9307      	strge	r3, [sp, #28]
 800915a:	9307      	strlt	r3, [sp, #28]
 800915c:	bfb8      	it	lt
 800915e:	9204      	strlt	r2, [sp, #16]
 8009160:	7823      	ldrb	r3, [r4, #0]
 8009162:	2b2e      	cmp	r3, #46	@ 0x2e
 8009164:	d10a      	bne.n	800917c <_svfiprintf_r+0x130>
 8009166:	7863      	ldrb	r3, [r4, #1]
 8009168:	2b2a      	cmp	r3, #42	@ 0x2a
 800916a:	d132      	bne.n	80091d2 <_svfiprintf_r+0x186>
 800916c:	9b03      	ldr	r3, [sp, #12]
 800916e:	3402      	adds	r4, #2
 8009170:	1d1a      	adds	r2, r3, #4
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	9203      	str	r2, [sp, #12]
 8009176:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800917a:	9305      	str	r3, [sp, #20]
 800917c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009234 <_svfiprintf_r+0x1e8>
 8009180:	2203      	movs	r2, #3
 8009182:	4650      	mov	r0, sl
 8009184:	7821      	ldrb	r1, [r4, #0]
 8009186:	f7fd fc7c 	bl	8006a82 <memchr>
 800918a:	b138      	cbz	r0, 800919c <_svfiprintf_r+0x150>
 800918c:	2240      	movs	r2, #64	@ 0x40
 800918e:	9b04      	ldr	r3, [sp, #16]
 8009190:	eba0 000a 	sub.w	r0, r0, sl
 8009194:	4082      	lsls	r2, r0
 8009196:	4313      	orrs	r3, r2
 8009198:	3401      	adds	r4, #1
 800919a:	9304      	str	r3, [sp, #16]
 800919c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091a0:	2206      	movs	r2, #6
 80091a2:	4825      	ldr	r0, [pc, #148]	@ (8009238 <_svfiprintf_r+0x1ec>)
 80091a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091a8:	f7fd fc6b 	bl	8006a82 <memchr>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	d036      	beq.n	800921e <_svfiprintf_r+0x1d2>
 80091b0:	4b22      	ldr	r3, [pc, #136]	@ (800923c <_svfiprintf_r+0x1f0>)
 80091b2:	bb1b      	cbnz	r3, 80091fc <_svfiprintf_r+0x1b0>
 80091b4:	9b03      	ldr	r3, [sp, #12]
 80091b6:	3307      	adds	r3, #7
 80091b8:	f023 0307 	bic.w	r3, r3, #7
 80091bc:	3308      	adds	r3, #8
 80091be:	9303      	str	r3, [sp, #12]
 80091c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091c2:	4433      	add	r3, r6
 80091c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80091c6:	e76a      	b.n	800909e <_svfiprintf_r+0x52>
 80091c8:	460c      	mov	r4, r1
 80091ca:	2001      	movs	r0, #1
 80091cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80091d0:	e7a8      	b.n	8009124 <_svfiprintf_r+0xd8>
 80091d2:	2300      	movs	r3, #0
 80091d4:	f04f 0c0a 	mov.w	ip, #10
 80091d8:	4619      	mov	r1, r3
 80091da:	3401      	adds	r4, #1
 80091dc:	9305      	str	r3, [sp, #20]
 80091de:	4620      	mov	r0, r4
 80091e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091e4:	3a30      	subs	r2, #48	@ 0x30
 80091e6:	2a09      	cmp	r2, #9
 80091e8:	d903      	bls.n	80091f2 <_svfiprintf_r+0x1a6>
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d0c6      	beq.n	800917c <_svfiprintf_r+0x130>
 80091ee:	9105      	str	r1, [sp, #20]
 80091f0:	e7c4      	b.n	800917c <_svfiprintf_r+0x130>
 80091f2:	4604      	mov	r4, r0
 80091f4:	2301      	movs	r3, #1
 80091f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80091fa:	e7f0      	b.n	80091de <_svfiprintf_r+0x192>
 80091fc:	ab03      	add	r3, sp, #12
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	462a      	mov	r2, r5
 8009202:	4638      	mov	r0, r7
 8009204:	4b0e      	ldr	r3, [pc, #56]	@ (8009240 <_svfiprintf_r+0x1f4>)
 8009206:	a904      	add	r1, sp, #16
 8009208:	f7fc fc98 	bl	8005b3c <_printf_float>
 800920c:	1c42      	adds	r2, r0, #1
 800920e:	4606      	mov	r6, r0
 8009210:	d1d6      	bne.n	80091c0 <_svfiprintf_r+0x174>
 8009212:	89ab      	ldrh	r3, [r5, #12]
 8009214:	065b      	lsls	r3, r3, #25
 8009216:	f53f af2d 	bmi.w	8009074 <_svfiprintf_r+0x28>
 800921a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800921c:	e72c      	b.n	8009078 <_svfiprintf_r+0x2c>
 800921e:	ab03      	add	r3, sp, #12
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	462a      	mov	r2, r5
 8009224:	4638      	mov	r0, r7
 8009226:	4b06      	ldr	r3, [pc, #24]	@ (8009240 <_svfiprintf_r+0x1f4>)
 8009228:	a904      	add	r1, sp, #16
 800922a:	f7fc ff25 	bl	8006078 <_printf_i>
 800922e:	e7ed      	b.n	800920c <_svfiprintf_r+0x1c0>
 8009230:	0800a307 	.word	0x0800a307
 8009234:	0800a30d 	.word	0x0800a30d
 8009238:	0800a311 	.word	0x0800a311
 800923c:	08005b3d 	.word	0x08005b3d
 8009240:	08008f95 	.word	0x08008f95

08009244 <__sflush_r>:
 8009244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924a:	0716      	lsls	r6, r2, #28
 800924c:	4605      	mov	r5, r0
 800924e:	460c      	mov	r4, r1
 8009250:	d454      	bmi.n	80092fc <__sflush_r+0xb8>
 8009252:	684b      	ldr	r3, [r1, #4]
 8009254:	2b00      	cmp	r3, #0
 8009256:	dc02      	bgt.n	800925e <__sflush_r+0x1a>
 8009258:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800925a:	2b00      	cmp	r3, #0
 800925c:	dd48      	ble.n	80092f0 <__sflush_r+0xac>
 800925e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009260:	2e00      	cmp	r6, #0
 8009262:	d045      	beq.n	80092f0 <__sflush_r+0xac>
 8009264:	2300      	movs	r3, #0
 8009266:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800926a:	682f      	ldr	r7, [r5, #0]
 800926c:	6a21      	ldr	r1, [r4, #32]
 800926e:	602b      	str	r3, [r5, #0]
 8009270:	d030      	beq.n	80092d4 <__sflush_r+0x90>
 8009272:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009274:	89a3      	ldrh	r3, [r4, #12]
 8009276:	0759      	lsls	r1, r3, #29
 8009278:	d505      	bpl.n	8009286 <__sflush_r+0x42>
 800927a:	6863      	ldr	r3, [r4, #4]
 800927c:	1ad2      	subs	r2, r2, r3
 800927e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009280:	b10b      	cbz	r3, 8009286 <__sflush_r+0x42>
 8009282:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009284:	1ad2      	subs	r2, r2, r3
 8009286:	2300      	movs	r3, #0
 8009288:	4628      	mov	r0, r5
 800928a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800928c:	6a21      	ldr	r1, [r4, #32]
 800928e:	47b0      	blx	r6
 8009290:	1c43      	adds	r3, r0, #1
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	d106      	bne.n	80092a4 <__sflush_r+0x60>
 8009296:	6829      	ldr	r1, [r5, #0]
 8009298:	291d      	cmp	r1, #29
 800929a:	d82b      	bhi.n	80092f4 <__sflush_r+0xb0>
 800929c:	4a28      	ldr	r2, [pc, #160]	@ (8009340 <__sflush_r+0xfc>)
 800929e:	40ca      	lsrs	r2, r1
 80092a0:	07d6      	lsls	r6, r2, #31
 80092a2:	d527      	bpl.n	80092f4 <__sflush_r+0xb0>
 80092a4:	2200      	movs	r2, #0
 80092a6:	6062      	str	r2, [r4, #4]
 80092a8:	6922      	ldr	r2, [r4, #16]
 80092aa:	04d9      	lsls	r1, r3, #19
 80092ac:	6022      	str	r2, [r4, #0]
 80092ae:	d504      	bpl.n	80092ba <__sflush_r+0x76>
 80092b0:	1c42      	adds	r2, r0, #1
 80092b2:	d101      	bne.n	80092b8 <__sflush_r+0x74>
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	b903      	cbnz	r3, 80092ba <__sflush_r+0x76>
 80092b8:	6560      	str	r0, [r4, #84]	@ 0x54
 80092ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092bc:	602f      	str	r7, [r5, #0]
 80092be:	b1b9      	cbz	r1, 80092f0 <__sflush_r+0xac>
 80092c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092c4:	4299      	cmp	r1, r3
 80092c6:	d002      	beq.n	80092ce <__sflush_r+0x8a>
 80092c8:	4628      	mov	r0, r5
 80092ca:	f7fe fa49 	bl	8007760 <_free_r>
 80092ce:	2300      	movs	r3, #0
 80092d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80092d2:	e00d      	b.n	80092f0 <__sflush_r+0xac>
 80092d4:	2301      	movs	r3, #1
 80092d6:	4628      	mov	r0, r5
 80092d8:	47b0      	blx	r6
 80092da:	4602      	mov	r2, r0
 80092dc:	1c50      	adds	r0, r2, #1
 80092de:	d1c9      	bne.n	8009274 <__sflush_r+0x30>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d0c6      	beq.n	8009274 <__sflush_r+0x30>
 80092e6:	2b1d      	cmp	r3, #29
 80092e8:	d001      	beq.n	80092ee <__sflush_r+0xaa>
 80092ea:	2b16      	cmp	r3, #22
 80092ec:	d11d      	bne.n	800932a <__sflush_r+0xe6>
 80092ee:	602f      	str	r7, [r5, #0]
 80092f0:	2000      	movs	r0, #0
 80092f2:	e021      	b.n	8009338 <__sflush_r+0xf4>
 80092f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092f8:	b21b      	sxth	r3, r3
 80092fa:	e01a      	b.n	8009332 <__sflush_r+0xee>
 80092fc:	690f      	ldr	r7, [r1, #16]
 80092fe:	2f00      	cmp	r7, #0
 8009300:	d0f6      	beq.n	80092f0 <__sflush_r+0xac>
 8009302:	0793      	lsls	r3, r2, #30
 8009304:	bf18      	it	ne
 8009306:	2300      	movne	r3, #0
 8009308:	680e      	ldr	r6, [r1, #0]
 800930a:	bf08      	it	eq
 800930c:	694b      	ldreq	r3, [r1, #20]
 800930e:	1bf6      	subs	r6, r6, r7
 8009310:	600f      	str	r7, [r1, #0]
 8009312:	608b      	str	r3, [r1, #8]
 8009314:	2e00      	cmp	r6, #0
 8009316:	ddeb      	ble.n	80092f0 <__sflush_r+0xac>
 8009318:	4633      	mov	r3, r6
 800931a:	463a      	mov	r2, r7
 800931c:	4628      	mov	r0, r5
 800931e:	6a21      	ldr	r1, [r4, #32]
 8009320:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009324:	47e0      	blx	ip
 8009326:	2800      	cmp	r0, #0
 8009328:	dc07      	bgt.n	800933a <__sflush_r+0xf6>
 800932a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800932e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009332:	f04f 30ff 	mov.w	r0, #4294967295
 8009336:	81a3      	strh	r3, [r4, #12]
 8009338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800933a:	4407      	add	r7, r0
 800933c:	1a36      	subs	r6, r6, r0
 800933e:	e7e9      	b.n	8009314 <__sflush_r+0xd0>
 8009340:	20400001 	.word	0x20400001

08009344 <_fflush_r>:
 8009344:	b538      	push	{r3, r4, r5, lr}
 8009346:	690b      	ldr	r3, [r1, #16]
 8009348:	4605      	mov	r5, r0
 800934a:	460c      	mov	r4, r1
 800934c:	b913      	cbnz	r3, 8009354 <_fflush_r+0x10>
 800934e:	2500      	movs	r5, #0
 8009350:	4628      	mov	r0, r5
 8009352:	bd38      	pop	{r3, r4, r5, pc}
 8009354:	b118      	cbz	r0, 800935e <_fflush_r+0x1a>
 8009356:	6a03      	ldr	r3, [r0, #32]
 8009358:	b90b      	cbnz	r3, 800935e <_fflush_r+0x1a>
 800935a:	f7fd fa41 	bl	80067e0 <__sinit>
 800935e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0f3      	beq.n	800934e <_fflush_r+0xa>
 8009366:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009368:	07d0      	lsls	r0, r2, #31
 800936a:	d404      	bmi.n	8009376 <_fflush_r+0x32>
 800936c:	0599      	lsls	r1, r3, #22
 800936e:	d402      	bmi.n	8009376 <_fflush_r+0x32>
 8009370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009372:	f7fd fb84 	bl	8006a7e <__retarget_lock_acquire_recursive>
 8009376:	4628      	mov	r0, r5
 8009378:	4621      	mov	r1, r4
 800937a:	f7ff ff63 	bl	8009244 <__sflush_r>
 800937e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009380:	4605      	mov	r5, r0
 8009382:	07da      	lsls	r2, r3, #31
 8009384:	d4e4      	bmi.n	8009350 <_fflush_r+0xc>
 8009386:	89a3      	ldrh	r3, [r4, #12]
 8009388:	059b      	lsls	r3, r3, #22
 800938a:	d4e1      	bmi.n	8009350 <_fflush_r+0xc>
 800938c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800938e:	f7fd fb77 	bl	8006a80 <__retarget_lock_release_recursive>
 8009392:	e7dd      	b.n	8009350 <_fflush_r+0xc>

08009394 <memmove>:
 8009394:	4288      	cmp	r0, r1
 8009396:	b510      	push	{r4, lr}
 8009398:	eb01 0402 	add.w	r4, r1, r2
 800939c:	d902      	bls.n	80093a4 <memmove+0x10>
 800939e:	4284      	cmp	r4, r0
 80093a0:	4623      	mov	r3, r4
 80093a2:	d807      	bhi.n	80093b4 <memmove+0x20>
 80093a4:	1e43      	subs	r3, r0, #1
 80093a6:	42a1      	cmp	r1, r4
 80093a8:	d008      	beq.n	80093bc <memmove+0x28>
 80093aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093b2:	e7f8      	b.n	80093a6 <memmove+0x12>
 80093b4:	4601      	mov	r1, r0
 80093b6:	4402      	add	r2, r0
 80093b8:	428a      	cmp	r2, r1
 80093ba:	d100      	bne.n	80093be <memmove+0x2a>
 80093bc:	bd10      	pop	{r4, pc}
 80093be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093c6:	e7f7      	b.n	80093b8 <memmove+0x24>

080093c8 <strncmp>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	b16a      	cbz	r2, 80093e8 <strncmp+0x20>
 80093cc:	3901      	subs	r1, #1
 80093ce:	1884      	adds	r4, r0, r2
 80093d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093d8:	429a      	cmp	r2, r3
 80093da:	d103      	bne.n	80093e4 <strncmp+0x1c>
 80093dc:	42a0      	cmp	r0, r4
 80093de:	d001      	beq.n	80093e4 <strncmp+0x1c>
 80093e0:	2a00      	cmp	r2, #0
 80093e2:	d1f5      	bne.n	80093d0 <strncmp+0x8>
 80093e4:	1ad0      	subs	r0, r2, r3
 80093e6:	bd10      	pop	{r4, pc}
 80093e8:	4610      	mov	r0, r2
 80093ea:	e7fc      	b.n	80093e6 <strncmp+0x1e>

080093ec <_sbrk_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	2300      	movs	r3, #0
 80093f0:	4d05      	ldr	r5, [pc, #20]	@ (8009408 <_sbrk_r+0x1c>)
 80093f2:	4604      	mov	r4, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	602b      	str	r3, [r5, #0]
 80093f8:	f7f8 fbc4 	bl	8001b84 <_sbrk>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_sbrk_r+0x1a>
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	b103      	cbz	r3, 8009406 <_sbrk_r+0x1a>
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	200004b4 	.word	0x200004b4

0800940c <memcpy>:
 800940c:	440a      	add	r2, r1
 800940e:	4291      	cmp	r1, r2
 8009410:	f100 33ff 	add.w	r3, r0, #4294967295
 8009414:	d100      	bne.n	8009418 <memcpy+0xc>
 8009416:	4770      	bx	lr
 8009418:	b510      	push	{r4, lr}
 800941a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800941e:	4291      	cmp	r1, r2
 8009420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009424:	d1f9      	bne.n	800941a <memcpy+0xe>
 8009426:	bd10      	pop	{r4, pc}

08009428 <nan>:
 8009428:	2000      	movs	r0, #0
 800942a:	4901      	ldr	r1, [pc, #4]	@ (8009430 <nan+0x8>)
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	7ff80000 	.word	0x7ff80000

08009434 <__assert_func>:
 8009434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009436:	4614      	mov	r4, r2
 8009438:	461a      	mov	r2, r3
 800943a:	4b09      	ldr	r3, [pc, #36]	@ (8009460 <__assert_func+0x2c>)
 800943c:	4605      	mov	r5, r0
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68d8      	ldr	r0, [r3, #12]
 8009442:	b14c      	cbz	r4, 8009458 <__assert_func+0x24>
 8009444:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <__assert_func+0x30>)
 8009446:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800944a:	9100      	str	r1, [sp, #0]
 800944c:	462b      	mov	r3, r5
 800944e:	4906      	ldr	r1, [pc, #24]	@ (8009468 <__assert_func+0x34>)
 8009450:	f000 fba8 	bl	8009ba4 <fiprintf>
 8009454:	f000 fbb8 	bl	8009bc8 <abort>
 8009458:	4b04      	ldr	r3, [pc, #16]	@ (800946c <__assert_func+0x38>)
 800945a:	461c      	mov	r4, r3
 800945c:	e7f3      	b.n	8009446 <__assert_func+0x12>
 800945e:	bf00      	nop
 8009460:	20000018 	.word	0x20000018
 8009464:	0800a320 	.word	0x0800a320
 8009468:	0800a32d 	.word	0x0800a32d
 800946c:	0800a35b 	.word	0x0800a35b

08009470 <_calloc_r>:
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	fba1 5402 	umull	r5, r4, r1, r2
 8009476:	b934      	cbnz	r4, 8009486 <_calloc_r+0x16>
 8009478:	4629      	mov	r1, r5
 800947a:	f7fe f9e3 	bl	8007844 <_malloc_r>
 800947e:	4606      	mov	r6, r0
 8009480:	b928      	cbnz	r0, 800948e <_calloc_r+0x1e>
 8009482:	4630      	mov	r0, r6
 8009484:	bd70      	pop	{r4, r5, r6, pc}
 8009486:	220c      	movs	r2, #12
 8009488:	2600      	movs	r6, #0
 800948a:	6002      	str	r2, [r0, #0]
 800948c:	e7f9      	b.n	8009482 <_calloc_r+0x12>
 800948e:	462a      	mov	r2, r5
 8009490:	4621      	mov	r1, r4
 8009492:	f7fd fa76 	bl	8006982 <memset>
 8009496:	e7f4      	b.n	8009482 <_calloc_r+0x12>

08009498 <rshift>:
 8009498:	6903      	ldr	r3, [r0, #16]
 800949a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800949e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80094a2:	f100 0414 	add.w	r4, r0, #20
 80094a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80094aa:	dd46      	ble.n	800953a <rshift+0xa2>
 80094ac:	f011 011f 	ands.w	r1, r1, #31
 80094b0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80094b4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80094b8:	d10c      	bne.n	80094d4 <rshift+0x3c>
 80094ba:	4629      	mov	r1, r5
 80094bc:	f100 0710 	add.w	r7, r0, #16
 80094c0:	42b1      	cmp	r1, r6
 80094c2:	d335      	bcc.n	8009530 <rshift+0x98>
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	1eea      	subs	r2, r5, #3
 80094ca:	4296      	cmp	r6, r2
 80094cc:	bf38      	it	cc
 80094ce:	2300      	movcc	r3, #0
 80094d0:	4423      	add	r3, r4
 80094d2:	e015      	b.n	8009500 <rshift+0x68>
 80094d4:	46a1      	mov	r9, r4
 80094d6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80094da:	f1c1 0820 	rsb	r8, r1, #32
 80094de:	40cf      	lsrs	r7, r1
 80094e0:	f105 0e04 	add.w	lr, r5, #4
 80094e4:	4576      	cmp	r6, lr
 80094e6:	46f4      	mov	ip, lr
 80094e8:	d816      	bhi.n	8009518 <rshift+0x80>
 80094ea:	1a9a      	subs	r2, r3, r2
 80094ec:	0092      	lsls	r2, r2, #2
 80094ee:	3a04      	subs	r2, #4
 80094f0:	3501      	adds	r5, #1
 80094f2:	42ae      	cmp	r6, r5
 80094f4:	bf38      	it	cc
 80094f6:	2200      	movcc	r2, #0
 80094f8:	18a3      	adds	r3, r4, r2
 80094fa:	50a7      	str	r7, [r4, r2]
 80094fc:	b107      	cbz	r7, 8009500 <rshift+0x68>
 80094fe:	3304      	adds	r3, #4
 8009500:	42a3      	cmp	r3, r4
 8009502:	eba3 0204 	sub.w	r2, r3, r4
 8009506:	bf08      	it	eq
 8009508:	2300      	moveq	r3, #0
 800950a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800950e:	6102      	str	r2, [r0, #16]
 8009510:	bf08      	it	eq
 8009512:	6143      	streq	r3, [r0, #20]
 8009514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009518:	f8dc c000 	ldr.w	ip, [ip]
 800951c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009520:	ea4c 0707 	orr.w	r7, ip, r7
 8009524:	f849 7b04 	str.w	r7, [r9], #4
 8009528:	f85e 7b04 	ldr.w	r7, [lr], #4
 800952c:	40cf      	lsrs	r7, r1
 800952e:	e7d9      	b.n	80094e4 <rshift+0x4c>
 8009530:	f851 cb04 	ldr.w	ip, [r1], #4
 8009534:	f847 cf04 	str.w	ip, [r7, #4]!
 8009538:	e7c2      	b.n	80094c0 <rshift+0x28>
 800953a:	4623      	mov	r3, r4
 800953c:	e7e0      	b.n	8009500 <rshift+0x68>

0800953e <__hexdig_fun>:
 800953e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009542:	2b09      	cmp	r3, #9
 8009544:	d802      	bhi.n	800954c <__hexdig_fun+0xe>
 8009546:	3820      	subs	r0, #32
 8009548:	b2c0      	uxtb	r0, r0
 800954a:	4770      	bx	lr
 800954c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009550:	2b05      	cmp	r3, #5
 8009552:	d801      	bhi.n	8009558 <__hexdig_fun+0x1a>
 8009554:	3847      	subs	r0, #71	@ 0x47
 8009556:	e7f7      	b.n	8009548 <__hexdig_fun+0xa>
 8009558:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800955c:	2b05      	cmp	r3, #5
 800955e:	d801      	bhi.n	8009564 <__hexdig_fun+0x26>
 8009560:	3827      	subs	r0, #39	@ 0x27
 8009562:	e7f1      	b.n	8009548 <__hexdig_fun+0xa>
 8009564:	2000      	movs	r0, #0
 8009566:	4770      	bx	lr

08009568 <__gethex>:
 8009568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800956c:	468a      	mov	sl, r1
 800956e:	4690      	mov	r8, r2
 8009570:	b085      	sub	sp, #20
 8009572:	9302      	str	r3, [sp, #8]
 8009574:	680b      	ldr	r3, [r1, #0]
 8009576:	9001      	str	r0, [sp, #4]
 8009578:	1c9c      	adds	r4, r3, #2
 800957a:	46a1      	mov	r9, r4
 800957c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009580:	2830      	cmp	r0, #48	@ 0x30
 8009582:	d0fa      	beq.n	800957a <__gethex+0x12>
 8009584:	eba9 0303 	sub.w	r3, r9, r3
 8009588:	f1a3 0b02 	sub.w	fp, r3, #2
 800958c:	f7ff ffd7 	bl	800953e <__hexdig_fun>
 8009590:	4605      	mov	r5, r0
 8009592:	2800      	cmp	r0, #0
 8009594:	d168      	bne.n	8009668 <__gethex+0x100>
 8009596:	2201      	movs	r2, #1
 8009598:	4648      	mov	r0, r9
 800959a:	499f      	ldr	r1, [pc, #636]	@ (8009818 <__gethex+0x2b0>)
 800959c:	f7ff ff14 	bl	80093c8 <strncmp>
 80095a0:	4607      	mov	r7, r0
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d167      	bne.n	8009676 <__gethex+0x10e>
 80095a6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80095aa:	4626      	mov	r6, r4
 80095ac:	f7ff ffc7 	bl	800953e <__hexdig_fun>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	d062      	beq.n	800967a <__gethex+0x112>
 80095b4:	4623      	mov	r3, r4
 80095b6:	7818      	ldrb	r0, [r3, #0]
 80095b8:	4699      	mov	r9, r3
 80095ba:	2830      	cmp	r0, #48	@ 0x30
 80095bc:	f103 0301 	add.w	r3, r3, #1
 80095c0:	d0f9      	beq.n	80095b6 <__gethex+0x4e>
 80095c2:	f7ff ffbc 	bl	800953e <__hexdig_fun>
 80095c6:	fab0 f580 	clz	r5, r0
 80095ca:	f04f 0b01 	mov.w	fp, #1
 80095ce:	096d      	lsrs	r5, r5, #5
 80095d0:	464a      	mov	r2, r9
 80095d2:	4616      	mov	r6, r2
 80095d4:	7830      	ldrb	r0, [r6, #0]
 80095d6:	3201      	adds	r2, #1
 80095d8:	f7ff ffb1 	bl	800953e <__hexdig_fun>
 80095dc:	2800      	cmp	r0, #0
 80095de:	d1f8      	bne.n	80095d2 <__gethex+0x6a>
 80095e0:	2201      	movs	r2, #1
 80095e2:	4630      	mov	r0, r6
 80095e4:	498c      	ldr	r1, [pc, #560]	@ (8009818 <__gethex+0x2b0>)
 80095e6:	f7ff feef 	bl	80093c8 <strncmp>
 80095ea:	2800      	cmp	r0, #0
 80095ec:	d13f      	bne.n	800966e <__gethex+0x106>
 80095ee:	b944      	cbnz	r4, 8009602 <__gethex+0x9a>
 80095f0:	1c74      	adds	r4, r6, #1
 80095f2:	4622      	mov	r2, r4
 80095f4:	4616      	mov	r6, r2
 80095f6:	7830      	ldrb	r0, [r6, #0]
 80095f8:	3201      	adds	r2, #1
 80095fa:	f7ff ffa0 	bl	800953e <__hexdig_fun>
 80095fe:	2800      	cmp	r0, #0
 8009600:	d1f8      	bne.n	80095f4 <__gethex+0x8c>
 8009602:	1ba4      	subs	r4, r4, r6
 8009604:	00a7      	lsls	r7, r4, #2
 8009606:	7833      	ldrb	r3, [r6, #0]
 8009608:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800960c:	2b50      	cmp	r3, #80	@ 0x50
 800960e:	d13e      	bne.n	800968e <__gethex+0x126>
 8009610:	7873      	ldrb	r3, [r6, #1]
 8009612:	2b2b      	cmp	r3, #43	@ 0x2b
 8009614:	d033      	beq.n	800967e <__gethex+0x116>
 8009616:	2b2d      	cmp	r3, #45	@ 0x2d
 8009618:	d034      	beq.n	8009684 <__gethex+0x11c>
 800961a:	2400      	movs	r4, #0
 800961c:	1c71      	adds	r1, r6, #1
 800961e:	7808      	ldrb	r0, [r1, #0]
 8009620:	f7ff ff8d 	bl	800953e <__hexdig_fun>
 8009624:	1e43      	subs	r3, r0, #1
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b18      	cmp	r3, #24
 800962a:	d830      	bhi.n	800968e <__gethex+0x126>
 800962c:	f1a0 0210 	sub.w	r2, r0, #16
 8009630:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009634:	f7ff ff83 	bl	800953e <__hexdig_fun>
 8009638:	f100 3cff 	add.w	ip, r0, #4294967295
 800963c:	fa5f fc8c 	uxtb.w	ip, ip
 8009640:	f1bc 0f18 	cmp.w	ip, #24
 8009644:	f04f 030a 	mov.w	r3, #10
 8009648:	d91e      	bls.n	8009688 <__gethex+0x120>
 800964a:	b104      	cbz	r4, 800964e <__gethex+0xe6>
 800964c:	4252      	negs	r2, r2
 800964e:	4417      	add	r7, r2
 8009650:	f8ca 1000 	str.w	r1, [sl]
 8009654:	b1ed      	cbz	r5, 8009692 <__gethex+0x12a>
 8009656:	f1bb 0f00 	cmp.w	fp, #0
 800965a:	bf0c      	ite	eq
 800965c:	2506      	moveq	r5, #6
 800965e:	2500      	movne	r5, #0
 8009660:	4628      	mov	r0, r5
 8009662:	b005      	add	sp, #20
 8009664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009668:	2500      	movs	r5, #0
 800966a:	462c      	mov	r4, r5
 800966c:	e7b0      	b.n	80095d0 <__gethex+0x68>
 800966e:	2c00      	cmp	r4, #0
 8009670:	d1c7      	bne.n	8009602 <__gethex+0x9a>
 8009672:	4627      	mov	r7, r4
 8009674:	e7c7      	b.n	8009606 <__gethex+0x9e>
 8009676:	464e      	mov	r6, r9
 8009678:	462f      	mov	r7, r5
 800967a:	2501      	movs	r5, #1
 800967c:	e7c3      	b.n	8009606 <__gethex+0x9e>
 800967e:	2400      	movs	r4, #0
 8009680:	1cb1      	adds	r1, r6, #2
 8009682:	e7cc      	b.n	800961e <__gethex+0xb6>
 8009684:	2401      	movs	r4, #1
 8009686:	e7fb      	b.n	8009680 <__gethex+0x118>
 8009688:	fb03 0002 	mla	r0, r3, r2, r0
 800968c:	e7ce      	b.n	800962c <__gethex+0xc4>
 800968e:	4631      	mov	r1, r6
 8009690:	e7de      	b.n	8009650 <__gethex+0xe8>
 8009692:	4629      	mov	r1, r5
 8009694:	eba6 0309 	sub.w	r3, r6, r9
 8009698:	3b01      	subs	r3, #1
 800969a:	2b07      	cmp	r3, #7
 800969c:	dc0a      	bgt.n	80096b4 <__gethex+0x14c>
 800969e:	9801      	ldr	r0, [sp, #4]
 80096a0:	f7fe f95c 	bl	800795c <_Balloc>
 80096a4:	4604      	mov	r4, r0
 80096a6:	b940      	cbnz	r0, 80096ba <__gethex+0x152>
 80096a8:	4602      	mov	r2, r0
 80096aa:	21e4      	movs	r1, #228	@ 0xe4
 80096ac:	4b5b      	ldr	r3, [pc, #364]	@ (800981c <__gethex+0x2b4>)
 80096ae:	485c      	ldr	r0, [pc, #368]	@ (8009820 <__gethex+0x2b8>)
 80096b0:	f7ff fec0 	bl	8009434 <__assert_func>
 80096b4:	3101      	adds	r1, #1
 80096b6:	105b      	asrs	r3, r3, #1
 80096b8:	e7ef      	b.n	800969a <__gethex+0x132>
 80096ba:	2300      	movs	r3, #0
 80096bc:	f100 0a14 	add.w	sl, r0, #20
 80096c0:	4655      	mov	r5, sl
 80096c2:	469b      	mov	fp, r3
 80096c4:	45b1      	cmp	r9, r6
 80096c6:	d337      	bcc.n	8009738 <__gethex+0x1d0>
 80096c8:	f845 bb04 	str.w	fp, [r5], #4
 80096cc:	eba5 050a 	sub.w	r5, r5, sl
 80096d0:	10ad      	asrs	r5, r5, #2
 80096d2:	6125      	str	r5, [r4, #16]
 80096d4:	4658      	mov	r0, fp
 80096d6:	f7fe fa33 	bl	8007b40 <__hi0bits>
 80096da:	016d      	lsls	r5, r5, #5
 80096dc:	f8d8 6000 	ldr.w	r6, [r8]
 80096e0:	1a2d      	subs	r5, r5, r0
 80096e2:	42b5      	cmp	r5, r6
 80096e4:	dd54      	ble.n	8009790 <__gethex+0x228>
 80096e6:	1bad      	subs	r5, r5, r6
 80096e8:	4629      	mov	r1, r5
 80096ea:	4620      	mov	r0, r4
 80096ec:	f7fe fdb5 	bl	800825a <__any_on>
 80096f0:	4681      	mov	r9, r0
 80096f2:	b178      	cbz	r0, 8009714 <__gethex+0x1ac>
 80096f4:	f04f 0901 	mov.w	r9, #1
 80096f8:	1e6b      	subs	r3, r5, #1
 80096fa:	1159      	asrs	r1, r3, #5
 80096fc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009700:	f003 021f 	and.w	r2, r3, #31
 8009704:	fa09 f202 	lsl.w	r2, r9, r2
 8009708:	420a      	tst	r2, r1
 800970a:	d003      	beq.n	8009714 <__gethex+0x1ac>
 800970c:	454b      	cmp	r3, r9
 800970e:	dc36      	bgt.n	800977e <__gethex+0x216>
 8009710:	f04f 0902 	mov.w	r9, #2
 8009714:	4629      	mov	r1, r5
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff febe 	bl	8009498 <rshift>
 800971c:	442f      	add	r7, r5
 800971e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009722:	42bb      	cmp	r3, r7
 8009724:	da42      	bge.n	80097ac <__gethex+0x244>
 8009726:	4621      	mov	r1, r4
 8009728:	9801      	ldr	r0, [sp, #4]
 800972a:	f7fe f957 	bl	80079dc <_Bfree>
 800972e:	2300      	movs	r3, #0
 8009730:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009732:	25a3      	movs	r5, #163	@ 0xa3
 8009734:	6013      	str	r3, [r2, #0]
 8009736:	e793      	b.n	8009660 <__gethex+0xf8>
 8009738:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800973c:	2a2e      	cmp	r2, #46	@ 0x2e
 800973e:	d012      	beq.n	8009766 <__gethex+0x1fe>
 8009740:	2b20      	cmp	r3, #32
 8009742:	d104      	bne.n	800974e <__gethex+0x1e6>
 8009744:	f845 bb04 	str.w	fp, [r5], #4
 8009748:	f04f 0b00 	mov.w	fp, #0
 800974c:	465b      	mov	r3, fp
 800974e:	7830      	ldrb	r0, [r6, #0]
 8009750:	9303      	str	r3, [sp, #12]
 8009752:	f7ff fef4 	bl	800953e <__hexdig_fun>
 8009756:	9b03      	ldr	r3, [sp, #12]
 8009758:	f000 000f 	and.w	r0, r0, #15
 800975c:	4098      	lsls	r0, r3
 800975e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009762:	3304      	adds	r3, #4
 8009764:	e7ae      	b.n	80096c4 <__gethex+0x15c>
 8009766:	45b1      	cmp	r9, r6
 8009768:	d8ea      	bhi.n	8009740 <__gethex+0x1d8>
 800976a:	2201      	movs	r2, #1
 800976c:	4630      	mov	r0, r6
 800976e:	492a      	ldr	r1, [pc, #168]	@ (8009818 <__gethex+0x2b0>)
 8009770:	9303      	str	r3, [sp, #12]
 8009772:	f7ff fe29 	bl	80093c8 <strncmp>
 8009776:	9b03      	ldr	r3, [sp, #12]
 8009778:	2800      	cmp	r0, #0
 800977a:	d1e1      	bne.n	8009740 <__gethex+0x1d8>
 800977c:	e7a2      	b.n	80096c4 <__gethex+0x15c>
 800977e:	4620      	mov	r0, r4
 8009780:	1ea9      	subs	r1, r5, #2
 8009782:	f7fe fd6a 	bl	800825a <__any_on>
 8009786:	2800      	cmp	r0, #0
 8009788:	d0c2      	beq.n	8009710 <__gethex+0x1a8>
 800978a:	f04f 0903 	mov.w	r9, #3
 800978e:	e7c1      	b.n	8009714 <__gethex+0x1ac>
 8009790:	da09      	bge.n	80097a6 <__gethex+0x23e>
 8009792:	1b75      	subs	r5, r6, r5
 8009794:	4621      	mov	r1, r4
 8009796:	462a      	mov	r2, r5
 8009798:	9801      	ldr	r0, [sp, #4]
 800979a:	f7fe fb2f 	bl	8007dfc <__lshift>
 800979e:	4604      	mov	r4, r0
 80097a0:	1b7f      	subs	r7, r7, r5
 80097a2:	f100 0a14 	add.w	sl, r0, #20
 80097a6:	f04f 0900 	mov.w	r9, #0
 80097aa:	e7b8      	b.n	800971e <__gethex+0x1b6>
 80097ac:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80097b0:	42bd      	cmp	r5, r7
 80097b2:	dd6f      	ble.n	8009894 <__gethex+0x32c>
 80097b4:	1bed      	subs	r5, r5, r7
 80097b6:	42ae      	cmp	r6, r5
 80097b8:	dc34      	bgt.n	8009824 <__gethex+0x2bc>
 80097ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d022      	beq.n	8009808 <__gethex+0x2a0>
 80097c2:	2b03      	cmp	r3, #3
 80097c4:	d024      	beq.n	8009810 <__gethex+0x2a8>
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d115      	bne.n	80097f6 <__gethex+0x28e>
 80097ca:	42ae      	cmp	r6, r5
 80097cc:	d113      	bne.n	80097f6 <__gethex+0x28e>
 80097ce:	2e01      	cmp	r6, #1
 80097d0:	d10b      	bne.n	80097ea <__gethex+0x282>
 80097d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097d6:	9a02      	ldr	r2, [sp, #8]
 80097d8:	2562      	movs	r5, #98	@ 0x62
 80097da:	6013      	str	r3, [r2, #0]
 80097dc:	2301      	movs	r3, #1
 80097de:	6123      	str	r3, [r4, #16]
 80097e0:	f8ca 3000 	str.w	r3, [sl]
 80097e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097e6:	601c      	str	r4, [r3, #0]
 80097e8:	e73a      	b.n	8009660 <__gethex+0xf8>
 80097ea:	4620      	mov	r0, r4
 80097ec:	1e71      	subs	r1, r6, #1
 80097ee:	f7fe fd34 	bl	800825a <__any_on>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d1ed      	bne.n	80097d2 <__gethex+0x26a>
 80097f6:	4621      	mov	r1, r4
 80097f8:	9801      	ldr	r0, [sp, #4]
 80097fa:	f7fe f8ef 	bl	80079dc <_Bfree>
 80097fe:	2300      	movs	r3, #0
 8009800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009802:	2550      	movs	r5, #80	@ 0x50
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	e72b      	b.n	8009660 <__gethex+0xf8>
 8009808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1f3      	bne.n	80097f6 <__gethex+0x28e>
 800980e:	e7e0      	b.n	80097d2 <__gethex+0x26a>
 8009810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1dd      	bne.n	80097d2 <__gethex+0x26a>
 8009816:	e7ee      	b.n	80097f6 <__gethex+0x28e>
 8009818:	0800a305 	.word	0x0800a305
 800981c:	0800a29b 	.word	0x0800a29b
 8009820:	0800a35c 	.word	0x0800a35c
 8009824:	1e6f      	subs	r7, r5, #1
 8009826:	f1b9 0f00 	cmp.w	r9, #0
 800982a:	d130      	bne.n	800988e <__gethex+0x326>
 800982c:	b127      	cbz	r7, 8009838 <__gethex+0x2d0>
 800982e:	4639      	mov	r1, r7
 8009830:	4620      	mov	r0, r4
 8009832:	f7fe fd12 	bl	800825a <__any_on>
 8009836:	4681      	mov	r9, r0
 8009838:	2301      	movs	r3, #1
 800983a:	4629      	mov	r1, r5
 800983c:	1b76      	subs	r6, r6, r5
 800983e:	2502      	movs	r5, #2
 8009840:	117a      	asrs	r2, r7, #5
 8009842:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009846:	f007 071f 	and.w	r7, r7, #31
 800984a:	40bb      	lsls	r3, r7
 800984c:	4213      	tst	r3, r2
 800984e:	4620      	mov	r0, r4
 8009850:	bf18      	it	ne
 8009852:	f049 0902 	orrne.w	r9, r9, #2
 8009856:	f7ff fe1f 	bl	8009498 <rshift>
 800985a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800985e:	f1b9 0f00 	cmp.w	r9, #0
 8009862:	d047      	beq.n	80098f4 <__gethex+0x38c>
 8009864:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009868:	2b02      	cmp	r3, #2
 800986a:	d015      	beq.n	8009898 <__gethex+0x330>
 800986c:	2b03      	cmp	r3, #3
 800986e:	d017      	beq.n	80098a0 <__gethex+0x338>
 8009870:	2b01      	cmp	r3, #1
 8009872:	d109      	bne.n	8009888 <__gethex+0x320>
 8009874:	f019 0f02 	tst.w	r9, #2
 8009878:	d006      	beq.n	8009888 <__gethex+0x320>
 800987a:	f8da 3000 	ldr.w	r3, [sl]
 800987e:	ea49 0903 	orr.w	r9, r9, r3
 8009882:	f019 0f01 	tst.w	r9, #1
 8009886:	d10e      	bne.n	80098a6 <__gethex+0x33e>
 8009888:	f045 0510 	orr.w	r5, r5, #16
 800988c:	e032      	b.n	80098f4 <__gethex+0x38c>
 800988e:	f04f 0901 	mov.w	r9, #1
 8009892:	e7d1      	b.n	8009838 <__gethex+0x2d0>
 8009894:	2501      	movs	r5, #1
 8009896:	e7e2      	b.n	800985e <__gethex+0x2f6>
 8009898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800989a:	f1c3 0301 	rsb	r3, r3, #1
 800989e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d0f0      	beq.n	8009888 <__gethex+0x320>
 80098a6:	f04f 0c00 	mov.w	ip, #0
 80098aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80098ae:	f104 0314 	add.w	r3, r4, #20
 80098b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80098b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80098ba:	4618      	mov	r0, r3
 80098bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80098c0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80098c4:	d01b      	beq.n	80098fe <__gethex+0x396>
 80098c6:	3201      	adds	r2, #1
 80098c8:	6002      	str	r2, [r0, #0]
 80098ca:	2d02      	cmp	r5, #2
 80098cc:	f104 0314 	add.w	r3, r4, #20
 80098d0:	d13c      	bne.n	800994c <__gethex+0x3e4>
 80098d2:	f8d8 2000 	ldr.w	r2, [r8]
 80098d6:	3a01      	subs	r2, #1
 80098d8:	42b2      	cmp	r2, r6
 80098da:	d109      	bne.n	80098f0 <__gethex+0x388>
 80098dc:	2201      	movs	r2, #1
 80098de:	1171      	asrs	r1, r6, #5
 80098e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098e4:	f006 061f 	and.w	r6, r6, #31
 80098e8:	fa02 f606 	lsl.w	r6, r2, r6
 80098ec:	421e      	tst	r6, r3
 80098ee:	d13a      	bne.n	8009966 <__gethex+0x3fe>
 80098f0:	f045 0520 	orr.w	r5, r5, #32
 80098f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098f6:	601c      	str	r4, [r3, #0]
 80098f8:	9b02      	ldr	r3, [sp, #8]
 80098fa:	601f      	str	r7, [r3, #0]
 80098fc:	e6b0      	b.n	8009660 <__gethex+0xf8>
 80098fe:	4299      	cmp	r1, r3
 8009900:	f843 cc04 	str.w	ip, [r3, #-4]
 8009904:	d8d9      	bhi.n	80098ba <__gethex+0x352>
 8009906:	68a3      	ldr	r3, [r4, #8]
 8009908:	459b      	cmp	fp, r3
 800990a:	db17      	blt.n	800993c <__gethex+0x3d4>
 800990c:	6861      	ldr	r1, [r4, #4]
 800990e:	9801      	ldr	r0, [sp, #4]
 8009910:	3101      	adds	r1, #1
 8009912:	f7fe f823 	bl	800795c <_Balloc>
 8009916:	4681      	mov	r9, r0
 8009918:	b918      	cbnz	r0, 8009922 <__gethex+0x3ba>
 800991a:	4602      	mov	r2, r0
 800991c:	2184      	movs	r1, #132	@ 0x84
 800991e:	4b19      	ldr	r3, [pc, #100]	@ (8009984 <__gethex+0x41c>)
 8009920:	e6c5      	b.n	80096ae <__gethex+0x146>
 8009922:	6922      	ldr	r2, [r4, #16]
 8009924:	f104 010c 	add.w	r1, r4, #12
 8009928:	3202      	adds	r2, #2
 800992a:	0092      	lsls	r2, r2, #2
 800992c:	300c      	adds	r0, #12
 800992e:	f7ff fd6d 	bl	800940c <memcpy>
 8009932:	4621      	mov	r1, r4
 8009934:	9801      	ldr	r0, [sp, #4]
 8009936:	f7fe f851 	bl	80079dc <_Bfree>
 800993a:	464c      	mov	r4, r9
 800993c:	6923      	ldr	r3, [r4, #16]
 800993e:	1c5a      	adds	r2, r3, #1
 8009940:	6122      	str	r2, [r4, #16]
 8009942:	2201      	movs	r2, #1
 8009944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009948:	615a      	str	r2, [r3, #20]
 800994a:	e7be      	b.n	80098ca <__gethex+0x362>
 800994c:	6922      	ldr	r2, [r4, #16]
 800994e:	455a      	cmp	r2, fp
 8009950:	dd0b      	ble.n	800996a <__gethex+0x402>
 8009952:	2101      	movs	r1, #1
 8009954:	4620      	mov	r0, r4
 8009956:	f7ff fd9f 	bl	8009498 <rshift>
 800995a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800995e:	3701      	adds	r7, #1
 8009960:	42bb      	cmp	r3, r7
 8009962:	f6ff aee0 	blt.w	8009726 <__gethex+0x1be>
 8009966:	2501      	movs	r5, #1
 8009968:	e7c2      	b.n	80098f0 <__gethex+0x388>
 800996a:	f016 061f 	ands.w	r6, r6, #31
 800996e:	d0fa      	beq.n	8009966 <__gethex+0x3fe>
 8009970:	4453      	add	r3, sl
 8009972:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009976:	f7fe f8e3 	bl	8007b40 <__hi0bits>
 800997a:	f1c6 0620 	rsb	r6, r6, #32
 800997e:	42b0      	cmp	r0, r6
 8009980:	dbe7      	blt.n	8009952 <__gethex+0x3ea>
 8009982:	e7f0      	b.n	8009966 <__gethex+0x3fe>
 8009984:	0800a29b 	.word	0x0800a29b

08009988 <L_shift>:
 8009988:	f1c2 0208 	rsb	r2, r2, #8
 800998c:	0092      	lsls	r2, r2, #2
 800998e:	b570      	push	{r4, r5, r6, lr}
 8009990:	f1c2 0620 	rsb	r6, r2, #32
 8009994:	6843      	ldr	r3, [r0, #4]
 8009996:	6804      	ldr	r4, [r0, #0]
 8009998:	fa03 f506 	lsl.w	r5, r3, r6
 800999c:	432c      	orrs	r4, r5
 800999e:	40d3      	lsrs	r3, r2
 80099a0:	6004      	str	r4, [r0, #0]
 80099a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80099a6:	4288      	cmp	r0, r1
 80099a8:	d3f4      	bcc.n	8009994 <L_shift+0xc>
 80099aa:	bd70      	pop	{r4, r5, r6, pc}

080099ac <__match>:
 80099ac:	b530      	push	{r4, r5, lr}
 80099ae:	6803      	ldr	r3, [r0, #0]
 80099b0:	3301      	adds	r3, #1
 80099b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099b6:	b914      	cbnz	r4, 80099be <__match+0x12>
 80099b8:	6003      	str	r3, [r0, #0]
 80099ba:	2001      	movs	r0, #1
 80099bc:	bd30      	pop	{r4, r5, pc}
 80099be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099c2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80099c6:	2d19      	cmp	r5, #25
 80099c8:	bf98      	it	ls
 80099ca:	3220      	addls	r2, #32
 80099cc:	42a2      	cmp	r2, r4
 80099ce:	d0f0      	beq.n	80099b2 <__match+0x6>
 80099d0:	2000      	movs	r0, #0
 80099d2:	e7f3      	b.n	80099bc <__match+0x10>

080099d4 <__hexnan>:
 80099d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d8:	2500      	movs	r5, #0
 80099da:	680b      	ldr	r3, [r1, #0]
 80099dc:	4682      	mov	sl, r0
 80099de:	115e      	asrs	r6, r3, #5
 80099e0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80099e4:	f013 031f 	ands.w	r3, r3, #31
 80099e8:	bf18      	it	ne
 80099ea:	3604      	addne	r6, #4
 80099ec:	1f37      	subs	r7, r6, #4
 80099ee:	4690      	mov	r8, r2
 80099f0:	46b9      	mov	r9, r7
 80099f2:	463c      	mov	r4, r7
 80099f4:	46ab      	mov	fp, r5
 80099f6:	b087      	sub	sp, #28
 80099f8:	6801      	ldr	r1, [r0, #0]
 80099fa:	9301      	str	r3, [sp, #4]
 80099fc:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a00:	9502      	str	r5, [sp, #8]
 8009a02:	784a      	ldrb	r2, [r1, #1]
 8009a04:	1c4b      	adds	r3, r1, #1
 8009a06:	9303      	str	r3, [sp, #12]
 8009a08:	b342      	cbz	r2, 8009a5c <__hexnan+0x88>
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	9105      	str	r1, [sp, #20]
 8009a0e:	9204      	str	r2, [sp, #16]
 8009a10:	f7ff fd95 	bl	800953e <__hexdig_fun>
 8009a14:	2800      	cmp	r0, #0
 8009a16:	d151      	bne.n	8009abc <__hexnan+0xe8>
 8009a18:	9a04      	ldr	r2, [sp, #16]
 8009a1a:	9905      	ldr	r1, [sp, #20]
 8009a1c:	2a20      	cmp	r2, #32
 8009a1e:	d818      	bhi.n	8009a52 <__hexnan+0x7e>
 8009a20:	9b02      	ldr	r3, [sp, #8]
 8009a22:	459b      	cmp	fp, r3
 8009a24:	dd13      	ble.n	8009a4e <__hexnan+0x7a>
 8009a26:	454c      	cmp	r4, r9
 8009a28:	d206      	bcs.n	8009a38 <__hexnan+0x64>
 8009a2a:	2d07      	cmp	r5, #7
 8009a2c:	dc04      	bgt.n	8009a38 <__hexnan+0x64>
 8009a2e:	462a      	mov	r2, r5
 8009a30:	4649      	mov	r1, r9
 8009a32:	4620      	mov	r0, r4
 8009a34:	f7ff ffa8 	bl	8009988 <L_shift>
 8009a38:	4544      	cmp	r4, r8
 8009a3a:	d952      	bls.n	8009ae2 <__hexnan+0x10e>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	f1a4 0904 	sub.w	r9, r4, #4
 8009a42:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a46:	461d      	mov	r5, r3
 8009a48:	464c      	mov	r4, r9
 8009a4a:	f8cd b008 	str.w	fp, [sp, #8]
 8009a4e:	9903      	ldr	r1, [sp, #12]
 8009a50:	e7d7      	b.n	8009a02 <__hexnan+0x2e>
 8009a52:	2a29      	cmp	r2, #41	@ 0x29
 8009a54:	d157      	bne.n	8009b06 <__hexnan+0x132>
 8009a56:	3102      	adds	r1, #2
 8009a58:	f8ca 1000 	str.w	r1, [sl]
 8009a5c:	f1bb 0f00 	cmp.w	fp, #0
 8009a60:	d051      	beq.n	8009b06 <__hexnan+0x132>
 8009a62:	454c      	cmp	r4, r9
 8009a64:	d206      	bcs.n	8009a74 <__hexnan+0xa0>
 8009a66:	2d07      	cmp	r5, #7
 8009a68:	dc04      	bgt.n	8009a74 <__hexnan+0xa0>
 8009a6a:	462a      	mov	r2, r5
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f7ff ff8a 	bl	8009988 <L_shift>
 8009a74:	4544      	cmp	r4, r8
 8009a76:	d936      	bls.n	8009ae6 <__hexnan+0x112>
 8009a78:	4623      	mov	r3, r4
 8009a7a:	f1a8 0204 	sub.w	r2, r8, #4
 8009a7e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a82:	429f      	cmp	r7, r3
 8009a84:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a88:	d2f9      	bcs.n	8009a7e <__hexnan+0xaa>
 8009a8a:	1b3b      	subs	r3, r7, r4
 8009a8c:	f023 0303 	bic.w	r3, r3, #3
 8009a90:	3304      	adds	r3, #4
 8009a92:	3401      	adds	r4, #1
 8009a94:	3e03      	subs	r6, #3
 8009a96:	42b4      	cmp	r4, r6
 8009a98:	bf88      	it	hi
 8009a9a:	2304      	movhi	r3, #4
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	4443      	add	r3, r8
 8009aa0:	f843 2b04 	str.w	r2, [r3], #4
 8009aa4:	429f      	cmp	r7, r3
 8009aa6:	d2fb      	bcs.n	8009aa0 <__hexnan+0xcc>
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	b91b      	cbnz	r3, 8009ab4 <__hexnan+0xe0>
 8009aac:	4547      	cmp	r7, r8
 8009aae:	d128      	bne.n	8009b02 <__hexnan+0x12e>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	603b      	str	r3, [r7, #0]
 8009ab4:	2005      	movs	r0, #5
 8009ab6:	b007      	add	sp, #28
 8009ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009abc:	3501      	adds	r5, #1
 8009abe:	2d08      	cmp	r5, #8
 8009ac0:	f10b 0b01 	add.w	fp, fp, #1
 8009ac4:	dd06      	ble.n	8009ad4 <__hexnan+0x100>
 8009ac6:	4544      	cmp	r4, r8
 8009ac8:	d9c1      	bls.n	8009a4e <__hexnan+0x7a>
 8009aca:	2300      	movs	r3, #0
 8009acc:	2501      	movs	r5, #1
 8009ace:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ad2:	3c04      	subs	r4, #4
 8009ad4:	6822      	ldr	r2, [r4, #0]
 8009ad6:	f000 000f 	and.w	r0, r0, #15
 8009ada:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ade:	6020      	str	r0, [r4, #0]
 8009ae0:	e7b5      	b.n	8009a4e <__hexnan+0x7a>
 8009ae2:	2508      	movs	r5, #8
 8009ae4:	e7b3      	b.n	8009a4e <__hexnan+0x7a>
 8009ae6:	9b01      	ldr	r3, [sp, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0dd      	beq.n	8009aa8 <__hexnan+0xd4>
 8009aec:	f04f 32ff 	mov.w	r2, #4294967295
 8009af0:	f1c3 0320 	rsb	r3, r3, #32
 8009af4:	40da      	lsrs	r2, r3
 8009af6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009afa:	4013      	ands	r3, r2
 8009afc:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b00:	e7d2      	b.n	8009aa8 <__hexnan+0xd4>
 8009b02:	3f04      	subs	r7, #4
 8009b04:	e7d0      	b.n	8009aa8 <__hexnan+0xd4>
 8009b06:	2004      	movs	r0, #4
 8009b08:	e7d5      	b.n	8009ab6 <__hexnan+0xe2>

08009b0a <__ascii_mbtowc>:
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	b901      	cbnz	r1, 8009b10 <__ascii_mbtowc+0x6>
 8009b0e:	a901      	add	r1, sp, #4
 8009b10:	b142      	cbz	r2, 8009b24 <__ascii_mbtowc+0x1a>
 8009b12:	b14b      	cbz	r3, 8009b28 <__ascii_mbtowc+0x1e>
 8009b14:	7813      	ldrb	r3, [r2, #0]
 8009b16:	600b      	str	r3, [r1, #0]
 8009b18:	7812      	ldrb	r2, [r2, #0]
 8009b1a:	1e10      	subs	r0, r2, #0
 8009b1c:	bf18      	it	ne
 8009b1e:	2001      	movne	r0, #1
 8009b20:	b002      	add	sp, #8
 8009b22:	4770      	bx	lr
 8009b24:	4610      	mov	r0, r2
 8009b26:	e7fb      	b.n	8009b20 <__ascii_mbtowc+0x16>
 8009b28:	f06f 0001 	mvn.w	r0, #1
 8009b2c:	e7f8      	b.n	8009b20 <__ascii_mbtowc+0x16>

08009b2e <_realloc_r>:
 8009b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b32:	4607      	mov	r7, r0
 8009b34:	4614      	mov	r4, r2
 8009b36:	460d      	mov	r5, r1
 8009b38:	b921      	cbnz	r1, 8009b44 <_realloc_r+0x16>
 8009b3a:	4611      	mov	r1, r2
 8009b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b40:	f7fd be80 	b.w	8007844 <_malloc_r>
 8009b44:	b92a      	cbnz	r2, 8009b52 <_realloc_r+0x24>
 8009b46:	f7fd fe0b 	bl	8007760 <_free_r>
 8009b4a:	4625      	mov	r5, r4
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b52:	f000 f840 	bl	8009bd6 <_malloc_usable_size_r>
 8009b56:	4284      	cmp	r4, r0
 8009b58:	4606      	mov	r6, r0
 8009b5a:	d802      	bhi.n	8009b62 <_realloc_r+0x34>
 8009b5c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b60:	d8f4      	bhi.n	8009b4c <_realloc_r+0x1e>
 8009b62:	4621      	mov	r1, r4
 8009b64:	4638      	mov	r0, r7
 8009b66:	f7fd fe6d 	bl	8007844 <_malloc_r>
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	b908      	cbnz	r0, 8009b72 <_realloc_r+0x44>
 8009b6e:	4645      	mov	r5, r8
 8009b70:	e7ec      	b.n	8009b4c <_realloc_r+0x1e>
 8009b72:	42b4      	cmp	r4, r6
 8009b74:	4622      	mov	r2, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	bf28      	it	cs
 8009b7a:	4632      	movcs	r2, r6
 8009b7c:	f7ff fc46 	bl	800940c <memcpy>
 8009b80:	4629      	mov	r1, r5
 8009b82:	4638      	mov	r0, r7
 8009b84:	f7fd fdec 	bl	8007760 <_free_r>
 8009b88:	e7f1      	b.n	8009b6e <_realloc_r+0x40>

08009b8a <__ascii_wctomb>:
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	4608      	mov	r0, r1
 8009b8e:	b141      	cbz	r1, 8009ba2 <__ascii_wctomb+0x18>
 8009b90:	2aff      	cmp	r2, #255	@ 0xff
 8009b92:	d904      	bls.n	8009b9e <__ascii_wctomb+0x14>
 8009b94:	228a      	movs	r2, #138	@ 0x8a
 8009b96:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9a:	601a      	str	r2, [r3, #0]
 8009b9c:	4770      	bx	lr
 8009b9e:	2001      	movs	r0, #1
 8009ba0:	700a      	strb	r2, [r1, #0]
 8009ba2:	4770      	bx	lr

08009ba4 <fiprintf>:
 8009ba4:	b40e      	push	{r1, r2, r3}
 8009ba6:	b503      	push	{r0, r1, lr}
 8009ba8:	4601      	mov	r1, r0
 8009baa:	ab03      	add	r3, sp, #12
 8009bac:	4805      	ldr	r0, [pc, #20]	@ (8009bc4 <fiprintf+0x20>)
 8009bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb2:	6800      	ldr	r0, [r0, #0]
 8009bb4:	9301      	str	r3, [sp, #4]
 8009bb6:	f000 f83d 	bl	8009c34 <_vfiprintf_r>
 8009bba:	b002      	add	sp, #8
 8009bbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bc0:	b003      	add	sp, #12
 8009bc2:	4770      	bx	lr
 8009bc4:	20000018 	.word	0x20000018

08009bc8 <abort>:
 8009bc8:	2006      	movs	r0, #6
 8009bca:	b508      	push	{r3, lr}
 8009bcc:	f000 fa06 	bl	8009fdc <raise>
 8009bd0:	2001      	movs	r0, #1
 8009bd2:	f7f7 ff62 	bl	8001a9a <_exit>

08009bd6 <_malloc_usable_size_r>:
 8009bd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bda:	1f18      	subs	r0, r3, #4
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	bfbc      	itt	lt
 8009be0:	580b      	ldrlt	r3, [r1, r0]
 8009be2:	18c0      	addlt	r0, r0, r3
 8009be4:	4770      	bx	lr

08009be6 <__sfputc_r>:
 8009be6:	6893      	ldr	r3, [r2, #8]
 8009be8:	b410      	push	{r4}
 8009bea:	3b01      	subs	r3, #1
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	6093      	str	r3, [r2, #8]
 8009bf0:	da07      	bge.n	8009c02 <__sfputc_r+0x1c>
 8009bf2:	6994      	ldr	r4, [r2, #24]
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	db01      	blt.n	8009bfc <__sfputc_r+0x16>
 8009bf8:	290a      	cmp	r1, #10
 8009bfa:	d102      	bne.n	8009c02 <__sfputc_r+0x1c>
 8009bfc:	bc10      	pop	{r4}
 8009bfe:	f000 b931 	b.w	8009e64 <__swbuf_r>
 8009c02:	6813      	ldr	r3, [r2, #0]
 8009c04:	1c58      	adds	r0, r3, #1
 8009c06:	6010      	str	r0, [r2, #0]
 8009c08:	7019      	strb	r1, [r3, #0]
 8009c0a:	4608      	mov	r0, r1
 8009c0c:	bc10      	pop	{r4}
 8009c0e:	4770      	bx	lr

08009c10 <__sfputs_r>:
 8009c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c12:	4606      	mov	r6, r0
 8009c14:	460f      	mov	r7, r1
 8009c16:	4614      	mov	r4, r2
 8009c18:	18d5      	adds	r5, r2, r3
 8009c1a:	42ac      	cmp	r4, r5
 8009c1c:	d101      	bne.n	8009c22 <__sfputs_r+0x12>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	e007      	b.n	8009c32 <__sfputs_r+0x22>
 8009c22:	463a      	mov	r2, r7
 8009c24:	4630      	mov	r0, r6
 8009c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2a:	f7ff ffdc 	bl	8009be6 <__sfputc_r>
 8009c2e:	1c43      	adds	r3, r0, #1
 8009c30:	d1f3      	bne.n	8009c1a <__sfputs_r+0xa>
 8009c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c34 <_vfiprintf_r>:
 8009c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c38:	460d      	mov	r5, r1
 8009c3a:	4614      	mov	r4, r2
 8009c3c:	4698      	mov	r8, r3
 8009c3e:	4606      	mov	r6, r0
 8009c40:	b09d      	sub	sp, #116	@ 0x74
 8009c42:	b118      	cbz	r0, 8009c4c <_vfiprintf_r+0x18>
 8009c44:	6a03      	ldr	r3, [r0, #32]
 8009c46:	b90b      	cbnz	r3, 8009c4c <_vfiprintf_r+0x18>
 8009c48:	f7fc fdca 	bl	80067e0 <__sinit>
 8009c4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c4e:	07d9      	lsls	r1, r3, #31
 8009c50:	d405      	bmi.n	8009c5e <_vfiprintf_r+0x2a>
 8009c52:	89ab      	ldrh	r3, [r5, #12]
 8009c54:	059a      	lsls	r2, r3, #22
 8009c56:	d402      	bmi.n	8009c5e <_vfiprintf_r+0x2a>
 8009c58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c5a:	f7fc ff10 	bl	8006a7e <__retarget_lock_acquire_recursive>
 8009c5e:	89ab      	ldrh	r3, [r5, #12]
 8009c60:	071b      	lsls	r3, r3, #28
 8009c62:	d501      	bpl.n	8009c68 <_vfiprintf_r+0x34>
 8009c64:	692b      	ldr	r3, [r5, #16]
 8009c66:	b99b      	cbnz	r3, 8009c90 <_vfiprintf_r+0x5c>
 8009c68:	4629      	mov	r1, r5
 8009c6a:	4630      	mov	r0, r6
 8009c6c:	f000 f938 	bl	8009ee0 <__swsetup_r>
 8009c70:	b170      	cbz	r0, 8009c90 <_vfiprintf_r+0x5c>
 8009c72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c74:	07dc      	lsls	r4, r3, #31
 8009c76:	d504      	bpl.n	8009c82 <_vfiprintf_r+0x4e>
 8009c78:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7c:	b01d      	add	sp, #116	@ 0x74
 8009c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c82:	89ab      	ldrh	r3, [r5, #12]
 8009c84:	0598      	lsls	r0, r3, #22
 8009c86:	d4f7      	bmi.n	8009c78 <_vfiprintf_r+0x44>
 8009c88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c8a:	f7fc fef9 	bl	8006a80 <__retarget_lock_release_recursive>
 8009c8e:	e7f3      	b.n	8009c78 <_vfiprintf_r+0x44>
 8009c90:	2300      	movs	r3, #0
 8009c92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c94:	2320      	movs	r3, #32
 8009c96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c9a:	2330      	movs	r3, #48	@ 0x30
 8009c9c:	f04f 0901 	mov.w	r9, #1
 8009ca0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ca4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009e50 <_vfiprintf_r+0x21c>
 8009ca8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cac:	4623      	mov	r3, r4
 8009cae:	469a      	mov	sl, r3
 8009cb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cb4:	b10a      	cbz	r2, 8009cba <_vfiprintf_r+0x86>
 8009cb6:	2a25      	cmp	r2, #37	@ 0x25
 8009cb8:	d1f9      	bne.n	8009cae <_vfiprintf_r+0x7a>
 8009cba:	ebba 0b04 	subs.w	fp, sl, r4
 8009cbe:	d00b      	beq.n	8009cd8 <_vfiprintf_r+0xa4>
 8009cc0:	465b      	mov	r3, fp
 8009cc2:	4622      	mov	r2, r4
 8009cc4:	4629      	mov	r1, r5
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	f7ff ffa2 	bl	8009c10 <__sfputs_r>
 8009ccc:	3001      	adds	r0, #1
 8009cce:	f000 80a7 	beq.w	8009e20 <_vfiprintf_r+0x1ec>
 8009cd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cd4:	445a      	add	r2, fp
 8009cd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cd8:	f89a 3000 	ldrb.w	r3, [sl]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f000 809f 	beq.w	8009e20 <_vfiprintf_r+0x1ec>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cec:	f10a 0a01 	add.w	sl, sl, #1
 8009cf0:	9304      	str	r3, [sp, #16]
 8009cf2:	9307      	str	r3, [sp, #28]
 8009cf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009cf8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cfa:	4654      	mov	r4, sl
 8009cfc:	2205      	movs	r2, #5
 8009cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d02:	4853      	ldr	r0, [pc, #332]	@ (8009e50 <_vfiprintf_r+0x21c>)
 8009d04:	f7fc febd 	bl	8006a82 <memchr>
 8009d08:	9a04      	ldr	r2, [sp, #16]
 8009d0a:	b9d8      	cbnz	r0, 8009d44 <_vfiprintf_r+0x110>
 8009d0c:	06d1      	lsls	r1, r2, #27
 8009d0e:	bf44      	itt	mi
 8009d10:	2320      	movmi	r3, #32
 8009d12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d16:	0713      	lsls	r3, r2, #28
 8009d18:	bf44      	itt	mi
 8009d1a:	232b      	movmi	r3, #43	@ 0x2b
 8009d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d20:	f89a 3000 	ldrb.w	r3, [sl]
 8009d24:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d26:	d015      	beq.n	8009d54 <_vfiprintf_r+0x120>
 8009d28:	4654      	mov	r4, sl
 8009d2a:	2000      	movs	r0, #0
 8009d2c:	f04f 0c0a 	mov.w	ip, #10
 8009d30:	9a07      	ldr	r2, [sp, #28]
 8009d32:	4621      	mov	r1, r4
 8009d34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d38:	3b30      	subs	r3, #48	@ 0x30
 8009d3a:	2b09      	cmp	r3, #9
 8009d3c:	d94b      	bls.n	8009dd6 <_vfiprintf_r+0x1a2>
 8009d3e:	b1b0      	cbz	r0, 8009d6e <_vfiprintf_r+0x13a>
 8009d40:	9207      	str	r2, [sp, #28]
 8009d42:	e014      	b.n	8009d6e <_vfiprintf_r+0x13a>
 8009d44:	eba0 0308 	sub.w	r3, r0, r8
 8009d48:	fa09 f303 	lsl.w	r3, r9, r3
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	46a2      	mov	sl, r4
 8009d50:	9304      	str	r3, [sp, #16]
 8009d52:	e7d2      	b.n	8009cfa <_vfiprintf_r+0xc6>
 8009d54:	9b03      	ldr	r3, [sp, #12]
 8009d56:	1d19      	adds	r1, r3, #4
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	9103      	str	r1, [sp, #12]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	bfbb      	ittet	lt
 8009d60:	425b      	neglt	r3, r3
 8009d62:	f042 0202 	orrlt.w	r2, r2, #2
 8009d66:	9307      	strge	r3, [sp, #28]
 8009d68:	9307      	strlt	r3, [sp, #28]
 8009d6a:	bfb8      	it	lt
 8009d6c:	9204      	strlt	r2, [sp, #16]
 8009d6e:	7823      	ldrb	r3, [r4, #0]
 8009d70:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d72:	d10a      	bne.n	8009d8a <_vfiprintf_r+0x156>
 8009d74:	7863      	ldrb	r3, [r4, #1]
 8009d76:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d78:	d132      	bne.n	8009de0 <_vfiprintf_r+0x1ac>
 8009d7a:	9b03      	ldr	r3, [sp, #12]
 8009d7c:	3402      	adds	r4, #2
 8009d7e:	1d1a      	adds	r2, r3, #4
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	9203      	str	r2, [sp, #12]
 8009d84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d88:	9305      	str	r3, [sp, #20]
 8009d8a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009e54 <_vfiprintf_r+0x220>
 8009d8e:	2203      	movs	r2, #3
 8009d90:	4650      	mov	r0, sl
 8009d92:	7821      	ldrb	r1, [r4, #0]
 8009d94:	f7fc fe75 	bl	8006a82 <memchr>
 8009d98:	b138      	cbz	r0, 8009daa <_vfiprintf_r+0x176>
 8009d9a:	2240      	movs	r2, #64	@ 0x40
 8009d9c:	9b04      	ldr	r3, [sp, #16]
 8009d9e:	eba0 000a 	sub.w	r0, r0, sl
 8009da2:	4082      	lsls	r2, r0
 8009da4:	4313      	orrs	r3, r2
 8009da6:	3401      	adds	r4, #1
 8009da8:	9304      	str	r3, [sp, #16]
 8009daa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dae:	2206      	movs	r2, #6
 8009db0:	4829      	ldr	r0, [pc, #164]	@ (8009e58 <_vfiprintf_r+0x224>)
 8009db2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009db6:	f7fc fe64 	bl	8006a82 <memchr>
 8009dba:	2800      	cmp	r0, #0
 8009dbc:	d03f      	beq.n	8009e3e <_vfiprintf_r+0x20a>
 8009dbe:	4b27      	ldr	r3, [pc, #156]	@ (8009e5c <_vfiprintf_r+0x228>)
 8009dc0:	bb1b      	cbnz	r3, 8009e0a <_vfiprintf_r+0x1d6>
 8009dc2:	9b03      	ldr	r3, [sp, #12]
 8009dc4:	3307      	adds	r3, #7
 8009dc6:	f023 0307 	bic.w	r3, r3, #7
 8009dca:	3308      	adds	r3, #8
 8009dcc:	9303      	str	r3, [sp, #12]
 8009dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd0:	443b      	add	r3, r7
 8009dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dd4:	e76a      	b.n	8009cac <_vfiprintf_r+0x78>
 8009dd6:	460c      	mov	r4, r1
 8009dd8:	2001      	movs	r0, #1
 8009dda:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dde:	e7a8      	b.n	8009d32 <_vfiprintf_r+0xfe>
 8009de0:	2300      	movs	r3, #0
 8009de2:	f04f 0c0a 	mov.w	ip, #10
 8009de6:	4619      	mov	r1, r3
 8009de8:	3401      	adds	r4, #1
 8009dea:	9305      	str	r3, [sp, #20]
 8009dec:	4620      	mov	r0, r4
 8009dee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009df2:	3a30      	subs	r2, #48	@ 0x30
 8009df4:	2a09      	cmp	r2, #9
 8009df6:	d903      	bls.n	8009e00 <_vfiprintf_r+0x1cc>
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d0c6      	beq.n	8009d8a <_vfiprintf_r+0x156>
 8009dfc:	9105      	str	r1, [sp, #20]
 8009dfe:	e7c4      	b.n	8009d8a <_vfiprintf_r+0x156>
 8009e00:	4604      	mov	r4, r0
 8009e02:	2301      	movs	r3, #1
 8009e04:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e08:	e7f0      	b.n	8009dec <_vfiprintf_r+0x1b8>
 8009e0a:	ab03      	add	r3, sp, #12
 8009e0c:	9300      	str	r3, [sp, #0]
 8009e0e:	462a      	mov	r2, r5
 8009e10:	4630      	mov	r0, r6
 8009e12:	4b13      	ldr	r3, [pc, #76]	@ (8009e60 <_vfiprintf_r+0x22c>)
 8009e14:	a904      	add	r1, sp, #16
 8009e16:	f7fb fe91 	bl	8005b3c <_printf_float>
 8009e1a:	4607      	mov	r7, r0
 8009e1c:	1c78      	adds	r0, r7, #1
 8009e1e:	d1d6      	bne.n	8009dce <_vfiprintf_r+0x19a>
 8009e20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e22:	07d9      	lsls	r1, r3, #31
 8009e24:	d405      	bmi.n	8009e32 <_vfiprintf_r+0x1fe>
 8009e26:	89ab      	ldrh	r3, [r5, #12]
 8009e28:	059a      	lsls	r2, r3, #22
 8009e2a:	d402      	bmi.n	8009e32 <_vfiprintf_r+0x1fe>
 8009e2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e2e:	f7fc fe27 	bl	8006a80 <__retarget_lock_release_recursive>
 8009e32:	89ab      	ldrh	r3, [r5, #12]
 8009e34:	065b      	lsls	r3, r3, #25
 8009e36:	f53f af1f 	bmi.w	8009c78 <_vfiprintf_r+0x44>
 8009e3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e3c:	e71e      	b.n	8009c7c <_vfiprintf_r+0x48>
 8009e3e:	ab03      	add	r3, sp, #12
 8009e40:	9300      	str	r3, [sp, #0]
 8009e42:	462a      	mov	r2, r5
 8009e44:	4630      	mov	r0, r6
 8009e46:	4b06      	ldr	r3, [pc, #24]	@ (8009e60 <_vfiprintf_r+0x22c>)
 8009e48:	a904      	add	r1, sp, #16
 8009e4a:	f7fc f915 	bl	8006078 <_printf_i>
 8009e4e:	e7e4      	b.n	8009e1a <_vfiprintf_r+0x1e6>
 8009e50:	0800a307 	.word	0x0800a307
 8009e54:	0800a30d 	.word	0x0800a30d
 8009e58:	0800a311 	.word	0x0800a311
 8009e5c:	08005b3d 	.word	0x08005b3d
 8009e60:	08009c11 	.word	0x08009c11

08009e64 <__swbuf_r>:
 8009e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e66:	460e      	mov	r6, r1
 8009e68:	4614      	mov	r4, r2
 8009e6a:	4605      	mov	r5, r0
 8009e6c:	b118      	cbz	r0, 8009e76 <__swbuf_r+0x12>
 8009e6e:	6a03      	ldr	r3, [r0, #32]
 8009e70:	b90b      	cbnz	r3, 8009e76 <__swbuf_r+0x12>
 8009e72:	f7fc fcb5 	bl	80067e0 <__sinit>
 8009e76:	69a3      	ldr	r3, [r4, #24]
 8009e78:	60a3      	str	r3, [r4, #8]
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	071a      	lsls	r2, r3, #28
 8009e7e:	d501      	bpl.n	8009e84 <__swbuf_r+0x20>
 8009e80:	6923      	ldr	r3, [r4, #16]
 8009e82:	b943      	cbnz	r3, 8009e96 <__swbuf_r+0x32>
 8009e84:	4621      	mov	r1, r4
 8009e86:	4628      	mov	r0, r5
 8009e88:	f000 f82a 	bl	8009ee0 <__swsetup_r>
 8009e8c:	b118      	cbz	r0, 8009e96 <__swbuf_r+0x32>
 8009e8e:	f04f 37ff 	mov.w	r7, #4294967295
 8009e92:	4638      	mov	r0, r7
 8009e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	6922      	ldr	r2, [r4, #16]
 8009e9a:	b2f6      	uxtb	r6, r6
 8009e9c:	1a98      	subs	r0, r3, r2
 8009e9e:	6963      	ldr	r3, [r4, #20]
 8009ea0:	4637      	mov	r7, r6
 8009ea2:	4283      	cmp	r3, r0
 8009ea4:	dc05      	bgt.n	8009eb2 <__swbuf_r+0x4e>
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f7ff fa4b 	bl	8009344 <_fflush_r>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d1ed      	bne.n	8009e8e <__swbuf_r+0x2a>
 8009eb2:	68a3      	ldr	r3, [r4, #8]
 8009eb4:	3b01      	subs	r3, #1
 8009eb6:	60a3      	str	r3, [r4, #8]
 8009eb8:	6823      	ldr	r3, [r4, #0]
 8009eba:	1c5a      	adds	r2, r3, #1
 8009ebc:	6022      	str	r2, [r4, #0]
 8009ebe:	701e      	strb	r6, [r3, #0]
 8009ec0:	6962      	ldr	r2, [r4, #20]
 8009ec2:	1c43      	adds	r3, r0, #1
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d004      	beq.n	8009ed2 <__swbuf_r+0x6e>
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	07db      	lsls	r3, r3, #31
 8009ecc:	d5e1      	bpl.n	8009e92 <__swbuf_r+0x2e>
 8009ece:	2e0a      	cmp	r6, #10
 8009ed0:	d1df      	bne.n	8009e92 <__swbuf_r+0x2e>
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	f7ff fa35 	bl	8009344 <_fflush_r>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d0d9      	beq.n	8009e92 <__swbuf_r+0x2e>
 8009ede:	e7d6      	b.n	8009e8e <__swbuf_r+0x2a>

08009ee0 <__swsetup_r>:
 8009ee0:	b538      	push	{r3, r4, r5, lr}
 8009ee2:	4b29      	ldr	r3, [pc, #164]	@ (8009f88 <__swsetup_r+0xa8>)
 8009ee4:	4605      	mov	r5, r0
 8009ee6:	6818      	ldr	r0, [r3, #0]
 8009ee8:	460c      	mov	r4, r1
 8009eea:	b118      	cbz	r0, 8009ef4 <__swsetup_r+0x14>
 8009eec:	6a03      	ldr	r3, [r0, #32]
 8009eee:	b90b      	cbnz	r3, 8009ef4 <__swsetup_r+0x14>
 8009ef0:	f7fc fc76 	bl	80067e0 <__sinit>
 8009ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ef8:	0719      	lsls	r1, r3, #28
 8009efa:	d422      	bmi.n	8009f42 <__swsetup_r+0x62>
 8009efc:	06da      	lsls	r2, r3, #27
 8009efe:	d407      	bmi.n	8009f10 <__swsetup_r+0x30>
 8009f00:	2209      	movs	r2, #9
 8009f02:	602a      	str	r2, [r5, #0]
 8009f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f08:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0c:	81a3      	strh	r3, [r4, #12]
 8009f0e:	e033      	b.n	8009f78 <__swsetup_r+0x98>
 8009f10:	0758      	lsls	r0, r3, #29
 8009f12:	d512      	bpl.n	8009f3a <__swsetup_r+0x5a>
 8009f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f16:	b141      	cbz	r1, 8009f2a <__swsetup_r+0x4a>
 8009f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f1c:	4299      	cmp	r1, r3
 8009f1e:	d002      	beq.n	8009f26 <__swsetup_r+0x46>
 8009f20:	4628      	mov	r0, r5
 8009f22:	f7fd fc1d 	bl	8007760 <_free_r>
 8009f26:	2300      	movs	r3, #0
 8009f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f30:	81a3      	strh	r3, [r4, #12]
 8009f32:	2300      	movs	r3, #0
 8009f34:	6063      	str	r3, [r4, #4]
 8009f36:	6923      	ldr	r3, [r4, #16]
 8009f38:	6023      	str	r3, [r4, #0]
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	f043 0308 	orr.w	r3, r3, #8
 8009f40:	81a3      	strh	r3, [r4, #12]
 8009f42:	6923      	ldr	r3, [r4, #16]
 8009f44:	b94b      	cbnz	r3, 8009f5a <__swsetup_r+0x7a>
 8009f46:	89a3      	ldrh	r3, [r4, #12]
 8009f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f50:	d003      	beq.n	8009f5a <__swsetup_r+0x7a>
 8009f52:	4621      	mov	r1, r4
 8009f54:	4628      	mov	r0, r5
 8009f56:	f000 f882 	bl	800a05e <__smakebuf_r>
 8009f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f5e:	f013 0201 	ands.w	r2, r3, #1
 8009f62:	d00a      	beq.n	8009f7a <__swsetup_r+0x9a>
 8009f64:	2200      	movs	r2, #0
 8009f66:	60a2      	str	r2, [r4, #8]
 8009f68:	6962      	ldr	r2, [r4, #20]
 8009f6a:	4252      	negs	r2, r2
 8009f6c:	61a2      	str	r2, [r4, #24]
 8009f6e:	6922      	ldr	r2, [r4, #16]
 8009f70:	b942      	cbnz	r2, 8009f84 <__swsetup_r+0xa4>
 8009f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f76:	d1c5      	bne.n	8009f04 <__swsetup_r+0x24>
 8009f78:	bd38      	pop	{r3, r4, r5, pc}
 8009f7a:	0799      	lsls	r1, r3, #30
 8009f7c:	bf58      	it	pl
 8009f7e:	6962      	ldrpl	r2, [r4, #20]
 8009f80:	60a2      	str	r2, [r4, #8]
 8009f82:	e7f4      	b.n	8009f6e <__swsetup_r+0x8e>
 8009f84:	2000      	movs	r0, #0
 8009f86:	e7f7      	b.n	8009f78 <__swsetup_r+0x98>
 8009f88:	20000018 	.word	0x20000018

08009f8c <_raise_r>:
 8009f8c:	291f      	cmp	r1, #31
 8009f8e:	b538      	push	{r3, r4, r5, lr}
 8009f90:	4605      	mov	r5, r0
 8009f92:	460c      	mov	r4, r1
 8009f94:	d904      	bls.n	8009fa0 <_raise_r+0x14>
 8009f96:	2316      	movs	r3, #22
 8009f98:	6003      	str	r3, [r0, #0]
 8009f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9e:	bd38      	pop	{r3, r4, r5, pc}
 8009fa0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009fa2:	b112      	cbz	r2, 8009faa <_raise_r+0x1e>
 8009fa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fa8:	b94b      	cbnz	r3, 8009fbe <_raise_r+0x32>
 8009faa:	4628      	mov	r0, r5
 8009fac:	f000 f830 	bl	800a010 <_getpid_r>
 8009fb0:	4622      	mov	r2, r4
 8009fb2:	4601      	mov	r1, r0
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fba:	f000 b817 	b.w	8009fec <_kill_r>
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d00a      	beq.n	8009fd8 <_raise_r+0x4c>
 8009fc2:	1c59      	adds	r1, r3, #1
 8009fc4:	d103      	bne.n	8009fce <_raise_r+0x42>
 8009fc6:	2316      	movs	r3, #22
 8009fc8:	6003      	str	r3, [r0, #0]
 8009fca:	2001      	movs	r0, #1
 8009fcc:	e7e7      	b.n	8009f9e <_raise_r+0x12>
 8009fce:	2100      	movs	r1, #0
 8009fd0:	4620      	mov	r0, r4
 8009fd2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009fd6:	4798      	blx	r3
 8009fd8:	2000      	movs	r0, #0
 8009fda:	e7e0      	b.n	8009f9e <_raise_r+0x12>

08009fdc <raise>:
 8009fdc:	4b02      	ldr	r3, [pc, #8]	@ (8009fe8 <raise+0xc>)
 8009fde:	4601      	mov	r1, r0
 8009fe0:	6818      	ldr	r0, [r3, #0]
 8009fe2:	f7ff bfd3 	b.w	8009f8c <_raise_r>
 8009fe6:	bf00      	nop
 8009fe8:	20000018 	.word	0x20000018

08009fec <_kill_r>:
 8009fec:	b538      	push	{r3, r4, r5, lr}
 8009fee:	2300      	movs	r3, #0
 8009ff0:	4d06      	ldr	r5, [pc, #24]	@ (800a00c <_kill_r+0x20>)
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	4608      	mov	r0, r1
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	602b      	str	r3, [r5, #0]
 8009ffa:	f7f7 fd3e 	bl	8001a7a <_kill>
 8009ffe:	1c43      	adds	r3, r0, #1
 800a000:	d102      	bne.n	800a008 <_kill_r+0x1c>
 800a002:	682b      	ldr	r3, [r5, #0]
 800a004:	b103      	cbz	r3, 800a008 <_kill_r+0x1c>
 800a006:	6023      	str	r3, [r4, #0]
 800a008:	bd38      	pop	{r3, r4, r5, pc}
 800a00a:	bf00      	nop
 800a00c:	200004b4 	.word	0x200004b4

0800a010 <_getpid_r>:
 800a010:	f7f7 bd2c 	b.w	8001a6c <_getpid>

0800a014 <__swhatbuf_r>:
 800a014:	b570      	push	{r4, r5, r6, lr}
 800a016:	460c      	mov	r4, r1
 800a018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a01c:	4615      	mov	r5, r2
 800a01e:	2900      	cmp	r1, #0
 800a020:	461e      	mov	r6, r3
 800a022:	b096      	sub	sp, #88	@ 0x58
 800a024:	da0c      	bge.n	800a040 <__swhatbuf_r+0x2c>
 800a026:	89a3      	ldrh	r3, [r4, #12]
 800a028:	2100      	movs	r1, #0
 800a02a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a02e:	bf14      	ite	ne
 800a030:	2340      	movne	r3, #64	@ 0x40
 800a032:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a036:	2000      	movs	r0, #0
 800a038:	6031      	str	r1, [r6, #0]
 800a03a:	602b      	str	r3, [r5, #0]
 800a03c:	b016      	add	sp, #88	@ 0x58
 800a03e:	bd70      	pop	{r4, r5, r6, pc}
 800a040:	466a      	mov	r2, sp
 800a042:	f000 f849 	bl	800a0d8 <_fstat_r>
 800a046:	2800      	cmp	r0, #0
 800a048:	dbed      	blt.n	800a026 <__swhatbuf_r+0x12>
 800a04a:	9901      	ldr	r1, [sp, #4]
 800a04c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a050:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a054:	4259      	negs	r1, r3
 800a056:	4159      	adcs	r1, r3
 800a058:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a05c:	e7eb      	b.n	800a036 <__swhatbuf_r+0x22>

0800a05e <__smakebuf_r>:
 800a05e:	898b      	ldrh	r3, [r1, #12]
 800a060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a062:	079d      	lsls	r5, r3, #30
 800a064:	4606      	mov	r6, r0
 800a066:	460c      	mov	r4, r1
 800a068:	d507      	bpl.n	800a07a <__smakebuf_r+0x1c>
 800a06a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a06e:	6023      	str	r3, [r4, #0]
 800a070:	6123      	str	r3, [r4, #16]
 800a072:	2301      	movs	r3, #1
 800a074:	6163      	str	r3, [r4, #20]
 800a076:	b003      	add	sp, #12
 800a078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a07a:	466a      	mov	r2, sp
 800a07c:	ab01      	add	r3, sp, #4
 800a07e:	f7ff ffc9 	bl	800a014 <__swhatbuf_r>
 800a082:	9f00      	ldr	r7, [sp, #0]
 800a084:	4605      	mov	r5, r0
 800a086:	4639      	mov	r1, r7
 800a088:	4630      	mov	r0, r6
 800a08a:	f7fd fbdb 	bl	8007844 <_malloc_r>
 800a08e:	b948      	cbnz	r0, 800a0a4 <__smakebuf_r+0x46>
 800a090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a094:	059a      	lsls	r2, r3, #22
 800a096:	d4ee      	bmi.n	800a076 <__smakebuf_r+0x18>
 800a098:	f023 0303 	bic.w	r3, r3, #3
 800a09c:	f043 0302 	orr.w	r3, r3, #2
 800a0a0:	81a3      	strh	r3, [r4, #12]
 800a0a2:	e7e2      	b.n	800a06a <__smakebuf_r+0xc>
 800a0a4:	89a3      	ldrh	r3, [r4, #12]
 800a0a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ae:	81a3      	strh	r3, [r4, #12]
 800a0b0:	9b01      	ldr	r3, [sp, #4]
 800a0b2:	6020      	str	r0, [r4, #0]
 800a0b4:	b15b      	cbz	r3, 800a0ce <__smakebuf_r+0x70>
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0bc:	f000 f81e 	bl	800a0fc <_isatty_r>
 800a0c0:	b128      	cbz	r0, 800a0ce <__smakebuf_r+0x70>
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	f023 0303 	bic.w	r3, r3, #3
 800a0c8:	f043 0301 	orr.w	r3, r3, #1
 800a0cc:	81a3      	strh	r3, [r4, #12]
 800a0ce:	89a3      	ldrh	r3, [r4, #12]
 800a0d0:	431d      	orrs	r5, r3
 800a0d2:	81a5      	strh	r5, [r4, #12]
 800a0d4:	e7cf      	b.n	800a076 <__smakebuf_r+0x18>
	...

0800a0d8 <_fstat_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	2300      	movs	r3, #0
 800a0dc:	4d06      	ldr	r5, [pc, #24]	@ (800a0f8 <_fstat_r+0x20>)
 800a0de:	4604      	mov	r4, r0
 800a0e0:	4608      	mov	r0, r1
 800a0e2:	4611      	mov	r1, r2
 800a0e4:	602b      	str	r3, [r5, #0]
 800a0e6:	f7f7 fd27 	bl	8001b38 <_fstat>
 800a0ea:	1c43      	adds	r3, r0, #1
 800a0ec:	d102      	bne.n	800a0f4 <_fstat_r+0x1c>
 800a0ee:	682b      	ldr	r3, [r5, #0]
 800a0f0:	b103      	cbz	r3, 800a0f4 <_fstat_r+0x1c>
 800a0f2:	6023      	str	r3, [r4, #0]
 800a0f4:	bd38      	pop	{r3, r4, r5, pc}
 800a0f6:	bf00      	nop
 800a0f8:	200004b4 	.word	0x200004b4

0800a0fc <_isatty_r>:
 800a0fc:	b538      	push	{r3, r4, r5, lr}
 800a0fe:	2300      	movs	r3, #0
 800a100:	4d05      	ldr	r5, [pc, #20]	@ (800a118 <_isatty_r+0x1c>)
 800a102:	4604      	mov	r4, r0
 800a104:	4608      	mov	r0, r1
 800a106:	602b      	str	r3, [r5, #0]
 800a108:	f7f7 fd25 	bl	8001b56 <_isatty>
 800a10c:	1c43      	adds	r3, r0, #1
 800a10e:	d102      	bne.n	800a116 <_isatty_r+0x1a>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	b103      	cbz	r3, 800a116 <_isatty_r+0x1a>
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	bd38      	pop	{r3, r4, r5, pc}
 800a118:	200004b4 	.word	0x200004b4

0800a11c <_init>:
 800a11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11e:	bf00      	nop
 800a120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a122:	bc08      	pop	{r3}
 800a124:	469e      	mov	lr, r3
 800a126:	4770      	bx	lr

0800a128 <_fini>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	bf00      	nop
 800a12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12e:	bc08      	pop	{r3}
 800a130:	469e      	mov	lr, r3
 800a132:	4770      	bx	lr
