

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s'
================================================================
* Date:           Thu Jul 14 12:54:50 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.838 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28| 0.140 us | 0.140 us |   28|   28|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |        5|        5|         1|          -|          -|     5|    no    |
        |- PadMain         |       15|       15|         5|          -|          -|     3|    no    |
        | + CopyMain       |        3|        3|         1|          -|          -|     3|    no    |
        |- PadBottomWidth  |        5|        5|         1|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str121, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str125, [1 x i8]* @p_str126)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str114, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str116, [1 x i8]* @p_str117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str118, [1 x i8]* @p_str119)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str107, i32 0, i32 0, [1 x i8]* @p_str108, [1 x i8]* @p_str109, [1 x i8]* @p_str110, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str111, [1 x i8]* @p_str112)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str100, i32 0, i32 0, [1 x i8]* @p_str101, [1 x i8]* @p_str102, [1 x i8]* @p_str103, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str104, [1 x i8]* @p_str105)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str93, i32 0, i32 0, [1 x i8]* @p_str94, [1 x i8]* @p_str95, [1 x i8]* @p_str96, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str97, [1 x i8]* @p_str98)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str86, i32 0, i32 0, [1 x i8]* @p_str87, [1 x i8]* @p_str88, [1 x i8]* @p_str89, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str90, [1 x i8]* @p_str91)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str79, i32 0, i32 0, [1 x i8]* @p_str80, [1 x i8]* @p_str81, [1 x i8]* @p_str82, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str83, [1 x i8]* @p_str84)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str73, [1 x i8]* @p_str74, [1 x i8]* @p_str75, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str76, [1 x i8]* @p_str77)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str25) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str25)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi16ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0 ]"   --->   Operation 25 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln81 = icmp eq i3 %j_0, -3" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 26 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%j = add i3 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %PadTop_end, label %_ZN8ap_fixedILi16ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str26) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:82]   --->   Operation 31 'write' <Predicate = (!icmp_ln81)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 32 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str25, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:84]   --->   Operation 33 'specregionend' 'empty_14' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 34 'br' <Predicate = (icmp_ln81)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.44ns)   --->   "%icmp_ln86 = icmp eq i2 %i1_0, -1" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 36 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 37 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.54ns)   --->   "%i = add i2 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str27) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str27)" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:87]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:88]   --->   Operation 43 'write' <Predicate = (!icmp_ln86)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 44 'br' <Predicate = (!icmp_ln86)> <Delay = 0.65>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str31) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:98]   --->   Operation 45 'specloopname' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str31)" [firmware/nnet_utils/nnet_padding_stream.h:98]   --->   Operation 46 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.65ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 47 'br' <Predicate = (icmp_ln86)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%j3_0 = phi i2 [ %j_2, %"fill_data<array<ap_fixed<16, 14, 5, 3, 0>, 8u>, array<ap_fixed<16, 14, 5, 3, 0>, 8u>, config4>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 48 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.44ns)   --->   "%icmp_ln90 = icmp eq i2 %j3_0, -1" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 49 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 50 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.54ns)   --->   "%j_2 = add i2 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 51 'add' 'j_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %PadMain_end, label %"fill_data<array<ap_fixed<16, 14, 5, 3, 0>, 8u>, array<ap_fixed<16, 14, 5, 3, 0>, 8u>, config4>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str29) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_17 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.axis.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V)" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 54 'read' 'empty_17' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 0" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 55 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 1" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 56 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 2" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 57 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 3" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 58 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 4" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 59 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 5" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 60 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 6" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 61 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_17, 7" [firmware/nnet_utils/nnet_padding_stream.h:33->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 62 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)" [firmware/nnet_utils/nnet_padding_stream.h:39->firmware/nnet_utils/nnet_padding_stream.h:91]   --->   Operation 63 'write' <Predicate = (!icmp_ln90)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:90]   --->   Operation 64 'br' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:93]   --->   Operation 65 'specloopname' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:94]   --->   Operation 66 'write' <Predicate = (icmp_ln90)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str27, i32 %tmp_2)" [firmware/nnet_utils/nnet_padding_stream.h:96]   --->   Operation 67 'specregionend' 'empty_18' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:86]   --->   Operation 68 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.83>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%j6_0 = phi i3 [ 0, %PadBottom_begin ], [ %j_1, %_ZN8ap_fixedILi16ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 69 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln99 = icmp eq i3 %j6_0, -3" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 70 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 71 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.67ns)   --->   "%j_1 = add i3 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 72 'add' 'j_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %PadBottom_end, label %_ZN8ap_fixedILi16ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:100]   --->   Operation 75 'write' <Predicate = (!icmp_ln99)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:99]   --->   Operation 76 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str31, i32 %tmp_1)" [firmware/nnet_utils/nnet_padding_stream.h:102]   --->   Operation 77 'specregionend' 'empty_20' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:103]   --->   Operation 78 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln80 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln81           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln81         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln81           (br               ) [ 000000]
specloopname_ln81 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln81           (br               ) [ 011000]
empty_14          (specregionend    ) [ 000000]
br_ln86           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln86         (icmp             ) [ 000110]
empty_15          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln86           (br               ) [ 000000]
specloopname_ln86 (specloopname     ) [ 000000]
tmp_2             (specregionbegin  ) [ 000010]
specloopname_ln87 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln90           (br               ) [ 000110]
specloopname_ln98 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000001]
br_ln99           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln90         (icmp             ) [ 000110]
empty_16          (speclooptripcount) [ 000000]
j_2               (add              ) [ 000110]
br_ln90           (br               ) [ 000000]
specloopname_ln90 (specloopname     ) [ 000000]
empty_17          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
tmp_data_4_V      (extractvalue     ) [ 000000]
tmp_data_5_V      (extractvalue     ) [ 000000]
tmp_data_6_V      (extractvalue     ) [ 000000]
tmp_data_7_V      (extractvalue     ) [ 000000]
write_ln39        (write            ) [ 000000]
br_ln90           (br               ) [ 000110]
specloopname_ln93 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
empty_18          (specregionend    ) [ 000000]
br_ln86           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln99         (icmp             ) [ 000001]
empty_19          (speclooptripcount) [ 000000]
j_1               (add              ) [ 000101]
br_ln99           (br               ) [ 000000]
specloopname_ln99 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln99           (br               ) [ 000101]
empty_20          (specregionend    ) [ 000000]
ret_ln103         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="0" index="3" bw="16" slack="0"/>
<pin id="197" dir="0" index="4" bw="16" slack="0"/>
<pin id="198" dir="0" index="5" bw="16" slack="0"/>
<pin id="199" dir="0" index="6" bw="16" slack="0"/>
<pin id="200" dir="0" index="7" bw="16" slack="0"/>
<pin id="201" dir="0" index="8" bw="16" slack="0"/>
<pin id="202" dir="0" index="9" bw="16" slack="0"/>
<pin id="203" dir="0" index="10" bw="16" slack="0"/>
<pin id="204" dir="0" index="11" bw="16" slack="0"/>
<pin id="205" dir="0" index="12" bw="16" slack="0"/>
<pin id="206" dir="0" index="13" bw="16" slack="0"/>
<pin id="207" dir="0" index="14" bw="16" slack="0"/>
<pin id="208" dir="0" index="15" bw="16" slack="0"/>
<pin id="209" dir="0" index="16" bw="16" slack="0"/>
<pin id="210" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/2 write_ln16/3 write_ln39/4 write_ln16/4 write_ln16/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_17_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="16" slack="0"/>
<pin id="233" dir="0" index="4" bw="16" slack="0"/>
<pin id="234" dir="0" index="5" bw="16" slack="0"/>
<pin id="235" dir="0" index="6" bw="16" slack="0"/>
<pin id="236" dir="0" index="7" bw="16" slack="0"/>
<pin id="237" dir="0" index="8" bw="16" slack="0"/>
<pin id="238" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_17/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="j_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i1_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i1_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j3_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="j3_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j6_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="1"/>
<pin id="283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="j6_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln81_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln86_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln90_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_data_0_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="128" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_data_1_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="128" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_data_2_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="128" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_data_3_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="128" slack="0"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_data_4_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="128" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_data_5_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="128" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_data_6_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="128" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_data_7_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="128" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln99_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="j_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="399" class="1005" name="j_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="j_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="211"><net_src comp="164" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="220"><net_src comp="166" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="221"><net_src comp="166" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="222"><net_src comp="166" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="223"><net_src comp="166" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="224"><net_src comp="166" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="225"><net_src comp="166" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="226"><net_src comp="166" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="227"><net_src comp="166" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="239"><net_src comp="186" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="228" pin=8"/></net>

<net id="251"><net_src comp="152" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="170" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="170" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="152" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="252" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="154" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="252" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="160" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="263" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="172" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="263" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="176" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="274" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="172" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="274" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="176" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="228" pin="9"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="192" pin=9"/></net>

<net id="336"><net_src comp="228" pin="9"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="192" pin=10"/></net>

<net id="341"><net_src comp="228" pin="9"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="192" pin=11"/></net>

<net id="346"><net_src comp="228" pin="9"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="192" pin=12"/></net>

<net id="351"><net_src comp="228" pin="9"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="192" pin=13"/></net>

<net id="356"><net_src comp="228" pin="9"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="192" pin=14"/></net>

<net id="361"><net_src comp="228" pin="9"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="192" pin=15"/></net>

<net id="366"><net_src comp="228" pin="9"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="192" pin=16"/></net>

<net id="372"><net_src comp="285" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="154" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="285" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="160" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="298" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="394"><net_src comp="310" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="402"><net_src comp="322" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="410"><net_src comp="374" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {2 3 4 5 }
	Port: res_V_data_1_V | {2 3 4 5 }
	Port: res_V_data_2_V | {2 3 4 5 }
	Port: res_V_data_3_V | {2 3 4 5 }
	Port: res_V_data_4_V | {2 3 4 5 }
	Port: res_V_data_5_V | {2 3 4 5 }
	Port: res_V_data_6_V | {2 3 4 5 }
	Port: res_V_data_7_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_0_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_1_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_2_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_3_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_4_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_5_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_6_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,8u>,config4> : data_V_data_7_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln81 : 1
		j : 1
		br_ln81 : 2
	State 3
		icmp_ln86 : 1
		i : 1
		br_ln86 : 2
	State 4
		icmp_ln90 : 1
		j_2 : 1
		br_ln90 : 2
		write_ln39 : 1
	State 5
		icmp_ln99 : 1
		j_1 : 1
		br_ln99 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       j_fu_298       |    0    |    11   |
|    add   |       i_fu_310       |    0    |    9    |
|          |      j_2_fu_322      |    0    |    9    |
|          |      j_1_fu_374      |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   icmp_ln81_fu_292   |    0    |    9    |
|   icmp   |   icmp_ln86_fu_304   |    0    |    8    |
|          |   icmp_ln90_fu_316   |    0    |    8    |
|          |   icmp_ln99_fu_368   |    0    |    9    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_192   |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | empty_17_read_fu_228 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_0_V_fu_328 |    0    |    0    |
|          |  tmp_data_1_V_fu_333 |    0    |    0    |
|          |  tmp_data_2_V_fu_338 |    0    |    0    |
|extractvalue|  tmp_data_3_V_fu_343 |    0    |    0    |
|          |  tmp_data_4_V_fu_348 |    0    |    0    |
|          |  tmp_data_5_V_fu_353 |    0    |    0    |
|          |  tmp_data_6_V_fu_358 |    0    |    0    |
|          |  tmp_data_7_V_fu_363 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    74   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_259|    2   |
|  i_reg_391 |    2   |
|j3_0_reg_270|    2   |
|j6_0_reg_281|    3   |
| j_0_reg_248|    3   |
| j_1_reg_407|    3   |
| j_2_reg_399|    2   |
|  j_reg_383 |    3   |
+------------+--------+
|    Total   |   20   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_192 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p10 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p11 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p12 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p13 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p14 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p15 |   2  |  16  |   32   ||    9    |
| grp_write_fu_192 |  p16 |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  5.248  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   72   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   20   |   146  |
+-----------+--------+--------+--------+
