/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [32:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [19:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [11:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_2z[2] ? in_data[160] : celloutsig_1_3z;
  assign celloutsig_0_38z = ~((celloutsig_0_12z[16] | celloutsig_0_26z[3]) & (celloutsig_0_13z[18] | celloutsig_0_37z[2]));
  assign celloutsig_0_42z = ~((celloutsig_0_27z | celloutsig_0_8z[1]) & (celloutsig_0_31z | celloutsig_0_35z[2]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_3z | celloutsig_0_1z[5]));
  assign celloutsig_0_99z = ~((celloutsig_0_38z | celloutsig_0_39z[14]) & (celloutsig_0_4z | celloutsig_0_61z));
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_16z | celloutsig_0_1z[4];
  assign celloutsig_0_0z = in_data[64] ^ in_data[28];
  assign celloutsig_0_33z = celloutsig_0_27z ^ celloutsig_0_23z;
  assign celloutsig_0_43z = celloutsig_0_20z[0] ^ celloutsig_0_15z;
  assign celloutsig_0_75z = celloutsig_0_36z ^ celloutsig_0_55z[3];
  assign celloutsig_0_25z = celloutsig_0_18z ^ celloutsig_0_1z[4];
  assign celloutsig_0_27z = celloutsig_0_11z ^ celloutsig_0_19z[0];
  assign celloutsig_0_31z = celloutsig_0_9z ^ celloutsig_0_17z;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[1] ^ celloutsig_0_0z);
  assign celloutsig_1_5z = { in_data[104:101], celloutsig_1_4z } + in_data[131:127];
  reg [25:0] _18_;
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 26'h0000000;
    else _18_ <= in_data[89:64];
  assign { _01_[25:21], _00_, _01_[19:0] } = _18_;
  assign celloutsig_0_12z = { in_data[92:70], celloutsig_0_0z } & { celloutsig_0_1z[3:0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_34z = { _01_[13:12], celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_33z } / { 1'h1, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_39z = { celloutsig_0_7z[4:1], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_9z } / { 1'h1, celloutsig_0_34z[27:9] };
  assign celloutsig_0_61z = celloutsig_0_7z[5:1] == { celloutsig_0_49z[2], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_42z, celloutsig_0_3z };
  assign celloutsig_1_16z = celloutsig_1_8z[5:1] == { celloutsig_1_10z[5:4], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_17z = { in_data[125:120], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_11z } == { celloutsig_1_8z[6:0], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_2z[9:5] == { celloutsig_1_10z[3:1], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_36z = { in_data[34], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_20z, _01_[25:21], _00_, _01_[19:0] } >= { celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_22z = in_data[54:52] >= celloutsig_0_14z;
  assign celloutsig_0_4z = { in_data[12:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } > { in_data[43:32], celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_2z[14:7] > { celloutsig_1_2z[9:7], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_2z[11:6] > { celloutsig_1_2z[12], celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_1z[7:0] > { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_16z } > { celloutsig_0_13z[18], celloutsig_0_14z };
  assign celloutsig_0_18z = in_data[85:59] > { in_data[85:74], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[46:38] > celloutsig_0_1z;
  assign celloutsig_0_98z = celloutsig_0_2z & ~(celloutsig_0_75z);
  assign celloutsig_1_7z = celloutsig_1_2z[11] & ~(celloutsig_1_0z);
  assign celloutsig_1_13z = celloutsig_1_10z[1] & ~(celloutsig_1_3z);
  assign celloutsig_0_10z = celloutsig_0_5z & ~(celloutsig_0_9z);
  assign celloutsig_0_16z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_24z = celloutsig_0_22z & ~(celloutsig_0_6z);
  assign celloutsig_1_1z = in_data[169:167] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, in_data[101:97], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_2z[11:7], celloutsig_1_9z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[16:11] };
  assign celloutsig_0_13z = { celloutsig_0_12z[20:18], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z } % { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[139:122] * { in_data[172:156], celloutsig_1_0z };
  assign celloutsig_0_19z = { in_data[62:58], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z } * { celloutsig_0_12z[20:17], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_37z = - { celloutsig_0_7z[11:7], celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_49z = - { celloutsig_0_7z[10], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_1_6z = - { celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_26z = - { in_data[17:16], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_30z = - { celloutsig_0_7z[7:6], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } | { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[6], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_9z } | { celloutsig_1_12z[3:2], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[86:78] | { in_data[55:48], celloutsig_0_0z };
  assign celloutsig_1_14z = & in_data[113:110];
  assign celloutsig_0_15z = & { celloutsig_0_1z[5:2], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[175] & in_data[103];
  assign celloutsig_1_11z = celloutsig_1_7z & celloutsig_1_0z;
  assign celloutsig_1_15z = ~^ { celloutsig_1_5z[2], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_55z = { celloutsig_0_7z[4:1], celloutsig_0_16z } << { celloutsig_0_13z[17:15], celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_0_14z = celloutsig_0_1z[8:6] << { celloutsig_0_12z[16:15], celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_12z[22:19] <<< { celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z } <<< celloutsig_0_13z[7:5];
  assign celloutsig_0_9z = ~((celloutsig_0_2z & in_data[44]) | celloutsig_0_1z[4]);
  assign celloutsig_0_23z = ~((celloutsig_0_12z[21] & celloutsig_0_12z[14]) | celloutsig_0_14z[0]);
  assign celloutsig_0_28z = ~((celloutsig_0_19z[5] & celloutsig_0_7z[7]) | celloutsig_0_21z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_10z[2:1], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_13z[7:5], celloutsig_0_2z };
  assign _01_[20] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
