Reading netlist file: "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\gwsynthesis\lvds_video.vg"
Parsing netlist file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\gwsynthesis\lvds_video.vg" completed
WARN  (PA1003) : Invalid parameterized value 'GW2A-18'(DEVICE) specified for instance 'LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst'
WARN  (PA1003) : Invalid parameterized value 'GW2A-18'(DEVICE) specified for instance 'LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst'
Processing netlist completed
Reading constraint file: "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\src\lvds_video.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'tck_pad_i' was determined to be a clock but was not created.
WARN  (TA1132) :  'LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk' was determined to be a clock but was not created.
WARN  (TA1117) : Can't calculate clocks' relationship between: "tck_pad_i" and "LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk" and "tck_pad_i"
WARN  (TA1117) : Can't calculate clocks' relationship between: "I_clkin_p" and "eclko"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal '\LVDS_7to1_RX_Top_inst/ibuf_clk ' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\pnr\lvds_video.power.html" completed
Generate file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\pnr\lvds_video.pin.html" completed
Generate file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\pnr\lvds_video.rpt.html" completed
Generate file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\pnr\lvds_video.rpt.txt" completed
Generate file "C:\study\24FPGA\Mini_LED_file\last\Gowin_LVDS_7to1_RX_RefDesign\project\impl\pnr\lvds_video.tr.html" completed
Sat Nov  9 01:38:09 2024

