{"eid": "2-s2.0-85130802793", "doi": "10.3390/nano12111808", "pii": null, "pubmed_id": null, "title": "Optimal Energetic-Trap Distribution of Nano-Scaled Charge Trap Nitride for Wider V<inf>th</inf> Window in 3D NAND Flash Using a Machine-Learning Method", "subtype": "ar", "subtypeDescription": "Article", "creator": "Nam K.", "afid": null, "affilname": "Pohang University of Science and Technology", "affiliation_city": "Pohang", "affiliation_country": "South Korea", "author_count": null, "author_names": null, "author_ids": null, "author_afids": null, "coverDate": "2022-06-01", "coverDisplayDate": "June-1 2022", "publicationName": "Nanomaterials", "issn": null, "source_id": "21100253674", "eIssn": "20794991", "aggregationType": "Journal", "volume": "12", "issueIdentifier": "11", "article_number": "1808", "pageRange": null, "description": null, "authkeywords": null, "citedby_count": 1, "openaccess": 1, "freetoread": "repositoryvor", "freetoreadLabel": "Green", "fund_acr": null, "fund_no": null, "fund_sponsor": null, "ref_docs": [{"doi": "10.1109/IEDM19573.2019.8993609", "title": "Future of Non-Volatile Memory -From Storage to Computing-", "id": "85081067209", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": null, "title": "Device considerations for high density and highly reliable 3D NAND Flash cell in near future", "id": "84883697613", "sourcetitle": "Proceedings of the IEEE International Electron Device Meeting (IEDM)"}, {"doi": null, "title": "Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices", "id": "71049162177", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": null, "title": "Vertical cell array using TCAT(terabit cell array transistor) technology for ultra high density NAND flash memory", "id": "71049151625", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": "10.1109/VLSIT.2007.4339708", "title": "Bit Cost Scalable technology with and plug process for ultra high density flash memory", "id": "36448932248", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": null, "title": "A 3.3V 4Gb four-level NAND flash memory with 90nm CMOS technology", "id": "2442700147", "sourcetitle": "Digest of Technical Papers - IEEE International Solid-State Circuits Conference"}, {"doi": "10.1109/ISSCC.2018.8310323", "title": "A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput", "id": "85046409833", "sourcetitle": "Digest of Technical Papers - IEEE International Solid-State Circuits Conference"}, {"doi": "10.1109/JSSC.2019.2941758", "title": "A 1.33-Tb 4-Bit/Cell 3-D Flash Memory on a 96-Word-Line-Layer Technology", "id": "85077802821", "sourcetitle": "IEEE Journal of Solid-State Circuits"}, {"doi": "10.1109/IMW.2017.7939077", "title": "Data-retention characteristics comparison of 2D & 3D TLC NAND flash memories", "id": "85023595161", "sourcetitle": "2017 IEEE 9th International Memory Workshop, IMW 2017"}, {"doi": "10.1109/JSSC.2008.917559", "title": "A 70 nm 16 Gb 16-level-cell NAND flash memory", "id": "41549092721", "sourcetitle": "IEEE Journal of Solid-State Circuits"}, {"doi": "10.1109/DSN.2015.49", "title": "Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery", "id": "84950120467", "sourcetitle": "Proceedings of the International Conference on Dependable Systems and Networks"}, {"doi": "10.1109/IEDM.2018.8614694", "title": "Scaling Trends in NAND Flash", "id": "85061830136", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": "10.1109/ICEIC51217.2021.9369795", "title": "Issues and key technologies for next generation 3D NAND", "id": "85102969591", "sourcetitle": "2021 International Conference on Electronics, Information, and Communication, ICEIC 2021"}, {"doi": null, "title": "A novel NAND-type MONOS memory using 63nm process technology for multi-gigabit flash EEPROMs", "id": "33847749484", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": null, "title": "Multi-level NAND flash memory with 63 nm-node TANOS (Si-Oxide-SiN-Al 2O3-TaN) cell structure", "id": "41149168755", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": "10.1016/S0038-1101(00)00012-5", "title": "Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures", "id": "0033728046", "sourcetitle": "Solid-State Electronics"}, {"doi": "10.1109/VLSIT.2015.7223670", "title": "Comprehensive analysis of retention characteristics in 3-D NAND flash memory cells with tube-type poly-Si channel structure", "id": "84951176775", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": "10.1109/IEDM.2008.4796812", "title": "Trap spectroscopy by charge injection and sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacks", "id": "64549147008", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": "10.1063/1.2335619", "title": "Electron trap density distribution of Si-rich silicon nitride extracted using the modified negative charge decay model of silicon-oxide-nitride-oxide- silicon structure at elevated temperatures", "id": "33747094470", "sourcetitle": "Applied Physics Letters"}, {"doi": "10.1109/LED.2009.2035718", "title": "Validation of retention modeling as a trap-profiling technique for SiN-based charge-trapping memories", "id": "72949119111", "sourcetitle": "IEEE Electron Device Letters"}, {"doi": "10.1109/NVSMW.2007.4290591", "title": "Modeling and characterization of program / erasure speed and retention of TiN-gate MANOS (Si-Oxide-SiNx-Al2O3-Metal gate) cells for NAND flash memory", "id": "48649091137", "sourcetitle": "2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop, Proceedings, NVSMW"}, {"doi": "10.1109/ACCESS.2020.3019933", "title": "Neural Approach for Modeling and Optimizing Si-MOSFET Manufacturing", "id": "85091283278", "sourcetitle": "IEEE Access"}, {"doi": "10.1109/JEDS.2020.3022367", "title": "Neural network based design optimization of 14-nm node fully-depleted SOI FET for SoC and 3DIC applications", "id": "85095966240", "sourcetitle": "IEEE Journal of the Electron Devices Society"}, {"doi": "10.1109/ACCESS.2021.3059475", "title": "Digital/Analog Performance Optimization of Vertical Nanowire FETs Using Machine Learning", "id": "85100942573", "sourcetitle": "IEEE Access"}, {"doi": "10.1016/j.neunet.2014.09.003", "title": "Deep Learning in neural networks: An overview", "id": "84910651844", "sourcetitle": "Neural Networks"}, {"doi": null, "title": null, "id": "85061787201", "sourcetitle": "Sentaurus Device User Guide"}, {"doi": "10.1016/j.sse.2020.107930", "title": "Origin of Incremental Step Pulse Programming (ISPP) slope degradation in charge trap nitride based multi-layer 3D NAND flash", "id": "85099695403", "sourcetitle": "Solid-State Electronics"}, {"doi": "10.1016/0893-6080(89)90003-8", "title": "On the approximate realization of continuous mappings by neural networks", "id": "0024866495", "sourcetitle": "Neural Networks"}, {"doi": null, "title": null, "id": "85038127099", "sourcetitle": "MATLAB User Manual"}, {"doi": "10.1016/j.mee.2009.03.093", "title": "Electronic structure of memory traps in silicon nitride", "id": "67349198454", "sourcetitle": "Microelectronic Engineering"}, {"doi": "10.1016/j.sse.2008.07.005", "title": "The charge transport mechanism in silicon nitride: Multi-phonon trap ionization", "id": "61349103643", "sourcetitle": "Solid-State Electronics"}]}