# ğŸ—ï¸ **MYLOGIC PROJECT STRUCTURE GUIDE**

## ğŸ“‹ **Tá»”NG QUAN Dá»° ÃN**

**MyLogic EDA Tool** lÃ  má»™t cÃ´ng cá»¥ Tá»± Ä‘á»™ng HÃ³a Thiáº¿t káº¿ Äiá»‡n tá»­ (Electronic Design Automation) toÃ n diá»‡n, Ä‘Æ°á»£c thiáº¿t káº¿ Ä‘á»ƒ há»— trá»£:
- Thiáº¿t káº¿ máº¡ch sá»‘ (Digital Circuit Design)
- Tá»•ng há»£p luáº­n lÃ½ (Logic Synthesis)
- Tá»‘i Æ°u hÃ³a máº¡ch (Circuit Optimization)
- MÃ´ phá»ng máº¡ch (Circuit Simulation)
- Ãnh cáº¡ cÃ´ng nghá»‡ (Technology Mapping)

---

## ğŸ—ï¸ **Cáº¤U TRÃšC THÆ¯ Má»¤C CHÃNH**

### **ğŸ“ ROOT DIRECTORY** (`/D:/DO_AN_2/Mylogic/`)

#### **ğŸ¯ Má»¥c Ä‘Ã­ch:**
- Chá»©a cÃ¡c file cáº¥u hÃ¬nh chÃ­nh vÃ  entry points
- Quáº£n lÃ½ dependencies vÃ  logging
- Cung cáº¥p unified launcher

#### **ğŸ“„ Files chÃ­nh:**
- `mylogic.py` (8.7KB, 250 lines) - **Main launcher** (unified entry point)
- `setup.py` (2.0KB, 67 lines) - **Package setup** cho pip install
- `requirements.txt` (343B, 18 lines) - **Dependencies** list
- `LICENSE` (1.1KB, 22 lines) - **MIT License**
- `README.md` (12KB, 334 lines) - **Project documentation**
- `mylogic_config.json` (684B, 37 lines) - **Configuration** settings
- `mylogic.log` (1.0B, 1 lines) - **Log file**
- `.gitignore` (1.1KB, 97 lines) - **Git ignore** rules
- `.git/` - **Git repository**

---

## ğŸ“ **CORE FOLDER** (`/core/`)

### ğŸ¯ **Má»¥c Ä‘Ã­ch:**
Chá»©a **core algorithms** - cÃ¡c thuáº­t toÃ¡n cá»‘t lÃµi cá»§a há»‡ thá»‘ng.

### ğŸ“„ **Files chÃ­nh:**

#### **ğŸ”§ Logic Synthesis Algorithms:**
- `strash.py` - **Structural Hashing** (loáº¡i bá» duplicates)
- `cse.py` - **Common Subexpression Elimination** (loáº¡i bá» CSE)
- `constprop.py` - **Constant Propagation** (propagate constants)
- `balance.py` - **Logic Balancing** (cÃ¢n báº±ng logic depth)
- `synthesis_flow.py` - **Complete Synthesis Flow** (tÃ­ch há»£p táº¥t cáº£)

#### **ğŸ§  VLSI CAD Part 1:**
- `dce.py` - **Dead Code Elimination** (loáº¡i bá» dead code)
- `bdd.py` - **Binary Decision Diagrams** (biá»ƒu diá»…n Boolean functions)
- `sat_solver.py` - **SAT Solver** (kiá»ƒm tra satisfiability)

#### **ğŸ—ï¸ VLSI CAD Part 2:**
- `placement.py` - **Placement Algorithms** (Random, Force-directed, SA)
- `routing.py` - **Routing Algorithms** (Lee's, Maze, Rip-up)
- `timing_analysis.py` - **Static Timing Analysis** (ATs, RATs, Slack)
- `technology_mapping.py` - **Technology Mapping** (Area/Delay/Balanced)

#### **ğŸ¯ Simulation Engine:**
- `arithmetic_simulation.py` - **Vector Simulation Engine** (multi-bit simulation)

### ğŸ”§ **Chá»©c nÄƒng chÃ­nh:**

#### **1. Logic Synthesis Workflow:**
```
Input Netlist
    â†“
1. Structural Hashing (Strash)     â† Loáº¡i bá» duplicates
    â†“
2. Dead Code Elimination (DCE)     â† Loáº¡i bá» dead code
    â†“
3. Common Subexpression Elimination â† Loáº¡i bá» CSE
    â†“
4. Constant Propagation            â† Propagate constants
    â†“
5. Logic Balancing                 â† CÃ¢n báº±ng logic depth
    â†“
Optimized Netlist
```

#### **2. Vector Simulation:**
- **VectorValue Class**: Äáº¡i diá»‡n multi-bit values
- **Arithmetic Operations**: +, -, *, /
- **Bitwise Operations**: &, |, ^, ~
- **Expression Evaluation**: Complex expressions vá»›i operator precedence

#### **3. VLSI CAD Algorithms:**
- **BDD**: Reduced Ordered Binary Decision Diagrams
- **SAT**: DPLL algorithm cho satisfiability
- **Placement**: Force-directed, Simulated Annealing
- **Routing**: Lee's algorithm, Maze routing
- **STA**: Graph-based timing analysis

---

## ğŸ“ **CLI FOLDER** (`/cli/`)

### ğŸ¯ **Má»¥c Ä‘Ã­ch:**
Cung cáº¥p **Command Line Interface** - giao diá»‡n dÃ²ng lá»‡nh tÆ°Æ¡ng tÃ¡c cho ngÆ°á»i dÃ¹ng.

### ğŸ“„ **Files:**
- `vector_shell.py` - **Enhanced CLI shell** (867 lines)
- `__pycache__/` - Python cache files

### ğŸ”§ **Chá»©c nÄƒng chÃ­nh:**

#### **1. Interactive Shell Management:**
```python
class VectorShell:
    """Enhanced shell vá»›i há»— trá»£ vector simulation."""
```
- **Main Loop**: Nháº­n vÃ  xá»­ lÃ½ commands tá»« user
- **Command Parsing**: PhÃ¢n tÃ­ch vÃ  thá»±c thi 20+ commands
- **Error Handling**: Xá»­ lÃ½ lá»—i vÃ  hiá»ƒn thá»‹ thÃ´ng bÃ¡o
- **History Management**: LÆ°u trá»¯ lá»‹ch sá»­ commands

#### **2. Command Categories:**

**ğŸ”§ Basic Commands:**
- `read <file>` - Load Verilog file
- `simulate` - Run simulation (auto-detect vector/scalar)
- `stats` - Show circuit statistics
- `help` - Show all commands
- `exit` - Quit shell

**âš¡ Logic Synthesis Algorithms:**
- `strash` - Structural Hashing (remove duplicates)
- `cse` - Common Subexpression Elimination
- `constprop` - Constant Propagation
- `balance` - Logic Balancing
- `synthesis <level>` - Complete synthesis flow

**ğŸ§  VLSI CAD Part 1 Features:**
- `dce <level>` - Dead Code Elimination
- `bdd <operation>` - Binary Decision Diagrams
- `sat <operation>` - SAT Solver
- `verify <type>` - Circuit verification

**ğŸ—ï¸ VLSI CAD Part 2 Features:**
- `place <algorithm>` - Placement algorithms
- `route <algorithm>` - Routing algorithms
- `timing` - Static Timing Analysis
- `techmap <strategy>` - Technology mapping

**ğŸ”— Yosys Integration:**
- `yosys_flow` - Complete Yosys synthesis
- `write_verilog` - Output Verilog
- `write_json` - Output JSON
- `write_dot` - Output DOT graph

#### **3. State Management:**
```python
self.netlist = None              # Current loaded netlist
self.current_netlist = None      # Working copy
self.filename = None             # Current file
self.history = []                # Command history
```

#### **4. Unified Simulation:**
- **Auto-detection**: Tá»± Ä‘á»™ng phÃ¡t hiá»‡n vector vs scalar design
- **Input Handling**: Xá»­ lÃ½ user input values
- **Output Display**: Hiá»ƒn thá»‹ káº¿t quáº£ simulation

---

## ğŸ“ **FRONTENDS FOLDER** (`/frontends/`)

### ğŸ¯ **Má»¥c Ä‘Ã­ch:**
Chá»©a **parser modules** - cÃ¡c module phÃ¢n tÃ­ch vÃ  chuyá»ƒn Ä‘á»•i input files.

### ğŸ“„ **Files:**
- `verilog.py` - **Verilog Parser** (basic Verilog parsing)
- `simple_arithmetic_verilog.py` - **Enhanced Verilog Parser** (há»— trá»£ arithmetic operations)

### ğŸ”§ **Chá»©c nÄƒng chÃ­nh:**

#### **1. Verilog Parsing:**
- **RTL Parsing**: Äá»c vÃ  parse Verilog RTL code
- **Module Detection**: Nháº­n diá»‡n modules, ports, signals
- **Vector Support**: Há»— trá»£ vector declarations `[N:0] signal`
- **Arithmetic Operations**: +, -, *, /, %, **
- **Bitwise Operations**: &, |, ^, ~, <<, >>

#### **2. Netlist Generation:**
- **Internal Representation**: Chuyá»ƒn Ä‘á»•i Verilog thÃ nh internal netlist
- **Node Creation**: Táº¡o nodes cho gates vÃ  operations
- **Connection Mapping**: Mapping connections giá»¯a nodes
- **Vector Width Tracking**: Theo dÃµi vector widths

---

## ğŸ“ **INTEGRATIONS FOLDER** (`/integrations/`)

### ğŸ¯ **Má»¥c Ä‘Ã­ch:**
Chá»©a **external tool integrations** - tÃ­ch há»£p vá»›i cÃ¡c cÃ´ng cá»¥ bÃªn ngoÃ i.

### ğŸ“„ **Files:**
- **Yosys integration** - Professional synthesis tools
- **Icarus Verilog** - Simulation integration
- **GTKWave** - Waveform visualization

### ğŸ”§ **Chá»©c nÄƒng chÃ­nh:**

#### **1. Yosys Integration:**
- **Command Interface**: Giao diá»‡n vá»›i Yosys commands
- **Synthesis Flow**: Complete synthesis workflow
- **Output Formats**: Multiple output formats (Verilog, JSON, BLIF, etc.)
- **Technology Mapping**: LUT-based vÃ  Liberty-based mapping

#### **2. Simulation Integration:**
- **Icarus Verilog**: Verilog simulation
- **GTKWave**: Waveform viewing vÃ  analysis

---

## ğŸ“ **BACKENDS FOLDER** (`/backends/`)

### ğŸ¯ **Má»¥c Ä‘Ã­ch:**
Chá»©a **output generators** - cÃ¡c module táº¡o output files.

### ğŸ“„ **Files:**
- **Verilog Generator** - Verilog RTL output
- **JSON Generator** - JSON netlist output
- **DOT Generator** - Graph visualization output

### ğŸ”§ **Chá»©c nÄƒng chÃ­nh:**

#### **1. Output Generation:**
- **Multiple Formats**: Verilog, JSON, BLIF, DOT, SPICE, Liberty
- **Format Conversion**: Chuyá»ƒn Ä‘á»•i giá»¯a cÃ¡c formats
- **Graph Visualization**: DOT format cho graph viewing

---

## ğŸ“ **SUPPORTING FOLDERS**

### **ğŸ“š DOCS FOLDER** (`/docs/`)
- **Má»¥c Ä‘Ã­ch**: Documentation vÃ  guides
- **Files**: `project_structure_guide.md`, `complete_workflow.md`
- **Chá»©c nÄƒng**: User manual, technical documentation

### **ğŸ¯ EXAMPLES FOLDER** (`/examples/`)
- **Má»¥c Ä‘Ã­ch**: Demo files vÃ  test cases
- **Files**: Verilog examples, arithmetic operations, complex circuits
- **Chá»©c nÄƒng**: Test cases, demo examples, benchmark circuits

### **âš¡ BENCHMARKS FOLDER** (`/benchmarks/`)
- **Má»¥c Ä‘Ã­ch**: Performance benchmarks
- **Files**: Large circuit test cases, optimization results
- **Chá»©c nÄƒng**: Performance testing, optimization analysis

### **ğŸ”§ SCRIPTS FOLDER** (`/scripts/`)
- **Má»¥c Ä‘Ã­ch**: Utility scripts
- **Files**: Automation tools, setup scripts
- **Chá»©c nÄƒng**: Automation, setup, maintenance

### **ğŸ“¤ OUTPUTS FOLDER** (`/outputs/`)
- **Má»¥c Ä‘Ã­ch**: Generated output files
- **Files**: Synthesis results, optimization reports
- **Chá»©c nÄƒng**: Output storage, result analysis

---

## ğŸ”„ **WORKFLOW Tá»”NG QUAN**

### **ğŸ“‹ Complete EDA Workflow:**

```
1. INPUT
   â”œâ”€â”€ Verilog file (.v)
   â””â”€â”€ Parser (frontends/)

2. LOGIC SYNTHESIS
   â”œâ”€â”€ Structural Hashing (strash)
   â”œâ”€â”€ Dead Code Elimination (dce)
   â”œâ”€â”€ Common Subexpression Elimination (cse)
   â”œâ”€â”€ Constant Propagation (constprop)
   â””â”€â”€ Logic Balancing (balance)

3. LOGIC OPTIMIZATION
   â”œâ”€â”€ BDD Analysis
   â”œâ”€â”€ SAT Solving
   â””â”€â”€ Circuit Verification

4. TECHNOLOGY MAPPING
   â”œâ”€â”€ Placement Algorithms
   â”œâ”€â”€ Routing Algorithms
   â”œâ”€â”€ Static Timing Analysis
   â””â”€â”€ Technology Mapping

5. OUTPUT
   â”œâ”€â”€ Optimized Verilog
   â”œâ”€â”€ JSON Netlist
   â”œâ”€â”€ DOT Graph
   â””â”€â”€ Multiple formats
```

---

## ğŸ¯ **KIáº¾N TRÃšC Tá»”NG QUAN**

### **ğŸ“Š Layered Architecture:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           CLI Layer                 â”‚  â† User Interface
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         Core Algorithms             â”‚  â† Logic Synthesis & VLSI CAD
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         Frontend Parsers            â”‚  â† Verilog Parsing
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         Integrations                â”‚  â† External Tools
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         Backends                    â”‚  â† Output Generation
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **ğŸ”„ Data Flow:**

```
Verilog File â†’ Parser â†’ Netlist â†’ Algorithms â†’ Optimized Netlist â†’ Output
     â†‘                                                              â†“
   Input                                                         Multiple Formats
```

---

## ğŸ’¡ **BEST PRACTICES**

### **ğŸ“ Folder Organization:**
- **Separation of Concerns**: Má»—i folder cÃ³ má»¥c Ä‘Ã­ch riÃªng biá»‡t
- **Modular Design**: CÃ¡c module Ä‘á»™c láº­p, dá»… maintain
- **Clear Naming**: TÃªn folder vÃ  file rÃµ rÃ ng, dá»… hiá»ƒu

### **ğŸ”§ Code Organization:**
- **Vietnamese Comments**: Táº¥t cáº£ comments báº±ng tiáº¿ng Viá»‡t
- **English Technical Terms**: Thuáº­t ngá»¯ ká»¹ thuáº­t giá»¯ nguyÃªn tiáº¿ng Anh
- **Consistent Style**: Coding style nháº¥t quÃ¡n
- **Error Handling**: Xá»­ lÃ½ lá»—i Ä‘áº§y Ä‘á»§

### **ğŸ“š Documentation:**
- **Comprehensive**: TÃ i liá»‡u Ä‘áº§y Ä‘á»§ cho má»i component
- **User-Friendly**: Dá»… Ä‘á»c, dá»… hiá»ƒu
- **Technical Depth**: Chi tiáº¿t ká»¹ thuáº­t cho developers

---

## ğŸ“Š **USAGE EXAMPLES**

### **1. Core Algorithms:**
```python
from core.strash import apply_strash
from core.dce import apply_dce
from core.synthesis_flow import run_complete_synthesis
```

### **2. CLI Usage:**
```bash
python mylogic.py                    # Start interactive shell
python mylogic.py --file design.v   # Load file and start
```

### **3. Frontend Parsing:**
```python
from frontends.simple_arithmetic_verilog import parse_arithmetic_verilog_simple
netlist = parse_arithmetic_verilog_simple("design.v")
```

### **4. Simulation:**
```python
from core.arithmetic_simulation import simulate_arithmetic_netlist
result = simulate_arithmetic_netlist(netlist, input_values)
```

---

## ğŸ‰ **Káº¾T LUáº¬N**

**MyLogic EDA Tool** Ä‘Æ°á»£c thiáº¿t káº¿ vá»›i kiáº¿n trÃºc modular, rÃµ rÃ ng:

- **ğŸ“ Core**: Thuáº­t toÃ¡n cá»‘t lÃµi máº¡nh máº½
- **ğŸ“ CLI**: Giao diá»‡n ngÆ°á»i dÃ¹ng thÃ¢n thiá»‡n
- **ğŸ“ Frontends**: Parser linh hoáº¡t
- **ğŸ“ Integrations**: TÃ­ch há»£p external tools
- **ğŸ“ Backends**: Output generation Ä‘a dáº¡ng
- **ğŸ“ Supporting**: Documentation, examples, tests

**ğŸ¯ Má»¥c tiÃªu**: Cung cáº¥p cÃ´ng cá»¥ EDA hoÃ n chá»‰nh cho há»c táº­p, nghiÃªn cá»©u vÃ  phÃ¡t triá»ƒn VLSI táº¡i Viá»‡t Nam.

---

**ğŸ“… NgÃ y táº¡o**: 2025-10-05  
**ğŸ‘¨â€ğŸ’» TÃ¡c giáº£**: MyLogic EDA Tool Team  
**ğŸ“ PhiÃªn báº£n**: 1.0
