#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 18 12:01:34 2017
# Process ID: 5468
# Log file: C:/Users/hpoupard/Desktop/projet_lecteur_4/vivado.log
# Journal file: C:/Users/hpoupard/Desktop/projet_lecteur_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_hw
ERROR: [Labtools 27-1429] XML parser encountered a problem in file C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.hw/hw_1/hw.xml at line 7 : Unexpected attribute
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 824.094 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533432A
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.runs/impl_1/mp3player.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.runs/impl_1/mp3player.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mp3player' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mp3player_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_599
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_impulsion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_mp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestion_freq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transcodeur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mp3player
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81cda6fc9ebb4780bc5b4ff20617a522 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mp3player_behav xil_defaultlib.mp3player -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.affichage
Compiling architecture behavorial of entity xil_defaultlib.detect_impulsion [detect_impulsion_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mp3 [fsm_mp3_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_freq [gestion_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_9 [cpt_1_9_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_599 [cpt_1_599_default]
Compiling architecture behavioral of entity xil_defaultlib.transcodeur [transcodeur_default]
Compiling architecture behavorial of entity xil_defaultlib.mod8 [mod8_default]
Compiling architecture behavorial of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavorial of entity xil_defaultlib.mp3player
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mp3player_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp3player_behav -key {Behavioral:sim_1:Functional:mp3player} -tclbatch {mp3player.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mp3player.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp3player_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 873.938 ; gain = 0.000
add_force {/mp3player/CLOCK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run 100 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 873.938 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mp3player' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mp3player_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_599
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_impulsion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_mp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestion_freq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transcodeur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mp3player
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81cda6fc9ebb4780bc5b4ff20617a522 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mp3player_behav xil_defaultlib.mp3player -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.affichage
Compiling architecture behavorial of entity xil_defaultlib.detect_impulsion [detect_impulsion_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mp3 [fsm_mp3_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_freq [gestion_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_9 [cpt_1_9_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_599 [cpt_1_599_default]
Compiling architecture behavioral of entity xil_defaultlib.transcodeur [transcodeur_default]
Compiling architecture behavorial of entity xil_defaultlib.mod8 [mod8_default]
Compiling architecture behavorial of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavorial of entity xil_defaultlib.mp3player
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mp3player_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp3player_behav -key {Behavioral:sim_1:Functional:mp3player} -tclbatch {mp3player.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mp3player.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp3player_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 897.492 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 18 12:08:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.runs/synth_1/runme.log
[Wed Oct 18 12:08:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.runs/impl_1/mp3player.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
run 10 ms
run 10 ms
run 10 ms
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/mp3player/CLOCK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 5000 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:43 ; elapsed = 00:01:28 . Memory (MB): peak = 914.883 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274533432A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210274533432A
add_force {/mp3player/restart} -radix bin {0 0ns}
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mp3player' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mp3player_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_599
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_impulsion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_mp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestion_freq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transcodeur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mp3player
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81cda6fc9ebb4780bc5b4ff20617a522 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mp3player_behav xil_defaultlib.mp3player -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.affichage
Compiling architecture behavorial of entity xil_defaultlib.detect_impulsion [detect_impulsion_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mp3 [fsm_mp3_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_freq [gestion_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_9 [cpt_1_9_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_599 [cpt_1_599_default]
Compiling architecture behavioral of entity xil_defaultlib.transcodeur [transcodeur_default]
Compiling architecture behavorial of entity xil_defaultlib.mod8 [mod8_default]
Compiling architecture behavorial of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavorial of entity xil_defaultlib.mp3player
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mp3player_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp3player_behav -key {Behavioral:sim_1:Functional:mp3player} -tclbatch {mp3player.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mp3player.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp3player_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
add_force {/mp3player/CLOCK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run 50 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 932.699 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 932.699 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mp3player
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:50 ; elapsed = 00:26:10 . Memory (MB): peak = 932.699 ; gain = 753.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mp3player' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:19]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_center' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:122]
INFO: [Synth 8-638] synthesizing module 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'detect_impulsion' (1#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_down' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:129]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_up' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:136]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_left' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:143]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_right' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:150]
INFO: [Synth 8-3491] module 'fsm_mp3' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd:34' bound to instance 'Ifsm_mp3' of component 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:157]
INFO: [Synth 8-638] synthesizing module 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd:49]
WARNING: [Synth 8-614] signal 'B_UP' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd:110]
WARNING: [Synth 8-614] signal 'B_DOWN' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'fsm_mp3' (2#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd:49]
INFO: [Synth 8-3491] module 'gestion_freq' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd:34' bound to instance 'Igestion_freq' of component 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:173]
INFO: [Synth 8-638] synthesizing module 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestion_freq' (3#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-3491] module 'cpt_1_9' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd:34' bound to instance 'Icpt_1_9' of component 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:181]
INFO: [Synth 8-638] synthesizing module 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_9' (4#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-3491] module 'cpt_1_599' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd:34' bound to instance 'Icpt_1_599' of component 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:190]
INFO: [Synth 8-638] synthesizing module 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_599' (5#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-3491] module 'transcodeur' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd:53' bound to instance 'trans' of component 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:201]
INFO: [Synth 8-638] synthesizing module 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'transcodeur' (6#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd:69]
INFO: [Synth 8-3491] module 'mod8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd:5' bound to instance 'Imod8' of component 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:218]
INFO: [Synth 8-638] synthesizing module 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd:39]
WARNING: [Synth 8-614] signal 'anode' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'mod8' (7#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:5' bound to instance 'Imux8' of component 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:26]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E4' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E5' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E6' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E7' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mux8' (8#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mp3player' (9#1) [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:51 ; elapsed = 00:26:11 . Memory (MB): peak = 956.750 ; gain = 777.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:51 ; elapsed = 00:26:11 . Memory (MB): peak = 956.750 ; gain = 777.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/constrs_1/new/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:00 ; elapsed = 00:26:17 . Memory (MB): peak = 1280.465 ; gain = 1100.910
36 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.465 ; gain = 347.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mp3player' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mp3player_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_599
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_impulsion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_mp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestion_freq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transcodeur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mp3player
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81cda6fc9ebb4780bc5b4ff20617a522 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mp3player_behav xil_defaultlib.mp3player -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.affichage
Compiling architecture behavorial of entity xil_defaultlib.detect_impulsion [detect_impulsion_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mp3 [fsm_mp3_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_freq [gestion_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_9 [cpt_1_9_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_599 [cpt_1_599_default]
Compiling architecture behavioral of entity xil_defaultlib.transcodeur [transcodeur_default]
Compiling architecture behavorial of entity xil_defaultlib.mod8 [mod8_default]
Compiling architecture behavorial of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavorial of entity xil_defaultlib.mp3player
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mp3player_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp3player_behav -key {Behavioral:sim_1:Functional:mp3player} -tclbatch {mp3player.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mp3player.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp3player_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/mp3player/CLOCK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1285.488 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mp3player' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mp3player_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_599.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_599
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/cpt_1_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpt_1_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/detect_impulsion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_impulsion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/fsm_mp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_mp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/gestion_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gestion_freq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/transcodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transcodeur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.srcs/sources_1/new/mp3player.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mp3player
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81cda6fc9ebb4780bc5b4ff20617a522 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mp3player_behav xil_defaultlib.mp3player -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.affichage
Compiling architecture behavorial of entity xil_defaultlib.detect_impulsion [detect_impulsion_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_mp3 [fsm_mp3_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_freq [gestion_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_9 [cpt_1_9_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_1_599 [cpt_1_599_default]
Compiling architecture behavioral of entity xil_defaultlib.transcodeur [transcodeur_default]
Compiling architecture behavorial of entity xil_defaultlib.mod8 [mod8_default]
Compiling architecture behavorial of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavorial of entity xil_defaultlib.mp3player
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mp3player_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoupard/Desktop/projet_lecteur_4/projet_lecteur_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp3player_behav -key {Behavioral:sim_1:Functional:mp3player} -tclbatch {mp3player.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mp3player.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp3player_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/mp3player/CLOCK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:34 ; elapsed = 00:02:01 . Memory (MB): peak = 1285.488 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
