
*** Running vivado
    with args -log OTTERMCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTERMCU.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source OTTERMCU.tcl -notrace
Command: synth_design -top OTTERMCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4188
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTERMCU' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_pc' [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX' (1#1) [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sim_1/new/MUX.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_pc' (3#1) [C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/austi/Downloads/otter_memory_v1_07.sv:48]
INFO: [Synth 8-3876] $readmem data file 'Test_All.mem' is read successfully [C:/Users/austi/Downloads/otter_memory_v1_07.sv:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/austi/Downloads/otter_memory_v1_07.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (4#1) [C:/Users/austi/Downloads/otter_memory_v1_07.sv:48]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (5#1) [C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv:23]
INFO: [Synth 8-6157] synthesizing module 'IMMED_GEN' [C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'IMMED_GEN' (6#1) [C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_ADDR_GEN' [C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_ADDR_GEN' (7#1) [C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_COND_GEN' [C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_COND_GEN' (9#1) [C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:59]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:75]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (10#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rf_mux' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'rf_mux' (11#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu_muxA' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_muxA' (12#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu_muxB' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_muxB' (13#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CU_FSM' [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'CU_FSM' (14#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OTTERMCU' (15#1) [C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTER_MCU.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'CU_FSM'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                               00 | 00000000000000000000000000000000
                ST_FETCH |                               01 | 00000000000000000000000000000001
                 ST_EXEC |                               10 | 00000000000000000000000000000010
                   ST_WB |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'CU_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/memory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     1|
|2     |OBUFT |    64|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1041.172 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1041.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1041.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/OTTERMCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTERMCU_utilization_synth.rpt -pb OTTERMCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:21:40 2023...
