# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reliable_systems.srcs/sources_1/new/step7.vhd" \
"../../../../project_reliable_systems.srcs/sources_1/new/step6.vhd" \

# Do not sort compile order
nosort
