/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  reg [6:0] _03_;
  wire [6:0] _04_;
  reg [2:0] _05_;
  wire [12:0] _06_;
  reg [13:0] _07_;
  reg [9:0] _08_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [11:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire [12:0] celloutsig_0_56z;
  wire [6:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = celloutsig_0_43z ? celloutsig_0_37z[6] : celloutsig_0_44z;
  assign celloutsig_0_16z = celloutsig_0_12z[0] ? 1'h0 : celloutsig_0_8z;
  assign celloutsig_1_6z = !(in_data[162] ? celloutsig_1_2z[5] : celloutsig_1_0z);
  assign celloutsig_0_30z = !(1'h0 ? 1'h0 : celloutsig_0_2z);
  assign celloutsig_0_42z = ~(celloutsig_0_19z | celloutsig_0_7z);
  assign celloutsig_0_51z = ~(celloutsig_0_19z | celloutsig_0_30z);
  assign celloutsig_1_5z = ~celloutsig_1_3z[0];
  assign celloutsig_0_43z = _00_ | celloutsig_0_3z[5];
  assign celloutsig_0_23z = celloutsig_0_21z | celloutsig_0_5z[0];
  assign celloutsig_1_9z = celloutsig_1_5z ^ _01_;
  assign celloutsig_0_13z = celloutsig_0_12z[8] ^ celloutsig_0_3z[6];
  assign celloutsig_0_28z = celloutsig_0_12z[1] ^ celloutsig_0_23z;
  assign celloutsig_0_36z = ~(celloutsig_0_25z ^ celloutsig_0_19z);
  assign celloutsig_0_40z = ~(celloutsig_0_21z ^ celloutsig_0_2z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_24z[2:0], celloutsig_0_18z, celloutsig_0_5z };
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_37z[6:2], celloutsig_0_26z, celloutsig_0_30z };
  assign { _04_[6:4], _00_, _04_[2:0] } = _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_5z[2:1], celloutsig_0_21z };
  reg [12:0] _27_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 13'h0000;
    else _27_ <= { in_data[143:141], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _06_[12:8], _01_, _06_[6:0] } = _27_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= { _06_[12:8], _01_, _06_[6:0], celloutsig_1_4z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _08_ <= 10'h000;
    else _08_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_2z } & celloutsig_0_0z;
  assign celloutsig_1_18z = { celloutsig_1_12z[5:4], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } & { celloutsig_1_2z[4:1], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[184:176] === in_data[172:164];
  assign celloutsig_1_7z = { in_data[181:176], celloutsig_1_1z } === in_data[147:141];
  assign celloutsig_0_2z = in_data[19:15] === in_data[53:49];
  assign celloutsig_0_19z = { celloutsig_0_12z[3:2], celloutsig_0_1z, celloutsig_0_10z } === { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_17z[20:12], celloutsig_0_20z, _08_ } >= { celloutsig_0_56z[4:2], celloutsig_0_18z, celloutsig_0_57z[6], 1'h0, celloutsig_0_57z[4:0], celloutsig_0_12z };
  assign celloutsig_0_64z = { celloutsig_0_27z[4:1], celloutsig_0_51z, celloutsig_0_40z } >= { celloutsig_0_47z[7:3], celloutsig_0_26z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } >= { celloutsig_0_0z[6:3], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_17z[12:7], _08_ } >= { in_data[54:48], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_6z[0], 1'h0, celloutsig_0_5z, celloutsig_0_19z } >= { _08_[6:2], celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_6z[4:2] >= celloutsig_0_6z[2:0];
  assign celloutsig_0_25z = { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z } >= celloutsig_0_17z[10:7];
  assign celloutsig_1_1z = { in_data[166:163], celloutsig_1_0z, celloutsig_1_0z } > { in_data[101:97], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[8:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z } > { celloutsig_0_0z[6], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_3z } > { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_22z, _08_ };
  assign celloutsig_0_29z = { celloutsig_0_3z, celloutsig_0_2z } > { celloutsig_0_6z[2:0], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_34z = ! celloutsig_0_17z[10:1];
  assign celloutsig_0_10z = ! celloutsig_0_3z[3:0];
  assign celloutsig_0_11z = ! { celloutsig_0_6z[4], celloutsig_0_6z };
  assign celloutsig_0_31z = ! { celloutsig_0_12z[3:1], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_33z = ! { celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_14z = { _06_[8], _01_, _06_[6:4], celloutsig_1_9z, celloutsig_1_6z } < { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z } < { _08_[4:0], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_56z = { celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_31z, _02_, celloutsig_0_54z, celloutsig_0_29z } % { 1'h1, celloutsig_0_43z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_22z, _05_, celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_6z = celloutsig_0_5z[2] ? { celloutsig_0_3z[1:0], 1'h1, celloutsig_0_5z[1:0] } : { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[4] ? in_data[73:66] : in_data[86:79];
  assign celloutsig_0_0z = - in_data[40:32];
  assign celloutsig_1_3z = - celloutsig_1_2z;
  assign celloutsig_1_12z = - { in_data[157], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_15z = - { celloutsig_1_12z[6:4], celloutsig_1_5z };
  assign celloutsig_0_24z = - { in_data[79], celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[56:54] | { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_3z[7:4], celloutsig_0_6z } | celloutsig_0_0z;
  assign celloutsig_0_35z = | { celloutsig_0_6z[4:3], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_21z };
  assign celloutsig_0_4z = | { in_data[84:71], celloutsig_0_1z };
  assign celloutsig_0_44z = | { celloutsig_0_12z[5:4], celloutsig_0_33z };
  assign celloutsig_1_19z = | { _07_[3:2], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = | in_data[28:21];
  assign celloutsig_0_22z = | { celloutsig_0_12z[1:0], celloutsig_0_10z };
  assign celloutsig_0_54z = ~^ { in_data[64:62], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_4z = ~^ celloutsig_1_3z[4:2];
  assign celloutsig_0_47z = { _02_[2:0], celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_43z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_19z } - { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z, _03_, celloutsig_0_10z, celloutsig_0_35z };
  assign celloutsig_1_2z = { in_data[172:168], celloutsig_1_0z } - { in_data[149:147], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_0_17z[7:1], celloutsig_0_17z[21:8] } = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_6z, in_data[23:10] } & { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, _08_[4:0], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_27z[4:1] = { celloutsig_0_24z[2], celloutsig_0_5z } & celloutsig_0_24z;
  assign { celloutsig_0_55z[0], celloutsig_0_55z[1], celloutsig_0_55z[4], celloutsig_0_55z[2], celloutsig_0_55z[6:5] } = { celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_0z[8:7] } & { celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_12z[3], celloutsig_0_12z[1], celloutsig_0_12z[5:4] };
  assign { celloutsig_0_57z[1], celloutsig_0_57z[2], celloutsig_0_57z[0], celloutsig_0_57z[6], celloutsig_0_57z[4:3] } = { celloutsig_0_51z, celloutsig_0_42z, celloutsig_0_40z, _02_[3], _02_[1:0] } & { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_55z[4], celloutsig_0_55z[2:1] };
  assign _04_[3] = _00_;
  assign _06_[7] = _01_;
  assign celloutsig_0_17z[0] = 1'h0;
  assign celloutsig_0_27z[0] = 1'h0;
  assign celloutsig_0_55z[3] = 1'h0;
  assign celloutsig_0_57z[5] = 1'h0;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
