verilog
├── glip
│   ├── glip_channel.sv
│   └── glip_tcp_toplevel.sv
├── main
│   ├── mpsoc2d_msp430_testbench.sv
│   ├── mpsoc3d_msp430_testbench.sv
│   ├── mpsoc4d_msp430_testbench.sv
│   ├── msp430_mpsoc2d_testbench.sv
│   ├── msp430_mpsoc3d_testbench.sv
│   └── msp430_mpsoc4d_testbench.sv
└── monitor
    ├── r3_checker.sv
    └── trace_monitor.sv

3 directories, 10 files
