
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//post-grohtml_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017f0 <.init>:
  4017f0:	stp	x29, x30, [sp, #-16]!
  4017f4:	mov	x29, sp
  4017f8:	bl	401cc0 <printf@plt+0x60>
  4017fc:	ldp	x29, x30, [sp], #16
  401800:	ret

Disassembly of section .plt:

0000000000401810 <_Znam@plt-0x20>:
  401810:	stp	x16, x30, [sp, #-16]!
  401814:	adrp	x16, 445000 <_ZdlPvm@@Base+0x20880>
  401818:	ldr	x17, [x16, #4088]
  40181c:	add	x16, x16, #0xff8
  401820:	br	x17
  401824:	nop
  401828:	nop
  40182c:	nop

0000000000401830 <_Znam@plt>:
  401830:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16]
  401838:	add	x16, x16, #0x0
  40183c:	br	x17

0000000000401840 <fputs@plt>:
  401840:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #8]
  401848:	add	x16, x16, #0x8
  40184c:	br	x17

0000000000401850 <memcpy@plt>:
  401850:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #16]
  401858:	add	x16, x16, #0x10
  40185c:	br	x17

0000000000401860 <ungetc@plt>:
  401860:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #24]
  401868:	add	x16, x16, #0x18
  40186c:	br	x17

0000000000401870 <isalnum@plt>:
  401870:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #32]
  401878:	add	x16, x16, #0x20
  40187c:	br	x17

0000000000401880 <strlen@plt>:
  401880:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #40]
  401888:	add	x16, x16, #0x28
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #48]
  401898:	add	x16, x16, #0x30
  40189c:	br	x17

00000000004018a0 <ctime@plt>:
  4018a0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #56]
  4018a8:	add	x16, x16, #0x38
  4018ac:	br	x17

00000000004018b0 <putc@plt>:
  4018b0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #64]
  4018b8:	add	x16, x16, #0x40
  4018bc:	br	x17

00000000004018c0 <islower@plt>:
  4018c0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #72]
  4018c8:	add	x16, x16, #0x48
  4018cc:	br	x17

00000000004018d0 <fclose@plt>:
  4018d0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #80]
  4018d8:	add	x16, x16, #0x50
  4018dc:	br	x17

00000000004018e0 <isspace@plt>:
  4018e0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #88]
  4018e8:	add	x16, x16, #0x58
  4018ec:	br	x17

00000000004018f0 <memcmp@plt>:
  4018f0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #96]
  4018f8:	add	x16, x16, #0x60
  4018fc:	br	x17

0000000000401900 <strtol@plt>:
  401900:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #104]
  401908:	add	x16, x16, #0x68
  40190c:	br	x17

0000000000401910 <free@plt>:
  401910:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #112]
  401918:	add	x16, x16, #0x70
  40191c:	br	x17

0000000000401920 <strchr@plt>:
  401920:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #120]
  401928:	add	x16, x16, #0x78
  40192c:	br	x17

0000000000401930 <_exit@plt>:
  401930:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #128]
  401938:	add	x16, x16, #0x80
  40193c:	br	x17

0000000000401940 <freopen@plt>:
  401940:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #136]
  401948:	add	x16, x16, #0x88
  40194c:	br	x17

0000000000401950 <strerror@plt>:
  401950:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #144]
  401958:	add	x16, x16, #0x90
  40195c:	br	x17

0000000000401960 <strcpy@plt>:
  401960:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #152]
  401968:	add	x16, x16, #0x98
  40196c:	br	x17

0000000000401970 <strtok@plt>:
  401970:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #160]
  401978:	add	x16, x16, #0xa0
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #168]
  401988:	add	x16, x16, #0xa8
  40198c:	br	x17

0000000000401990 <isxdigit@plt>:
  401990:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #176]
  401998:	add	x16, x16, #0xb0
  40199c:	br	x17

00000000004019a0 <unlink@plt>:
  4019a0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #184]
  4019a8:	add	x16, x16, #0xb8
  4019ac:	br	x17

00000000004019b0 <atoi@plt>:
  4019b0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #192]
  4019b8:	add	x16, x16, #0xc0
  4019bc:	br	x17

00000000004019c0 <__libc_start_main@plt>:
  4019c0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #200]
  4019c8:	add	x16, x16, #0xc8
  4019cc:	br	x17

00000000004019d0 <memchr@plt>:
  4019d0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #208]
  4019d8:	add	x16, x16, #0xd0
  4019dc:	br	x17

00000000004019e0 <mkstemp@plt>:
  4019e0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #216]
  4019e8:	add	x16, x16, #0xd8
  4019ec:	br	x17

00000000004019f0 <isgraph@plt>:
  4019f0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #224]
  4019f8:	add	x16, x16, #0xe0
  4019fc:	br	x17

0000000000401a00 <getc@plt>:
  401a00:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #232]
  401a08:	add	x16, x16, #0xe8
  401a0c:	br	x17

0000000000401a10 <strncmp@plt>:
  401a10:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #240]
  401a18:	add	x16, x16, #0xf0
  401a1c:	br	x17

0000000000401a20 <isprint@plt>:
  401a20:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #248]
  401a28:	add	x16, x16, #0xf8
  401a2c:	br	x17

0000000000401a30 <strncpy@plt>:
  401a30:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #256]
  401a38:	add	x16, x16, #0x100
  401a3c:	br	x17

0000000000401a40 <isupper@plt>:
  401a40:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #264]
  401a48:	add	x16, x16, #0x108
  401a4c:	br	x17

0000000000401a50 <fputc@plt>:
  401a50:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #272]
  401a58:	add	x16, x16, #0x110
  401a5c:	br	x17

0000000000401a60 <__isoc99_sscanf@plt>:
  401a60:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #280]
  401a68:	add	x16, x16, #0x118
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #288]
  401a78:	add	x16, x16, #0x120
  401a7c:	br	x17

0000000000401a80 <fflush@plt>:
  401a80:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #296]
  401a88:	add	x16, x16, #0x128
  401a8c:	br	x17

0000000000401a90 <pathconf@plt>:
  401a90:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #304]
  401a98:	add	x16, x16, #0x130
  401a9c:	br	x17

0000000000401aa0 <isalpha@plt>:
  401aa0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #312]
  401aa8:	add	x16, x16, #0x138
  401aac:	br	x17

0000000000401ab0 <time@plt>:
  401ab0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #320]
  401ab8:	add	x16, x16, #0x140
  401abc:	br	x17

0000000000401ac0 <_ZdaPv@plt>:
  401ac0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #328]
  401ac8:	add	x16, x16, #0x148
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #336]
  401ad8:	add	x16, x16, #0x150
  401adc:	br	x17

0000000000401ae0 <wcwidth@plt>:
  401ae0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #344]
  401ae8:	add	x16, x16, #0x158
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #352]
  401af8:	add	x16, x16, #0x160
  401afc:	br	x17

0000000000401b00 <__cxa_throw_bad_array_new_length@plt>:
  401b00:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #360]
  401b08:	add	x16, x16, #0x168
  401b0c:	br	x17

0000000000401b10 <strcmp@plt>:
  401b10:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #368]
  401b18:	add	x16, x16, #0x170
  401b1c:	br	x17

0000000000401b20 <fgets@plt>:
  401b20:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #376]
  401b28:	add	x16, x16, #0x178
  401b2c:	br	x17

0000000000401b30 <write@plt>:
  401b30:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #384]
  401b38:	add	x16, x16, #0x180
  401b3c:	br	x17

0000000000401b40 <malloc@plt>:
  401b40:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #392]
  401b48:	add	x16, x16, #0x188
  401b4c:	br	x17

0000000000401b50 <ispunct@plt>:
  401b50:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #400]
  401b58:	add	x16, x16, #0x190
  401b5c:	br	x17

0000000000401b60 <iscntrl@plt>:
  401b60:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #408]
  401b68:	add	x16, x16, #0x198
  401b6c:	br	x17

0000000000401b70 <abort@plt>:
  401b70:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #416]
  401b78:	add	x16, x16, #0x1a0
  401b7c:	br	x17

0000000000401b80 <getenv@plt>:
  401b80:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #424]
  401b88:	add	x16, x16, #0x1a8
  401b8c:	br	x17

0000000000401b90 <strcasecmp@plt>:
  401b90:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #432]
  401b98:	add	x16, x16, #0x1b0
  401b9c:	br	x17

0000000000401ba0 <__gxx_personality_v0@plt>:
  401ba0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #440]
  401ba8:	add	x16, x16, #0x1b8
  401bac:	br	x17

0000000000401bb0 <tan@plt>:
  401bb0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #448]
  401bb8:	add	x16, x16, #0x1c0
  401bbc:	br	x17

0000000000401bc0 <exit@plt>:
  401bc0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #456]
  401bc8:	add	x16, x16, #0x1c8
  401bcc:	br	x17

0000000000401bd0 <fwrite@plt>:
  401bd0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #464]
  401bd8:	add	x16, x16, #0x1d0
  401bdc:	br	x17

0000000000401be0 <_Unwind_Resume@plt>:
  401be0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #472]
  401be8:	add	x16, x16, #0x1d8
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #480]
  401bf8:	add	x16, x16, #0x1e0
  401bfc:	br	x17

0000000000401c00 <fdopen@plt>:
  401c00:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #488]
  401c08:	add	x16, x16, #0x1e8
  401c0c:	br	x17

0000000000401c10 <__gmon_start__@plt>:
  401c10:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #496]
  401c18:	add	x16, x16, #0x1f0
  401c1c:	br	x17

0000000000401c20 <__cxa_pure_virtual@plt>:
  401c20:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #504]
  401c28:	add	x16, x16, #0x1f8
  401c2c:	br	x17

0000000000401c30 <setbuf@plt>:
  401c30:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #512]
  401c38:	add	x16, x16, #0x200
  401c3c:	br	x17

0000000000401c40 <strcat@plt>:
  401c40:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #520]
  401c48:	add	x16, x16, #0x208
  401c4c:	br	x17

0000000000401c50 <fseek@plt>:
  401c50:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #528]
  401c58:	add	x16, x16, #0x210
  401c5c:	br	x17

0000000000401c60 <printf@plt>:
  401c60:	adrp	x16, 446000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #536]
  401c68:	add	x16, x16, #0x218
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <_Znwm@@Base-0x22a54>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x41, lsl #16
  401c94:	movk	x0, #0x560
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x42, lsl #16
  401ca4:	movk	x3, #0x7b08
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x42, lsl #16
  401cb4:	movk	x4, #0x7b88
  401cb8:	bl	4019c0 <__libc_start_main@plt>
  401cbc:	bl	401b70 <abort@plt>
  401cc0:	adrp	x0, 445000 <_ZdlPvm@@Base+0x20880>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <printf@plt+0x70>
  401ccc:	b	401c10 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	stp	x29, x30, [sp, #-32]!
  401cd8:	mov	x29, sp
  401cdc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ce0:	add	x0, x0, #0xf18
  401ce4:	str	x0, [sp, #24]
  401ce8:	ldr	x0, [sp, #24]
  401cec:	str	x0, [sp, #24]
  401cf0:	ldr	x1, [sp, #24]
  401cf4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401cf8:	add	x0, x0, #0xf18
  401cfc:	cmp	x1, x0
  401d00:	b.eq	401d3c <printf@plt+0xdc>  // b.none
  401d04:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  401d08:	add	x0, x0, #0xba8
  401d0c:	ldr	x0, [x0]
  401d10:	str	x0, [sp, #16]
  401d14:	ldr	x0, [sp, #16]
  401d18:	str	x0, [sp, #16]
  401d1c:	ldr	x0, [sp, #16]
  401d20:	cmp	x0, #0x0
  401d24:	b.eq	401d40 <printf@plt+0xe0>  // b.none
  401d28:	ldr	x1, [sp, #16]
  401d2c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d30:	add	x0, x0, #0xf18
  401d34:	blr	x1
  401d38:	b	401d40 <printf@plt+0xe0>
  401d3c:	nop
  401d40:	ldp	x29, x30, [sp], #32
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-48]!
  401d4c:	mov	x29, sp
  401d50:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d54:	add	x0, x0, #0xf18
  401d58:	str	x0, [sp, #40]
  401d5c:	ldr	x0, [sp, #40]
  401d60:	str	x0, [sp, #40]
  401d64:	ldr	x1, [sp, #40]
  401d68:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d6c:	add	x0, x0, #0xf18
  401d70:	sub	x0, x1, x0
  401d74:	asr	x0, x0, #3
  401d78:	lsr	x1, x0, #63
  401d7c:	add	x0, x1, x0
  401d80:	asr	x0, x0, #1
  401d84:	str	x0, [sp, #32]
  401d88:	ldr	x0, [sp, #32]
  401d8c:	cmp	x0, #0x0
  401d90:	b.eq	401dd0 <printf@plt+0x170>  // b.none
  401d94:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  401d98:	add	x0, x0, #0xbb0
  401d9c:	ldr	x0, [x0]
  401da0:	str	x0, [sp, #24]
  401da4:	ldr	x0, [sp, #24]
  401da8:	str	x0, [sp, #24]
  401dac:	ldr	x0, [sp, #24]
  401db0:	cmp	x0, #0x0
  401db4:	b.eq	401dd4 <printf@plt+0x174>  // b.none
  401db8:	ldr	x2, [sp, #24]
  401dbc:	ldr	x1, [sp, #32]
  401dc0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dc4:	add	x0, x0, #0xf18
  401dc8:	blr	x2
  401dcc:	b	401dd4 <printf@plt+0x174>
  401dd0:	nop
  401dd4:	ldp	x29, x30, [sp], #48
  401dd8:	ret
  401ddc:	stp	x29, x30, [sp, #-16]!
  401de0:	mov	x29, sp
  401de4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401de8:	add	x0, x0, #0xf30
  401dec:	ldrb	w0, [x0]
  401df0:	and	x0, x0, #0xff
  401df4:	cmp	x0, #0x0
  401df8:	b.ne	401e14 <printf@plt+0x1b4>  // b.any
  401dfc:	bl	401cd4 <printf@plt+0x74>
  401e00:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e04:	add	x0, x0, #0xf30
  401e08:	mov	w1, #0x1                   	// #1
  401e0c:	strb	w1, [x0]
  401e10:	b	401e18 <printf@plt+0x1b8>
  401e14:	nop
  401e18:	ldp	x29, x30, [sp], #16
  401e1c:	ret
  401e20:	stp	x29, x30, [sp, #-16]!
  401e24:	mov	x29, sp
  401e28:	bl	401d48 <printf@plt+0xe8>
  401e2c:	nop
  401e30:	ldp	x29, x30, [sp], #16
  401e34:	ret
  401e38:	nop
  401e3c:	ret
  401e40:	sub	sp, sp, #0x10
  401e44:	str	w0, [sp, #12]
  401e48:	str	w1, [sp, #8]
  401e4c:	ldr	w1, [sp, #12]
  401e50:	ldr	w0, [sp, #8]
  401e54:	cmp	w1, w0
  401e58:	b.ge	401e64 <printf@plt+0x204>  // b.tcont
  401e5c:	ldr	w0, [sp, #12]
  401e60:	b	401e68 <printf@plt+0x208>
  401e64:	ldr	w0, [sp, #8]
  401e68:	add	sp, sp, #0x10
  401e6c:	ret
  401e70:	sub	sp, sp, #0x10
  401e74:	str	w0, [sp, #12]
  401e78:	str	w1, [sp, #8]
  401e7c:	ldr	w1, [sp, #12]
  401e80:	ldr	w0, [sp, #8]
  401e84:	cmp	w1, w0
  401e88:	b.le	401e94 <printf@plt+0x234>
  401e8c:	ldr	w0, [sp, #12]
  401e90:	b	401e98 <printf@plt+0x238>
  401e94:	ldr	w0, [sp, #8]
  401e98:	add	sp, sp, #0x10
  401e9c:	ret
  401ea0:	sub	sp, sp, #0x10
  401ea4:	str	w0, [sp, #12]
  401ea8:	str	w1, [sp, #8]
  401eac:	str	w2, [sp, #4]
  401eb0:	str	w3, [sp]
  401eb4:	ldr	w1, [sp, #12]
  401eb8:	ldr	w0, [sp]
  401ebc:	cmp	w1, w0
  401ec0:	b.gt	401edc <printf@plt+0x27c>
  401ec4:	ldr	w1, [sp, #8]
  401ec8:	ldr	w0, [sp, #4]
  401ecc:	cmp	w1, w0
  401ed0:	b.lt	401edc <printf@plt+0x27c>  // b.tstop
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	b	401ee0 <printf@plt+0x280>
  401edc:	mov	w0, #0x0                   	// #0
  401ee0:	add	sp, sp, #0x10
  401ee4:	ret
  401ee8:	sub	sp, sp, #0x10
  401eec:	strb	w0, [sp, #15]
  401ef0:	ldrb	w0, [sp, #15]
  401ef4:	cmp	w0, #0x2f
  401ef8:	b.ls	401f10 <printf@plt+0x2b0>  // b.plast
  401efc:	ldrb	w0, [sp, #15]
  401f00:	cmp	w0, #0x39
  401f04:	b.hi	401f10 <printf@plt+0x2b0>  // b.pmore
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	b	401f14 <printf@plt+0x2b4>
  401f10:	mov	w0, #0x0                   	// #0
  401f14:	add	sp, sp, #0x10
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	str	x0, [sp, #24]
  401f28:	str	x1, [sp, #16]
  401f2c:	ldr	x0, [sp, #24]
  401f30:	ldr	x1, [sp, #16]
  401f34:	str	x1, [x0]
  401f38:	ldr	x0, [sp, #24]
  401f3c:	str	xzr, [x0, #8]
  401f40:	ldr	x0, [sp, #24]
  401f44:	str	wzr, [x0, #16]
  401f48:	ldr	x0, [sp, #24]
  401f4c:	str	wzr, [x0, #20]
  401f50:	ldr	x0, [sp, #24]
  401f54:	add	x2, x0, #0x18
  401f58:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  401f5c:	add	x1, x0, #0xbe0
  401f60:	mov	x0, x2
  401f64:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  401f68:	nop
  401f6c:	ldp	x29, x30, [sp], #32
  401f70:	ret
  401f74:	sub	sp, sp, #0x10
  401f78:	str	x0, [sp, #8]
  401f7c:	ldr	x0, [sp, #8]
  401f80:	str	xzr, [x0]
  401f84:	ldr	x0, [sp, #8]
  401f88:	str	xzr, [x0, #8]
  401f8c:	ldr	x0, [sp, #8]
  401f90:	str	xzr, [x0, #16]
  401f94:	nop
  401f98:	add	sp, sp, #0x10
  401f9c:	ret
  401fa0:	sub	sp, sp, #0x10
  401fa4:	str	x0, [sp, #8]
  401fa8:	ldr	x0, [sp, #8]
  401fac:	ldr	x0, [x0, #16]
  401fb0:	cmp	x0, #0x0
  401fb4:	b.eq	401fc8 <printf@plt+0x368>  // b.none
  401fb8:	ldr	x0, [sp, #8]
  401fbc:	ldr	x0, [x0, #16]
  401fc0:	ldr	x0, [x0]
  401fc4:	b	401fcc <printf@plt+0x36c>
  401fc8:	mov	x0, #0x0                   	// #0
  401fcc:	add	sp, sp, #0x10
  401fd0:	ret
  401fd4:	sub	sp, sp, #0x10
  401fd8:	str	x0, [sp, #8]
  401fdc:	ldr	x0, [sp, #8]
  401fe0:	ldr	x1, [x0]
  401fe4:	ldr	x0, [sp, #8]
  401fe8:	str	x1, [x0, #16]
  401fec:	nop
  401ff0:	add	sp, sp, #0x10
  401ff4:	ret
  401ff8:	sub	sp, sp, #0x10
  401ffc:	str	x0, [sp, #8]
  402000:	ldr	x0, [sp, #8]
  402004:	ldr	x0, [x0, #16]
  402008:	cmp	x0, #0x0
  40200c:	b.eq	402024 <printf@plt+0x3c4>  // b.none
  402010:	ldr	x0, [sp, #8]
  402014:	ldr	x0, [x0, #16]
  402018:	ldr	x1, [x0, #8]
  40201c:	ldr	x0, [sp, #8]
  402020:	str	x1, [x0, #16]
  402024:	nop
  402028:	add	sp, sp, #0x10
  40202c:	ret
  402030:	stp	x29, x30, [sp, #-48]!
  402034:	mov	x29, sp
  402038:	stp	x19, x20, [sp, #16]
  40203c:	str	x0, [sp, #40]
  402040:	str	x1, [sp, #32]
  402044:	ldr	x0, [sp, #40]
  402048:	ldr	x0, [x0]
  40204c:	cmp	x0, #0x0
  402050:	b.ne	402088 <printf@plt+0x428>  // b.any
  402054:	mov	x0, #0x28                  	// #40
  402058:	bl	4246c4 <_Znwm@@Base>
  40205c:	mov	x19, x0
  402060:	ldr	x1, [sp, #32]
  402064:	mov	x0, x19
  402068:	bl	401f1c <printf@plt+0x2bc>
  40206c:	ldr	x0, [sp, #40]
  402070:	str	x19, [x0]
  402074:	ldr	x0, [sp, #40]
  402078:	ldr	x1, [x0]
  40207c:	ldr	x0, [sp, #40]
  402080:	str	x1, [x0, #8]
  402084:	b	4020c0 <printf@plt+0x460>
  402088:	mov	x0, #0x28                  	// #40
  40208c:	bl	4246c4 <_Znwm@@Base>
  402090:	mov	x19, x0
  402094:	ldr	x1, [sp, #32]
  402098:	mov	x0, x19
  40209c:	bl	401f1c <printf@plt+0x2bc>
  4020a0:	ldr	x0, [sp, #40]
  4020a4:	ldr	x0, [x0, #8]
  4020a8:	str	x19, [x0, #8]
  4020ac:	ldr	x0, [sp, #40]
  4020b0:	ldr	x0, [x0, #8]
  4020b4:	ldr	x1, [x0, #8]
  4020b8:	ldr	x0, [sp, #40]
  4020bc:	str	x1, [x0, #8]
  4020c0:	ldr	x0, [sp, #40]
  4020c4:	ldr	x1, [x0, #8]
  4020c8:	ldr	x0, [sp, #40]
  4020cc:	str	x1, [x0, #16]
  4020d0:	b	402104 <printf@plt+0x4a4>
  4020d4:	mov	x20, x0
  4020d8:	mov	x1, #0x28                  	// #40
  4020dc:	mov	x0, x19
  4020e0:	bl	424780 <_ZdlPvm@@Base>
  4020e4:	mov	x0, x20
  4020e8:	bl	401be0 <_Unwind_Resume@plt>
  4020ec:	mov	x20, x0
  4020f0:	mov	x1, #0x28                  	// #40
  4020f4:	mov	x0, x19
  4020f8:	bl	424780 <_ZdlPvm@@Base>
  4020fc:	mov	x0, x20
  402100:	bl	401be0 <_Unwind_Resume@plt>
  402104:	ldp	x19, x20, [sp, #16]
  402108:	ldp	x29, x30, [sp], #48
  40210c:	ret
  402110:	stp	x29, x30, [sp, #-32]!
  402114:	mov	x29, sp
  402118:	str	x0, [sp, #24]
  40211c:	str	x1, [sp, #16]
  402120:	ldr	x0, [sp, #24]
  402124:	ldr	x0, [x0, #16]
  402128:	cmp	x0, #0x0
  40212c:	b.eq	402154 <printf@plt+0x4f4>  // b.none
  402130:	ldr	x0, [sp, #24]
  402134:	ldr	x0, [x0, #16]
  402138:	add	x0, x0, #0x18
  40213c:	ldr	x1, [sp, #16]
  402140:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  402144:	ldr	x0, [sp, #24]
  402148:	ldr	x0, [x0, #16]
  40214c:	mov	w1, #0x1                   	// #1
  402150:	str	w1, [x0, #16]
  402154:	nop
  402158:	ldp	x29, x30, [sp], #32
  40215c:	ret
  402160:	sub	sp, sp, #0x10
  402164:	str	x0, [sp, #8]
  402168:	ldr	x0, [sp, #8]
  40216c:	ldr	x0, [x0, #16]
  402170:	cmp	x0, #0x0
  402174:	b.eq	402188 <printf@plt+0x528>  // b.none
  402178:	ldr	x0, [sp, #8]
  40217c:	ldr	x0, [x0, #16]
  402180:	mov	w1, #0x1                   	// #1
  402184:	str	w1, [x0, #20]
  402188:	nop
  40218c:	add	sp, sp, #0x10
  402190:	ret
  402194:	sub	sp, sp, #0x10
  402198:	str	x0, [sp, #8]
  40219c:	ldr	x0, [sp, #8]
  4021a0:	ldr	x0, [x0, #16]
  4021a4:	cmp	x0, #0x0
  4021a8:	b.eq	4021bc <printf@plt+0x55c>  // b.none
  4021ac:	ldr	x0, [sp, #8]
  4021b0:	ldr	x0, [x0, #16]
  4021b4:	ldr	w0, [x0, #20]
  4021b8:	b	4021c0 <printf@plt+0x560>
  4021bc:	mov	w0, #0x0                   	// #0
  4021c0:	add	sp, sp, #0x10
  4021c4:	ret
  4021c8:	sub	sp, sp, #0x10
  4021cc:	str	x0, [sp, #8]
  4021d0:	ldr	x0, [sp, #8]
  4021d4:	ldr	x0, [x0, #16]
  4021d8:	cmp	x0, #0x0
  4021dc:	b.eq	4021f0 <printf@plt+0x590>  // b.none
  4021e0:	ldr	x0, [sp, #8]
  4021e4:	ldr	x0, [x0, #16]
  4021e8:	ldr	w0, [x0, #16]
  4021ec:	b	4021f4 <printf@plt+0x594>
  4021f0:	mov	w0, #0x0                   	// #0
  4021f4:	add	sp, sp, #0x10
  4021f8:	ret
  4021fc:	stp	x29, x30, [sp, #-48]!
  402200:	mov	x29, sp
  402204:	str	x19, [sp, #16]
  402208:	mov	x19, x8
  40220c:	str	x0, [sp, #40]
  402210:	ldr	x0, [sp, #40]
  402214:	ldr	x0, [x0, #16]
  402218:	cmp	x0, #0x0
  40221c:	b.eq	40223c <printf@plt+0x5dc>  // b.none
  402220:	ldr	x0, [sp, #40]
  402224:	ldr	x0, [x0, #16]
  402228:	add	x0, x0, #0x18
  40222c:	mov	x1, x0
  402230:	mov	x0, x19
  402234:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  402238:	b	40224c <printf@plt+0x5ec>
  40223c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402240:	add	x1, x0, #0xbe0
  402244:	mov	x0, x19
  402248:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40224c:	mov	x0, x19
  402250:	ldr	x19, [sp, #16]
  402254:	ldp	x29, x30, [sp], #48
  402258:	ret
  40225c:	stp	x29, x30, [sp, #-48]!
  402260:	mov	x29, sp
  402264:	str	x19, [sp, #16]
  402268:	mov	x19, x8
  40226c:	str	x0, [sp, #40]
  402270:	ldr	x0, [sp, #40]
  402274:	ldr	x0, [x0, #16]
  402278:	cmp	x0, #0x0
  40227c:	b.eq	4022b4 <printf@plt+0x654>  // b.none
  402280:	ldr	x0, [sp, #40]
  402284:	ldr	x0, [x0, #16]
  402288:	ldr	x0, [x0, #8]
  40228c:	cmp	x0, #0x0
  402290:	b.eq	4022b4 <printf@plt+0x654>  // b.none
  402294:	ldr	x0, [sp, #40]
  402298:	ldr	x0, [x0, #16]
  40229c:	ldr	x0, [x0, #8]
  4022a0:	add	x0, x0, #0x18
  4022a4:	mov	x1, x0
  4022a8:	mov	x0, x19
  4022ac:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  4022b0:	b	4022c4 <printf@plt+0x664>
  4022b4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4022b8:	add	x1, x0, #0xbe0
  4022bc:	mov	x0, x19
  4022c0:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  4022c4:	mov	x0, x19
  4022c8:	ldr	x19, [sp, #16]
  4022cc:	ldp	x29, x30, [sp], #48
  4022d0:	ret
  4022d4:	stp	x29, x30, [sp, #-32]!
  4022d8:	mov	x29, sp
  4022dc:	str	x0, [sp, #24]
  4022e0:	ldr	x0, [sp, #24]
  4022e4:	str	xzr, [x0]
  4022e8:	ldr	x0, [sp, #24]
  4022ec:	add	x2, x0, #0x18
  4022f0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4022f4:	add	x0, x0, #0xa8
  4022f8:	ldr	x1, [x0]
  4022fc:	mov	x0, x2
  402300:	bl	410a28 <printf@plt+0xedc8>
  402304:	nop
  402308:	ldp	x29, x30, [sp], #32
  40230c:	ret
  402310:	sub	sp, sp, #0x30
  402314:	str	x0, [sp, #40]
  402318:	str	x1, [sp, #32]
  40231c:	str	w2, [sp, #28]
  402320:	str	w3, [sp, #24]
  402324:	str	w4, [sp, #20]
  402328:	str	w5, [sp, #16]
  40232c:	str	x6, [sp, #8]
  402330:	ldr	x0, [sp, #40]
  402334:	ldr	x1, [sp, #32]
  402338:	str	x1, [x0]
  40233c:	ldr	x0, [sp, #40]
  402340:	ldr	w1, [sp, #28]
  402344:	str	w1, [x0, #8]
  402348:	ldr	x0, [sp, #40]
  40234c:	ldr	w1, [sp, #16]
  402350:	str	w1, [x0, #12]
  402354:	ldr	x0, [sp, #40]
  402358:	ldr	w1, [sp, #24]
  40235c:	str	w1, [x0, #16]
  402360:	ldr	x0, [sp, #40]
  402364:	ldr	w1, [sp, #20]
  402368:	str	w1, [x0, #20]
  40236c:	ldr	x0, [sp, #40]
  402370:	add	x0, x0, #0x18
  402374:	ldr	x1, [sp, #8]
  402378:	ldp	x2, x3, [x1]
  40237c:	stp	x2, x3, [x0]
  402380:	ldp	x2, x3, [x1, #16]
  402384:	stp	x2, x3, [x0, #16]
  402388:	ldr	x1, [x1, #32]
  40238c:	str	x1, [x0, #32]
  402390:	nop
  402394:	add	sp, sp, #0x30
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-32]!
  4023a0:	mov	x29, sp
  4023a4:	str	x0, [sp, #24]
  4023a8:	str	x1, [sp, #16]
  4023ac:	ldr	x0, [sp, #24]
  4023b0:	ldr	x1, [x0]
  4023b4:	ldr	x0, [sp, #16]
  4023b8:	ldr	x0, [x0]
  4023bc:	cmp	x1, x0
  4023c0:	b.ne	402438 <printf@plt+0x7d8>  // b.any
  4023c4:	ldr	x0, [sp, #24]
  4023c8:	ldr	w1, [x0, #8]
  4023cc:	ldr	x0, [sp, #16]
  4023d0:	ldr	w0, [x0, #8]
  4023d4:	cmp	w1, w0
  4023d8:	b.ne	402438 <printf@plt+0x7d8>  // b.any
  4023dc:	ldr	x0, [sp, #24]
  4023e0:	ldr	w1, [x0, #16]
  4023e4:	ldr	x0, [sp, #16]
  4023e8:	ldr	w0, [x0, #16]
  4023ec:	cmp	w1, w0
  4023f0:	b.ne	402438 <printf@plt+0x7d8>  // b.any
  4023f4:	ldr	x0, [sp, #24]
  4023f8:	ldr	w1, [x0, #20]
  4023fc:	ldr	x0, [sp, #16]
  402400:	ldr	w0, [x0, #20]
  402404:	cmp	w1, w0
  402408:	b.ne	402438 <printf@plt+0x7d8>  // b.any
  40240c:	ldr	x0, [sp, #24]
  402410:	add	x2, x0, #0x18
  402414:	ldr	x0, [sp, #16]
  402418:	add	x0, x0, #0x18
  40241c:	mov	x1, x0
  402420:	mov	x0, x2
  402424:	bl	419c6c <printf@plt+0x1800c>
  402428:	cmp	w0, #0x0
  40242c:	b.eq	402438 <printf@plt+0x7d8>  // b.none
  402430:	mov	w0, #0x1                   	// #1
  402434:	b	40243c <printf@plt+0x7dc>
  402438:	mov	w0, #0x0                   	// #0
  40243c:	ldp	x29, x30, [sp], #32
  402440:	ret
  402444:	stp	x29, x30, [sp, #-32]!
  402448:	mov	x29, sp
  40244c:	str	x0, [sp, #24]
  402450:	str	x1, [sp, #16]
  402454:	ldr	x1, [sp, #16]
  402458:	ldr	x0, [sp, #24]
  40245c:	bl	40239c <printf@plt+0x73c>
  402460:	cmp	w0, #0x0
  402464:	cset	w0, eq  // eq = none
  402468:	and	w0, w0, #0xff
  40246c:	ldp	x29, x30, [sp], #32
  402470:	ret
  402474:	sub	sp, sp, #0x10
  402478:	str	x0, [sp, #8]
  40247c:	ldr	x0, [sp, #8]
  402480:	str	xzr, [x0]
  402484:	ldr	x0, [sp, #8]
  402488:	str	wzr, [x0, #8]
  40248c:	ldr	x0, [sp, #8]
  402490:	str	xzr, [x0, #16]
  402494:	nop
  402498:	add	sp, sp, #0x10
  40249c:	ret
  4024a0:	stp	x29, x30, [sp, #-32]!
  4024a4:	mov	x29, sp
  4024a8:	str	x0, [sp, #24]
  4024ac:	str	w1, [sp, #20]
  4024b0:	ldr	x0, [sp, #24]
  4024b4:	str	wzr, [x0, #8]
  4024b8:	ldr	x0, [sp, #24]
  4024bc:	str	xzr, [x0, #16]
  4024c0:	mov	w1, #0x100                 	// #256
  4024c4:	ldr	w0, [sp, #20]
  4024c8:	bl	401e70 <printf@plt+0x210>
  4024cc:	sxtw	x0, w0
  4024d0:	bl	401830 <_Znam@plt>
  4024d4:	mov	x1, x0
  4024d8:	ldr	x0, [sp, #24]
  4024dc:	str	x1, [x0]
  4024e0:	ldr	x0, [sp, #24]
  4024e4:	ldr	x0, [x0]
  4024e8:	cmp	x0, #0x0
  4024ec:	b.ne	402514 <printf@plt+0x8b4>  // b.any
  4024f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4024f4:	add	x3, x0, #0xb38
  4024f8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4024fc:	add	x2, x0, #0xb38
  402500:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  402504:	add	x1, x0, #0xb38
  402508:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40250c:	add	x0, x0, #0xbe8
  402510:	bl	41bfec <printf@plt+0x1a38c>
  402514:	nop
  402518:	ldp	x29, x30, [sp], #32
  40251c:	ret
  402520:	stp	x29, x30, [sp, #-32]!
  402524:	mov	x29, sp
  402528:	str	x0, [sp, #24]
  40252c:	ldr	x0, [sp, #24]
  402530:	ldr	x0, [x0]
  402534:	cmp	x0, #0x0
  402538:	b.eq	402558 <printf@plt+0x8f8>  // b.none
  40253c:	ldr	x0, [sp, #24]
  402540:	ldr	x0, [x0]
  402544:	cmp	x0, #0x0
  402548:	b.eq	402558 <printf@plt+0x8f8>  // b.none
  40254c:	ldr	x0, [sp, #24]
  402550:	ldr	x0, [x0]
  402554:	bl	401ac0 <_ZdaPv@plt>
  402558:	nop
  40255c:	ldp	x29, x30, [sp], #32
  402560:	ret
  402564:	sub	sp, sp, #0x10
  402568:	str	x0, [sp, #8]
  40256c:	ldr	x0, [sp, #8]
  402570:	str	xzr, [x0]
  402574:	ldr	x0, [sp, #8]
  402578:	str	xzr, [x0, #8]
  40257c:	nop
  402580:	add	sp, sp, #0x10
  402584:	ret
  402588:	stp	x29, x30, [sp, #-64]!
  40258c:	mov	x29, sp
  402590:	str	x19, [sp, #16]
  402594:	str	x0, [sp, #40]
  402598:	ldr	x0, [sp, #40]
  40259c:	ldr	x0, [x0]
  4025a0:	cmp	x0, #0x0
  4025a4:	b.eq	4025ec <printf@plt+0x98c>  // b.none
  4025a8:	ldr	x0, [sp, #40]
  4025ac:	ldr	x0, [x0]
  4025b0:	str	x0, [sp, #56]
  4025b4:	ldr	x0, [sp, #40]
  4025b8:	ldr	x0, [x0]
  4025bc:	ldr	x1, [x0, #16]
  4025c0:	ldr	x0, [sp, #40]
  4025c4:	str	x1, [x0]
  4025c8:	ldr	x19, [sp, #56]
  4025cc:	cmp	x19, #0x0
  4025d0:	b.eq	402598 <printf@plt+0x938>  // b.none
  4025d4:	mov	x0, x19
  4025d8:	bl	402520 <printf@plt+0x8c0>
  4025dc:	mov	x1, #0x18                  	// #24
  4025e0:	mov	x0, x19
  4025e4:	bl	424780 <_ZdlPvm@@Base>
  4025e8:	b	402598 <printf@plt+0x938>
  4025ec:	nop
  4025f0:	ldr	x19, [sp, #16]
  4025f4:	ldp	x29, x30, [sp], #64
  4025f8:	ret
  4025fc:	stp	x29, x30, [sp, #-80]!
  402600:	mov	x29, sp
  402604:	stp	x19, x20, [sp, #16]
  402608:	str	x0, [sp, #56]
  40260c:	str	x1, [sp, #48]
  402610:	str	w2, [sp, #44]
  402614:	str	wzr, [sp, #76]
  402618:	ldr	x0, [sp, #48]
  40261c:	cmp	x0, #0x0
  402620:	b.eq	402630 <printf@plt+0x9d0>  // b.none
  402624:	ldr	w0, [sp, #44]
  402628:	cmp	w0, #0x0
  40262c:	b.ne	402638 <printf@plt+0x9d8>  // b.any
  402630:	mov	x0, #0x0                   	// #0
  402634:	b	4027e8 <printf@plt+0xb88>
  402638:	ldr	x0, [sp, #56]
  40263c:	ldr	x0, [x0, #8]
  402640:	cmp	x0, #0x0
  402644:	b.ne	402684 <printf@plt+0xa24>  // b.any
  402648:	mov	x0, #0x18                  	// #24
  40264c:	bl	4246c4 <_Znwm@@Base>
  402650:	mov	x19, x0
  402654:	ldr	w0, [sp, #44]
  402658:	add	w0, w0, #0x1
  40265c:	mov	w1, w0
  402660:	mov	x0, x19
  402664:	bl	4024a0 <printf@plt+0x840>
  402668:	ldr	x0, [sp, #56]
  40266c:	str	x19, [x0, #8]
  402670:	ldr	x0, [sp, #56]
  402674:	ldr	x1, [x0, #8]
  402678:	ldr	x0, [sp, #56]
  40267c:	str	x1, [x0]
  402680:	b	4026e8 <printf@plt+0xa88>
  402684:	ldr	x0, [sp, #56]
  402688:	ldr	x0, [x0, #8]
  40268c:	ldr	w0, [x0, #8]
  402690:	mov	w1, w0
  402694:	ldr	w0, [sp, #44]
  402698:	add	w0, w1, w0
  40269c:	add	w0, w0, #0x1
  4026a0:	cmp	w0, #0x100
  4026a4:	b.ls	4026e8 <printf@plt+0xa88>  // b.plast
  4026a8:	mov	x0, #0x18                  	// #24
  4026ac:	bl	4246c4 <_Znwm@@Base>
  4026b0:	mov	x19, x0
  4026b4:	ldr	w0, [sp, #44]
  4026b8:	add	w0, w0, #0x1
  4026bc:	mov	w1, w0
  4026c0:	mov	x0, x19
  4026c4:	bl	4024a0 <printf@plt+0x840>
  4026c8:	ldr	x0, [sp, #56]
  4026cc:	ldr	x0, [x0, #8]
  4026d0:	str	x19, [x0, #16]
  4026d4:	ldr	x0, [sp, #56]
  4026d8:	ldr	x0, [x0, #8]
  4026dc:	ldr	x1, [x0, #16]
  4026e0:	ldr	x0, [sp, #56]
  4026e4:	str	x1, [x0, #8]
  4026e8:	ldr	x0, [sp, #56]
  4026ec:	ldr	x0, [x0, #8]
  4026f0:	ldr	w0, [x0, #8]
  4026f4:	str	w0, [sp, #72]
  4026f8:	ldrsw	x0, [sp, #76]
  4026fc:	ldr	x1, [sp, #48]
  402700:	add	x1, x1, x0
  402704:	ldr	x0, [sp, #56]
  402708:	ldr	x0, [x0, #8]
  40270c:	ldr	x2, [x0]
  402710:	ldr	x0, [sp, #56]
  402714:	ldr	x0, [x0, #8]
  402718:	ldr	w0, [x0, #8]
  40271c:	sxtw	x0, w0
  402720:	add	x0, x2, x0
  402724:	ldrb	w1, [x1]
  402728:	strb	w1, [x0]
  40272c:	ldr	x0, [sp, #56]
  402730:	ldr	x0, [x0, #8]
  402734:	ldr	w1, [x0, #8]
  402738:	add	w1, w1, #0x1
  40273c:	str	w1, [x0, #8]
  402740:	ldr	w0, [sp, #76]
  402744:	add	w0, w0, #0x1
  402748:	str	w0, [sp, #76]
  40274c:	ldr	w0, [sp, #44]
  402750:	sub	w0, w0, #0x1
  402754:	str	w0, [sp, #44]
  402758:	ldr	w0, [sp, #44]
  40275c:	cmp	w0, #0x0
  402760:	b.eq	402768 <printf@plt+0xb08>  // b.none
  402764:	b	4026f8 <printf@plt+0xa98>
  402768:	ldr	x0, [sp, #56]
  40276c:	ldr	x0, [x0, #8]
  402770:	ldr	x1, [x0]
  402774:	ldr	x0, [sp, #56]
  402778:	ldr	x0, [x0, #8]
  40277c:	ldr	w0, [x0, #8]
  402780:	sxtw	x0, w0
  402784:	add	x0, x1, x0
  402788:	strb	wzr, [x0]
  40278c:	ldr	x0, [sp, #56]
  402790:	ldr	x0, [x0, #8]
  402794:	ldr	w1, [x0, #8]
  402798:	add	w1, w1, #0x1
  40279c:	str	w1, [x0, #8]
  4027a0:	ldr	x0, [sp, #56]
  4027a4:	ldr	x0, [x0, #8]
  4027a8:	ldr	x1, [x0]
  4027ac:	ldr	w0, [sp, #72]
  4027b0:	add	x0, x1, x0
  4027b4:	b	4027e8 <printf@plt+0xb88>
  4027b8:	mov	x20, x0
  4027bc:	mov	x1, #0x18                  	// #24
  4027c0:	mov	x0, x19
  4027c4:	bl	424780 <_ZdlPvm@@Base>
  4027c8:	mov	x0, x20
  4027cc:	bl	401be0 <_Unwind_Resume@plt>
  4027d0:	mov	x20, x0
  4027d4:	mov	x1, #0x18                  	// #24
  4027d8:	mov	x0, x19
  4027dc:	bl	424780 <_ZdlPvm@@Base>
  4027e0:	mov	x0, x20
  4027e4:	bl	401be0 <_Unwind_Resume@plt>
  4027e8:	ldp	x19, x20, [sp, #16]
  4027ec:	ldp	x29, x30, [sp], #80
  4027f0:	ret
  4027f4:	stp	x29, x30, [sp, #-48]!
  4027f8:	mov	x29, sp
  4027fc:	str	x19, [sp, #16]
  402800:	str	x0, [sp, #40]
  402804:	str	x1, [sp, #32]
  402808:	ldr	x0, [sp, #32]
  40280c:	bl	410b6c <printf@plt+0xef0c>
  402810:	mov	x19, x0
  402814:	ldr	x0, [sp, #32]
  402818:	bl	410b30 <printf@plt+0xeed0>
  40281c:	mov	w2, w0
  402820:	mov	x1, x19
  402824:	ldr	x0, [sp, #40]
  402828:	bl	4025fc <printf@plt+0x99c>
  40282c:	ldr	x19, [sp, #16]
  402830:	ldp	x29, x30, [sp], #48
  402834:	ret
  402838:	sub	sp, sp, #0x30
  40283c:	str	x0, [sp, #40]
  402840:	str	x1, [sp, #32]
  402844:	str	x2, [sp, #24]
  402848:	str	w3, [sp, #20]
  40284c:	str	w4, [sp, #16]
  402850:	str	w5, [sp, #12]
  402854:	str	w6, [sp, #8]
  402858:	str	w7, [sp, #4]
  40285c:	ldr	x0, [sp, #40]
  402860:	ldr	x1, [sp, #32]
  402864:	ldp	x2, x3, [x1]
  402868:	stp	x2, x3, [x0]
  40286c:	ldp	x2, x3, [x1, #16]
  402870:	stp	x2, x3, [x0, #16]
  402874:	ldp	x2, x3, [x1, #32]
  402878:	stp	x2, x3, [x0, #32]
  40287c:	ldp	x2, x3, [x1, #48]
  402880:	stp	x2, x3, [x0, #48]
  402884:	ldr	x0, [sp, #40]
  402888:	ldr	x1, [sp, #24]
  40288c:	str	x1, [x0, #64]
  402890:	ldr	w1, [sp, #20]
  402894:	ldr	x0, [sp, #40]
  402898:	str	w1, [x0, #72]
  40289c:	ldr	x0, [sp, #40]
  4028a0:	ldr	w1, [sp, #16]
  4028a4:	str	w1, [x0, #76]
  4028a8:	ldr	x0, [sp, #40]
  4028ac:	ldr	w1, [sp, #12]
  4028b0:	str	w1, [x0, #80]
  4028b4:	ldr	x0, [sp, #40]
  4028b8:	ldr	w1, [sp, #8]
  4028bc:	str	w1, [x0, #84]
  4028c0:	ldr	x0, [sp, #40]
  4028c4:	ldr	w1, [sp, #4]
  4028c8:	str	w1, [x0, #88]
  4028cc:	ldrb	w1, [sp, #48]
  4028d0:	ldr	x0, [sp, #40]
  4028d4:	str	w1, [x0, #92]
  4028d8:	ldrb	w1, [sp, #56]
  4028dc:	ldr	x0, [sp, #40]
  4028e0:	str	w1, [x0, #96]
  4028e4:	ldrb	w1, [sp, #64]
  4028e8:	ldr	x0, [sp, #40]
  4028ec:	str	w1, [x0, #100]
  4028f0:	ldrb	w1, [sp, #72]
  4028f4:	ldr	x0, [sp, #40]
  4028f8:	str	w1, [x0, #104]
  4028fc:	ldr	x0, [sp, #40]
  402900:	ldr	w1, [sp, #80]
  402904:	str	w1, [x0, #108]
  402908:	ldr	x0, [sp, #40]
  40290c:	str	xzr, [x0, #112]
  402910:	nop
  402914:	add	sp, sp, #0x30
  402918:	ret
  40291c:	stp	x29, x30, [sp, #-32]!
  402920:	mov	x29, sp
  402924:	str	x0, [sp, #24]
  402928:	ldr	x0, [sp, #24]
  40292c:	bl	4022d4 <printf@plt+0x674>
  402930:	ldr	x0, [sp, #24]
  402934:	str	xzr, [x0, #64]
  402938:	ldr	x0, [sp, #24]
  40293c:	str	wzr, [x0, #72]
  402940:	ldr	x0, [sp, #24]
  402944:	mov	w1, #0xffffffff            	// #-1
  402948:	str	w1, [x0, #76]
  40294c:	ldr	x0, [sp, #24]
  402950:	mov	w1, #0xffffffff            	// #-1
  402954:	str	w1, [x0, #80]
  402958:	ldr	x0, [sp, #24]
  40295c:	mov	w1, #0xffffffff            	// #-1
  402960:	str	w1, [x0, #84]
  402964:	ldr	x0, [sp, #24]
  402968:	mov	w1, #0xffffffff            	// #-1
  40296c:	str	w1, [x0, #88]
  402970:	ldr	x0, [sp, #24]
  402974:	str	wzr, [x0, #92]
  402978:	ldr	x0, [sp, #24]
  40297c:	str	wzr, [x0, #100]
  402980:	ldr	x0, [sp, #24]
  402984:	str	wzr, [x0, #104]
  402988:	ldr	x0, [sp, #24]
  40298c:	str	wzr, [x0, #108]
  402990:	ldr	x0, [sp, #24]
  402994:	str	xzr, [x0, #112]
  402998:	nop
  40299c:	ldp	x29, x30, [sp], #32
  4029a0:	ret
  4029a4:	stp	x29, x30, [sp, #-48]!
  4029a8:	mov	x29, sp
  4029ac:	str	x19, [sp, #16]
  4029b0:	str	x0, [sp, #40]
  4029b4:	ldr	x0, [sp, #40]
  4029b8:	ldr	x0, [x0, #112]
  4029bc:	cmp	x0, #0x0
  4029c0:	b.eq	4029e8 <printf@plt+0xd88>  // b.none
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	ldr	x19, [x0, #112]
  4029cc:	cmp	x19, #0x0
  4029d0:	b.eq	4029e8 <printf@plt+0xd88>  // b.none
  4029d4:	mov	x0, x19
  4029d8:	bl	411580 <printf@plt+0xf920>
  4029dc:	mov	x1, #0x30                  	// #48
  4029e0:	mov	x0, x19
  4029e4:	bl	424780 <_ZdlPvm@@Base>
  4029e8:	ldr	x0, [sp, #40]
  4029ec:	bl	410ebc <printf@plt+0xf25c>
  4029f0:	nop
  4029f4:	ldr	x19, [sp, #16]
  4029f8:	ldp	x29, x30, [sp], #48
  4029fc:	ret
  402a00:	sub	sp, sp, #0x90
  402a04:	stp	x29, x30, [sp, #48]
  402a08:	add	x29, sp, #0x30
  402a0c:	str	x19, [sp, #64]
  402a10:	str	x0, [sp, #120]
  402a14:	str	x1, [sp, #112]
  402a18:	str	x2, [sp, #104]
  402a1c:	str	w3, [sp, #100]
  402a20:	str	w4, [sp, #96]
  402a24:	str	w5, [sp, #92]
  402a28:	str	w6, [sp, #88]
  402a2c:	str	w7, [sp, #84]
  402a30:	mov	x0, #0x78                  	// #120
  402a34:	bl	4246c4 <_Znwm@@Base>
  402a38:	mov	x19, x0
  402a3c:	str	wzr, [sp, #32]
  402a40:	strb	wzr, [sp, #24]
  402a44:	strb	wzr, [sp, #16]
  402a48:	strb	wzr, [sp, #8]
  402a4c:	strb	wzr, [sp]
  402a50:	ldr	w7, [sp, #84]
  402a54:	ldr	w6, [sp, #88]
  402a58:	ldr	w5, [sp, #92]
  402a5c:	ldr	w4, [sp, #96]
  402a60:	ldr	w3, [sp, #100]
  402a64:	ldr	x2, [sp, #104]
  402a68:	ldr	x1, [sp, #112]
  402a6c:	mov	x0, x19
  402a70:	bl	402838 <printf@plt+0xbd8>
  402a74:	str	x19, [sp, #136]
  402a78:	ldr	x1, [sp, #120]
  402a7c:	ldr	x0, [sp, #136]
  402a80:	mov	x3, x1
  402a84:	mov	x1, x0
  402a88:	mov	x0, #0x78                  	// #120
  402a8c:	mov	x2, x0
  402a90:	mov	x0, x3
  402a94:	bl	401850 <memcpy@plt>
  402a98:	ldr	x19, [sp, #136]
  402a9c:	cmp	x19, #0x0
  402aa0:	b.eq	402ab8 <printf@plt+0xe58>  // b.none
  402aa4:	mov	x0, x19
  402aa8:	bl	4029a4 <printf@plt+0xd44>
  402aac:	mov	x1, #0x78                  	// #120
  402ab0:	mov	x0, x19
  402ab4:	bl	424780 <_ZdlPvm@@Base>
  402ab8:	nop
  402abc:	ldr	x19, [sp, #64]
  402ac0:	ldp	x29, x30, [sp, #48]
  402ac4:	add	sp, sp, #0x90
  402ac8:	ret
  402acc:	sub	sp, sp, #0x90
  402ad0:	stp	x29, x30, [sp, #48]
  402ad4:	add	x29, sp, #0x30
  402ad8:	str	x19, [sp, #64]
  402adc:	str	x0, [sp, #120]
  402ae0:	str	x1, [sp, #112]
  402ae4:	str	x2, [sp, #104]
  402ae8:	str	w3, [sp, #100]
  402aec:	str	w4, [sp, #96]
  402af0:	str	w5, [sp, #92]
  402af4:	str	w6, [sp, #88]
  402af8:	str	w7, [sp, #84]
  402afc:	mov	x0, #0x78                  	// #120
  402b00:	bl	4246c4 <_Znwm@@Base>
  402b04:	mov	x19, x0
  402b08:	str	wzr, [sp, #32]
  402b0c:	strb	wzr, [sp, #24]
  402b10:	mov	w0, #0x1                   	// #1
  402b14:	strb	w0, [sp, #16]
  402b18:	strb	wzr, [sp, #8]
  402b1c:	strb	wzr, [sp]
  402b20:	ldr	w7, [sp, #84]
  402b24:	ldr	w6, [sp, #88]
  402b28:	ldr	w5, [sp, #92]
  402b2c:	ldr	w4, [sp, #96]
  402b30:	ldr	w3, [sp, #100]
  402b34:	ldr	x2, [sp, #104]
  402b38:	ldr	x1, [sp, #112]
  402b3c:	mov	x0, x19
  402b40:	bl	402838 <printf@plt+0xbd8>
  402b44:	str	x19, [sp, #136]
  402b48:	ldr	x1, [sp, #120]
  402b4c:	ldr	x0, [sp, #136]
  402b50:	mov	x3, x1
  402b54:	mov	x1, x0
  402b58:	mov	x0, #0x78                  	// #120
  402b5c:	mov	x2, x0
  402b60:	mov	x0, x3
  402b64:	bl	401850 <memcpy@plt>
  402b68:	ldr	x19, [sp, #136]
  402b6c:	cmp	x19, #0x0
  402b70:	b.eq	402b88 <printf@plt+0xf28>  // b.none
  402b74:	mov	x0, x19
  402b78:	bl	4029a4 <printf@plt+0xd44>
  402b7c:	mov	x1, #0x78                  	// #120
  402b80:	mov	x0, x19
  402b84:	bl	424780 <_ZdlPvm@@Base>
  402b88:	nop
  402b8c:	ldr	x19, [sp, #64]
  402b90:	ldp	x29, x30, [sp, #48]
  402b94:	add	sp, sp, #0x90
  402b98:	ret
  402b9c:	sub	sp, sp, #0x90
  402ba0:	stp	x29, x30, [sp, #48]
  402ba4:	add	x29, sp, #0x30
  402ba8:	str	x19, [sp, #64]
  402bac:	str	x0, [sp, #120]
  402bb0:	str	x1, [sp, #112]
  402bb4:	str	w2, [sp, #108]
  402bb8:	str	w3, [sp, #104]
  402bbc:	str	w4, [sp, #100]
  402bc0:	str	w5, [sp, #96]
  402bc4:	str	w6, [sp, #92]
  402bc8:	mov	x0, #0x78                  	// #120
  402bcc:	bl	4246c4 <_Znwm@@Base>
  402bd0:	mov	x19, x0
  402bd4:	ldr	w0, [sp, #92]
  402bd8:	str	w0, [sp, #32]
  402bdc:	mov	w0, #0x1                   	// #1
  402be0:	strb	w0, [sp, #24]
  402be4:	strb	wzr, [sp, #16]
  402be8:	strb	wzr, [sp, #8]
  402bec:	strb	wzr, [sp]
  402bf0:	ldr	w7, [sp, #96]
  402bf4:	ldr	w6, [sp, #100]
  402bf8:	ldr	w5, [sp, #104]
  402bfc:	ldr	w4, [sp, #108]
  402c00:	mov	w3, #0x0                   	// #0
  402c04:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402c08:	add	x2, x0, #0xbe0
  402c0c:	ldr	x1, [sp, #112]
  402c10:	mov	x0, x19
  402c14:	bl	402838 <printf@plt+0xbd8>
  402c18:	str	x19, [sp, #136]
  402c1c:	ldr	x1, [sp, #120]
  402c20:	ldr	x0, [sp, #136]
  402c24:	mov	x3, x1
  402c28:	mov	x1, x0
  402c2c:	mov	x0, #0x78                  	// #120
  402c30:	mov	x2, x0
  402c34:	mov	x0, x3
  402c38:	bl	401850 <memcpy@plt>
  402c3c:	ldr	x19, [sp, #136]
  402c40:	cmp	x19, #0x0
  402c44:	b.eq	402c5c <printf@plt+0xffc>  // b.none
  402c48:	mov	x0, x19
  402c4c:	bl	4029a4 <printf@plt+0xd44>
  402c50:	mov	x1, #0x78                  	// #120
  402c54:	mov	x0, x19
  402c58:	bl	424780 <_ZdlPvm@@Base>
  402c5c:	nop
  402c60:	ldr	x19, [sp, #64]
  402c64:	ldp	x29, x30, [sp, #48]
  402c68:	add	sp, sp, #0x90
  402c6c:	ret
  402c70:	sub	sp, sp, #0x90
  402c74:	stp	x29, x30, [sp, #48]
  402c78:	add	x29, sp, #0x30
  402c7c:	str	x19, [sp, #64]
  402c80:	str	x0, [sp, #120]
  402c84:	str	x1, [sp, #112]
  402c88:	str	x2, [sp, #104]
  402c8c:	str	w3, [sp, #100]
  402c90:	str	w4, [sp, #96]
  402c94:	str	w5, [sp, #92]
  402c98:	str	w6, [sp, #88]
  402c9c:	str	w7, [sp, #84]
  402ca0:	mov	x0, #0x78                  	// #120
  402ca4:	bl	4246c4 <_Znwm@@Base>
  402ca8:	mov	x19, x0
  402cac:	str	wzr, [sp, #32]
  402cb0:	strb	wzr, [sp, #24]
  402cb4:	strb	wzr, [sp, #16]
  402cb8:	mov	w0, #0x1                   	// #1
  402cbc:	strb	w0, [sp, #8]
  402cc0:	mov	w0, #0x1                   	// #1
  402cc4:	strb	w0, [sp]
  402cc8:	ldr	w7, [sp, #84]
  402ccc:	ldr	w6, [sp, #88]
  402cd0:	ldr	w5, [sp, #92]
  402cd4:	ldr	w4, [sp, #96]
  402cd8:	ldr	w3, [sp, #100]
  402cdc:	ldr	x2, [sp, #104]
  402ce0:	ldr	x1, [sp, #112]
  402ce4:	mov	x0, x19
  402ce8:	bl	402838 <printf@plt+0xbd8>
  402cec:	str	x19, [sp, #136]
  402cf0:	ldr	x1, [sp, #120]
  402cf4:	ldr	x0, [sp, #136]
  402cf8:	mov	x3, x1
  402cfc:	mov	x1, x0
  402d00:	mov	x0, #0x78                  	// #120
  402d04:	mov	x2, x0
  402d08:	mov	x0, x3
  402d0c:	bl	401850 <memcpy@plt>
  402d10:	ldr	x19, [sp, #136]
  402d14:	cmp	x19, #0x0
  402d18:	b.eq	402d30 <printf@plt+0x10d0>  // b.none
  402d1c:	mov	x0, x19
  402d20:	bl	4029a4 <printf@plt+0xd44>
  402d24:	mov	x1, #0x78                  	// #120
  402d28:	mov	x0, x19
  402d2c:	bl	424780 <_ZdlPvm@@Base>
  402d30:	nop
  402d34:	ldr	x19, [sp, #64]
  402d38:	ldp	x29, x30, [sp, #48]
  402d3c:	add	sp, sp, #0x90
  402d40:	ret
  402d44:	sub	sp, sp, #0x90
  402d48:	stp	x29, x30, [sp, #48]
  402d4c:	add	x29, sp, #0x30
  402d50:	str	x19, [sp, #64]
  402d54:	str	x0, [sp, #120]
  402d58:	str	x1, [sp, #112]
  402d5c:	str	x2, [sp, #104]
  402d60:	str	w3, [sp, #100]
  402d64:	str	w4, [sp, #96]
  402d68:	str	w5, [sp, #92]
  402d6c:	str	w6, [sp, #88]
  402d70:	str	w7, [sp, #84]
  402d74:	mov	x0, #0x78                  	// #120
  402d78:	bl	4246c4 <_Znwm@@Base>
  402d7c:	mov	x19, x0
  402d80:	str	wzr, [sp, #32]
  402d84:	strb	wzr, [sp, #24]
  402d88:	strb	wzr, [sp, #16]
  402d8c:	strb	wzr, [sp, #8]
  402d90:	mov	w0, #0x1                   	// #1
  402d94:	strb	w0, [sp]
  402d98:	ldr	w7, [sp, #84]
  402d9c:	ldr	w6, [sp, #88]
  402da0:	ldr	w5, [sp, #92]
  402da4:	ldr	w4, [sp, #96]
  402da8:	ldr	w3, [sp, #100]
  402dac:	ldr	x2, [sp, #104]
  402db0:	ldr	x1, [sp, #112]
  402db4:	mov	x0, x19
  402db8:	bl	402838 <printf@plt+0xbd8>
  402dbc:	str	x19, [sp, #136]
  402dc0:	ldr	x1, [sp, #120]
  402dc4:	ldr	x0, [sp, #136]
  402dc8:	mov	x3, x1
  402dcc:	mov	x1, x0
  402dd0:	mov	x0, #0x78                  	// #120
  402dd4:	mov	x2, x0
  402dd8:	mov	x0, x3
  402ddc:	bl	401850 <memcpy@plt>
  402de0:	ldr	x19, [sp, #136]
  402de4:	cmp	x19, #0x0
  402de8:	b.eq	402e00 <printf@plt+0x11a0>  // b.none
  402dec:	mov	x0, x19
  402df0:	bl	4029a4 <printf@plt+0xd44>
  402df4:	mov	x1, #0x78                  	// #120
  402df8:	mov	x0, x19
  402dfc:	bl	424780 <_ZdlPvm@@Base>
  402e00:	nop
  402e04:	ldr	x19, [sp, #64]
  402e08:	ldp	x29, x30, [sp, #48]
  402e0c:	add	sp, sp, #0x90
  402e10:	ret
  402e14:	sub	sp, sp, #0x10
  402e18:	str	x0, [sp, #8]
  402e1c:	ldr	x0, [sp, #8]
  402e20:	ldr	w0, [x0, #104]
  402e24:	add	sp, sp, #0x10
  402e28:	ret
  402e2c:	sub	sp, sp, #0x10
  402e30:	str	x0, [sp, #8]
  402e34:	ldr	x0, [sp, #8]
  402e38:	ldr	w0, [x0, #92]
  402e3c:	add	sp, sp, #0x10
  402e40:	ret
  402e44:	stp	x29, x30, [sp, #-32]!
  402e48:	mov	x29, sp
  402e4c:	str	x0, [sp, #24]
  402e50:	ldr	x0, [sp, #24]
  402e54:	ldr	w0, [x0, #92]
  402e58:	cmp	w0, #0x0
  402e5c:	b.eq	402e88 <printf@plt+0x1228>  // b.none
  402e60:	ldr	x0, [sp, #24]
  402e64:	ldr	x2, [x0, #64]
  402e68:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402e6c:	add	x1, x0, #0xc00
  402e70:	mov	x0, x2
  402e74:	bl	401b10 <strcmp@plt>
  402e78:	cmp	w0, #0x0
  402e7c:	b.ne	402e88 <printf@plt+0x1228>  // b.any
  402e80:	mov	w0, #0x1                   	// #1
  402e84:	b	402e8c <printf@plt+0x122c>
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	ldp	x29, x30, [sp], #32
  402e90:	ret
  402e94:	stp	x29, x30, [sp, #-32]!
  402e98:	mov	x29, sp
  402e9c:	str	x0, [sp, #24]
  402ea0:	ldr	x0, [sp, #24]
  402ea4:	ldr	w0, [x0, #92]
  402ea8:	cmp	w0, #0x0
  402eac:	b.eq	402ed8 <printf@plt+0x1278>  // b.none
  402eb0:	ldr	x0, [sp, #24]
  402eb4:	ldr	x2, [x0, #64]
  402eb8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402ebc:	add	x1, x0, #0xc10
  402ec0:	mov	x0, x2
  402ec4:	bl	401b10 <strcmp@plt>
  402ec8:	cmp	w0, #0x0
  402ecc:	b.ne	402ed8 <printf@plt+0x1278>  // b.any
  402ed0:	mov	w0, #0x1                   	// #1
  402ed4:	b	402edc <printf@plt+0x127c>
  402ed8:	mov	w0, #0x0                   	// #0
  402edc:	ldp	x29, x30, [sp], #32
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-32]!
  402ee8:	mov	x29, sp
  402eec:	str	x0, [sp, #24]
  402ef0:	ldr	x0, [sp, #24]
  402ef4:	ldr	w0, [x0, #92]
  402ef8:	cmp	w0, #0x0
  402efc:	b.eq	402f28 <printf@plt+0x12c8>  // b.none
  402f00:	ldr	x0, [sp, #24]
  402f04:	ldr	x2, [x0, #64]
  402f08:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402f0c:	add	x1, x0, #0xc20
  402f10:	mov	x0, x2
  402f14:	bl	401b10 <strcmp@plt>
  402f18:	cmp	w0, #0x0
  402f1c:	b.ne	402f28 <printf@plt+0x12c8>  // b.any
  402f20:	mov	w0, #0x1                   	// #1
  402f24:	b	402f2c <printf@plt+0x12cc>
  402f28:	mov	w0, #0x0                   	// #0
  402f2c:	ldp	x29, x30, [sp], #32
  402f30:	ret
  402f34:	stp	x29, x30, [sp, #-32]!
  402f38:	mov	x29, sp
  402f3c:	str	x0, [sp, #24]
  402f40:	ldr	x0, [sp, #24]
  402f44:	ldr	w0, [x0, #92]
  402f48:	cmp	w0, #0x0
  402f4c:	b.eq	402f78 <printf@plt+0x1318>  // b.none
  402f50:	ldr	x0, [sp, #24]
  402f54:	ldr	x2, [x0, #64]
  402f58:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402f5c:	add	x1, x0, #0xc30
  402f60:	mov	x0, x2
  402f64:	bl	401b10 <strcmp@plt>
  402f68:	cmp	w0, #0x0
  402f6c:	b.ne	402f78 <printf@plt+0x1318>  // b.any
  402f70:	mov	w0, #0x1                   	// #1
  402f74:	b	402f7c <printf@plt+0x131c>
  402f78:	mov	w0, #0x0                   	// #0
  402f7c:	ldp	x29, x30, [sp], #32
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-32]!
  402f88:	mov	x29, sp
  402f8c:	str	x0, [sp, #24]
  402f90:	ldr	x0, [sp, #24]
  402f94:	ldr	w0, [x0, #92]
  402f98:	cmp	w0, #0x0
  402f9c:	b.eq	402fdc <printf@plt+0x137c>  // b.none
  402fa0:	ldr	x0, [sp, #24]
  402fa4:	ldr	x3, [x0, #64]
  402fa8:	mov	x2, #0xa                   	// #10
  402fac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  402fb0:	add	x1, x0, #0xc40
  402fb4:	mov	x0, x3
  402fb8:	bl	401a10 <strncmp@plt>
  402fbc:	cmp	w0, #0x0
  402fc0:	b.ne	402fdc <printf@plt+0x137c>  // b.any
  402fc4:	ldr	x0, [sp, #24]
  402fc8:	bl	4034bc <printf@plt+0x185c>
  402fcc:	cmp	w0, #0x0
  402fd0:	b.ne	402fdc <printf@plt+0x137c>  // b.any
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	b	402fe0 <printf@plt+0x1380>
  402fdc:	mov	w0, #0x0                   	// #0
  402fe0:	ldp	x29, x30, [sp], #32
  402fe4:	ret
  402fe8:	stp	x29, x30, [sp, #-32]!
  402fec:	mov	x29, sp
  402ff0:	str	x0, [sp, #24]
  402ff4:	ldr	x0, [sp, #24]
  402ff8:	ldr	w0, [x0, #92]
  402ffc:	cmp	w0, #0x0
  403000:	b.eq	403040 <printf@plt+0x13e0>  // b.none
  403004:	ldr	x0, [sp, #24]
  403008:	ldr	x3, [x0, #64]
  40300c:	mov	x2, #0xa                   	// #10
  403010:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403014:	add	x1, x0, #0xc40
  403018:	mov	x0, x3
  40301c:	bl	401a10 <strncmp@plt>
  403020:	cmp	w0, #0x0
  403024:	b.ne	403040 <printf@plt+0x13e0>  // b.any
  403028:	ldr	x0, [sp, #24]
  40302c:	bl	4034bc <printf@plt+0x185c>
  403030:	cmp	w0, #0x1
  403034:	b.ne	403040 <printf@plt+0x13e0>  // b.any
  403038:	mov	w0, #0x1                   	// #1
  40303c:	b	403044 <printf@plt+0x13e4>
  403040:	mov	w0, #0x0                   	// #0
  403044:	ldp	x29, x30, [sp], #32
  403048:	ret
  40304c:	stp	x29, x30, [sp, #-32]!
  403050:	mov	x29, sp
  403054:	str	x0, [sp, #24]
  403058:	ldr	x0, [sp, #24]
  40305c:	ldr	w0, [x0, #92]
  403060:	cmp	w0, #0x0
  403064:	b.eq	403090 <printf@plt+0x1430>  // b.none
  403068:	ldr	x0, [sp, #24]
  40306c:	ldr	x2, [x0, #64]
  403070:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403074:	add	x1, x0, #0xc50
  403078:	mov	x0, x2
  40307c:	bl	401b10 <strcmp@plt>
  403080:	cmp	w0, #0x0
  403084:	b.ne	403090 <printf@plt+0x1430>  // b.any
  403088:	mov	w0, #0x1                   	// #1
  40308c:	b	403094 <printf@plt+0x1434>
  403090:	mov	w0, #0x0                   	// #0
  403094:	ldp	x29, x30, [sp], #32
  403098:	ret
  40309c:	stp	x29, x30, [sp, #-32]!
  4030a0:	mov	x29, sp
  4030a4:	str	x0, [sp, #24]
  4030a8:	ldr	x0, [sp, #24]
  4030ac:	ldr	w0, [x0, #92]
  4030b0:	cmp	w0, #0x0
  4030b4:	b.eq	4030e4 <printf@plt+0x1484>  // b.none
  4030b8:	ldr	x0, [sp, #24]
  4030bc:	ldr	x3, [x0, #64]
  4030c0:	mov	x2, #0xa                   	// #10
  4030c4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4030c8:	add	x1, x0, #0xc60
  4030cc:	mov	x0, x3
  4030d0:	bl	401a10 <strncmp@plt>
  4030d4:	cmp	w0, #0x0
  4030d8:	b.ne	4030e4 <printf@plt+0x1484>  // b.any
  4030dc:	mov	w0, #0x1                   	// #1
  4030e0:	b	4030e8 <printf@plt+0x1488>
  4030e4:	mov	w0, #0x0                   	// #0
  4030e8:	ldp	x29, x30, [sp], #32
  4030ec:	ret
  4030f0:	stp	x29, x30, [sp, #-32]!
  4030f4:	mov	x29, sp
  4030f8:	str	x0, [sp, #24]
  4030fc:	ldr	x0, [sp, #24]
  403100:	ldr	w0, [x0, #92]
  403104:	cmp	w0, #0x0
  403108:	b.eq	403138 <printf@plt+0x14d8>  // b.none
  40310c:	ldr	x0, [sp, #24]
  403110:	ldr	x3, [x0, #64]
  403114:	mov	x2, #0xb                   	// #11
  403118:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40311c:	add	x1, x0, #0xc70
  403120:	mov	x0, x3
  403124:	bl	401a10 <strncmp@plt>
  403128:	cmp	w0, #0x0
  40312c:	b.ne	403138 <printf@plt+0x14d8>  // b.any
  403130:	mov	w0, #0x1                   	// #1
  403134:	b	40313c <printf@plt+0x14dc>
  403138:	mov	w0, #0x0                   	// #0
  40313c:	ldp	x29, x30, [sp], #32
  403140:	ret
  403144:	stp	x29, x30, [sp, #-32]!
  403148:	mov	x29, sp
  40314c:	str	x0, [sp, #24]
  403150:	ldr	x0, [sp, #24]
  403154:	ldr	w0, [x0, #92]
  403158:	cmp	w0, #0x0
  40315c:	b.eq	40318c <printf@plt+0x152c>  // b.none
  403160:	ldr	x0, [sp, #24]
  403164:	ldr	x3, [x0, #64]
  403168:	mov	x2, #0xb                   	// #11
  40316c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403170:	add	x1, x0, #0xc80
  403174:	mov	x0, x3
  403178:	bl	401a10 <strncmp@plt>
  40317c:	cmp	w0, #0x0
  403180:	b.ne	40318c <printf@plt+0x152c>  // b.any
  403184:	mov	w0, #0x1                   	// #1
  403188:	b	403190 <printf@plt+0x1530>
  40318c:	mov	w0, #0x0                   	// #0
  403190:	ldp	x29, x30, [sp], #32
  403194:	ret
  403198:	stp	x29, x30, [sp, #-32]!
  40319c:	mov	x29, sp
  4031a0:	str	x0, [sp, #24]
  4031a4:	ldr	x0, [sp, #24]
  4031a8:	ldr	w0, [x0, #92]
  4031ac:	cmp	w0, #0x0
  4031b0:	b.eq	4031e0 <printf@plt+0x1580>  // b.none
  4031b4:	ldr	x0, [sp, #24]
  4031b8:	ldr	x3, [x0, #64]
  4031bc:	mov	x2, #0xb                   	// #11
  4031c0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4031c4:	add	x1, x0, #0xc90
  4031c8:	mov	x0, x3
  4031cc:	bl	401a10 <strncmp@plt>
  4031d0:	cmp	w0, #0x0
  4031d4:	b.ne	4031e0 <printf@plt+0x1580>  // b.any
  4031d8:	mov	w0, #0x1                   	// #1
  4031dc:	b	4031e4 <printf@plt+0x1584>
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	ldp	x29, x30, [sp], #32
  4031e8:	ret
  4031ec:	stp	x29, x30, [sp, #-32]!
  4031f0:	mov	x29, sp
  4031f4:	str	x0, [sp, #24]
  4031f8:	ldr	x0, [sp, #24]
  4031fc:	ldr	w0, [x0, #92]
  403200:	cmp	w0, #0x0
  403204:	b.eq	403234 <printf@plt+0x15d4>  // b.none
  403208:	ldr	x0, [sp, #24]
  40320c:	ldr	x3, [x0, #64]
  403210:	mov	x2, #0xb                   	// #11
  403214:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403218:	add	x1, x0, #0xca0
  40321c:	mov	x0, x3
  403220:	bl	401a10 <strncmp@plt>
  403224:	cmp	w0, #0x0
  403228:	b.ne	403234 <printf@plt+0x15d4>  // b.any
  40322c:	mov	w0, #0x1                   	// #1
  403230:	b	403238 <printf@plt+0x15d8>
  403234:	mov	w0, #0x0                   	// #0
  403238:	ldp	x29, x30, [sp], #32
  40323c:	ret
  403240:	stp	x29, x30, [sp, #-32]!
  403244:	mov	x29, sp
  403248:	str	x0, [sp, #24]
  40324c:	ldr	x0, [sp, #24]
  403250:	ldr	w0, [x0, #92]
  403254:	cmp	w0, #0x0
  403258:	b.eq	403288 <printf@plt+0x1628>  // b.none
  40325c:	ldr	x0, [sp, #24]
  403260:	ldr	x3, [x0, #64]
  403264:	mov	x2, #0xb                   	// #11
  403268:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40326c:	add	x1, x0, #0xcb0
  403270:	mov	x0, x3
  403274:	bl	401a10 <strncmp@plt>
  403278:	cmp	w0, #0x0
  40327c:	b.ne	403288 <printf@plt+0x1628>  // b.any
  403280:	mov	w0, #0x1                   	// #1
  403284:	b	40328c <printf@plt+0x162c>
  403288:	mov	w0, #0x0                   	// #0
  40328c:	ldp	x29, x30, [sp], #32
  403290:	ret
  403294:	stp	x29, x30, [sp, #-32]!
  403298:	mov	x29, sp
  40329c:	str	x0, [sp, #24]
  4032a0:	ldr	x0, [sp, #24]
  4032a4:	ldr	w0, [x0, #92]
  4032a8:	cmp	w0, #0x0
  4032ac:	b.eq	4032d8 <printf@plt+0x1678>  // b.none
  4032b0:	ldr	x0, [sp, #24]
  4032b4:	ldr	x2, [x0, #64]
  4032b8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4032bc:	add	x1, x0, #0xcc0
  4032c0:	mov	x0, x2
  4032c4:	bl	401b10 <strcmp@plt>
  4032c8:	cmp	w0, #0x0
  4032cc:	b.ne	4032d8 <printf@plt+0x1678>  // b.any
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	b	4032dc <printf@plt+0x167c>
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	ldp	x29, x30, [sp], #32
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-32]!
  4032e8:	mov	x29, sp
  4032ec:	str	x0, [sp, #24]
  4032f0:	ldr	x0, [sp, #24]
  4032f4:	ldr	w0, [x0, #92]
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	403328 <printf@plt+0x16c8>  // b.none
  403300:	ldr	x0, [sp, #24]
  403304:	ldr	x2, [x0, #64]
  403308:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40330c:	add	x1, x0, #0xcd0
  403310:	mov	x0, x2
  403314:	bl	401b10 <strcmp@plt>
  403318:	cmp	w0, #0x0
  40331c:	b.ne	403328 <printf@plt+0x16c8>  // b.any
  403320:	mov	w0, #0x1                   	// #1
  403324:	b	40332c <printf@plt+0x16cc>
  403328:	mov	w0, #0x0                   	// #0
  40332c:	ldp	x29, x30, [sp], #32
  403330:	ret
  403334:	stp	x29, x30, [sp, #-32]!
  403338:	mov	x29, sp
  40333c:	str	x0, [sp, #24]
  403340:	ldr	x0, [sp, #24]
  403344:	ldr	w0, [x0, #92]
  403348:	cmp	w0, #0x0
  40334c:	b.eq	40337c <printf@plt+0x171c>  // b.none
  403350:	ldr	x0, [sp, #24]
  403354:	ldr	x3, [x0, #64]
  403358:	mov	x2, #0xb                   	// #11
  40335c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403360:	add	x1, x0, #0xce0
  403364:	mov	x0, x3
  403368:	bl	401a10 <strncmp@plt>
  40336c:	cmp	w0, #0x0
  403370:	b.ne	40337c <printf@plt+0x171c>  // b.any
  403374:	mov	w0, #0x1                   	// #1
  403378:	b	403380 <printf@plt+0x1720>
  40337c:	mov	w0, #0x0                   	// #0
  403380:	ldp	x29, x30, [sp], #32
  403384:	ret
  403388:	stp	x29, x30, [sp, #-32]!
  40338c:	mov	x29, sp
  403390:	str	x0, [sp, #24]
  403394:	ldr	x0, [sp, #24]
  403398:	ldr	w0, [x0, #92]
  40339c:	cmp	w0, #0x0
  4033a0:	b.eq	4033d0 <printf@plt+0x1770>  // b.none
  4033a4:	ldr	x0, [sp, #24]
  4033a8:	ldr	x3, [x0, #64]
  4033ac:	mov	x2, #0xb                   	// #11
  4033b0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4033b4:	add	x1, x0, #0xcf0
  4033b8:	mov	x0, x3
  4033bc:	bl	401a10 <strncmp@plt>
  4033c0:	cmp	w0, #0x0
  4033c4:	b.ne	4033d0 <printf@plt+0x1770>  // b.any
  4033c8:	mov	w0, #0x1                   	// #1
  4033cc:	b	4033d4 <printf@plt+0x1774>
  4033d0:	mov	w0, #0x0                   	// #0
  4033d4:	ldp	x29, x30, [sp], #32
  4033d8:	ret
  4033dc:	stp	x29, x30, [sp, #-32]!
  4033e0:	mov	x29, sp
  4033e4:	str	x0, [sp, #24]
  4033e8:	ldr	x0, [sp, #24]
  4033ec:	ldr	w0, [x0, #92]
  4033f0:	cmp	w0, #0x0
  4033f4:	b.eq	403424 <printf@plt+0x17c4>  // b.none
  4033f8:	ldr	x0, [sp, #24]
  4033fc:	ldr	x3, [x0, #64]
  403400:	mov	x2, #0xb                   	// #11
  403404:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403408:	add	x1, x0, #0xd00
  40340c:	mov	x0, x3
  403410:	bl	401a10 <strncmp@plt>
  403414:	cmp	w0, #0x0
  403418:	b.ne	403424 <printf@plt+0x17c4>  // b.any
  40341c:	mov	w0, #0x1                   	// #1
  403420:	b	403428 <printf@plt+0x17c8>
  403424:	mov	w0, #0x0                   	// #0
  403428:	ldp	x29, x30, [sp], #32
  40342c:	ret
  403430:	sub	sp, sp, #0x10
  403434:	str	x0, [sp, #8]
  403438:	ldr	x0, [sp, #8]
  40343c:	ldr	w0, [x0, #96]
  403440:	add	sp, sp, #0x10
  403444:	ret
  403448:	stp	x29, x30, [sp, #-32]!
  40344c:	mov	x29, sp
  403450:	str	x0, [sp, #24]
  403454:	ldr	x0, [sp, #24]
  403458:	bl	402e2c <printf@plt+0x11cc>
  40345c:	cmp	w0, #0x0
  403460:	b.eq	4034b0 <printf@plt+0x1850>  // b.none
  403464:	ldr	x0, [sp, #24]
  403468:	ldr	x0, [x0, #64]
  40346c:	mov	x1, x0
  403470:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403474:	add	x0, x0, #0xd10
  403478:	bl	401b10 <strcmp@plt>
  40347c:	cmp	w0, #0x0
  403480:	b.eq	4034a8 <printf@plt+0x1848>  // b.none
  403484:	ldr	x0, [sp, #24]
  403488:	ldr	x0, [x0, #64]
  40348c:	mov	x2, #0xa                   	// #10
  403490:	mov	x1, x0
  403494:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403498:	add	x0, x0, #0xd20
  40349c:	bl	401a10 <strncmp@plt>
  4034a0:	cmp	w0, #0x0
  4034a4:	b.ne	4034b0 <printf@plt+0x1850>  // b.any
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	b	4034b4 <printf@plt+0x1854>
  4034b0:	mov	w0, #0x0                   	// #0
  4034b4:	ldp	x29, x30, [sp], #32
  4034b8:	ret
  4034bc:	stp	x29, x30, [sp, #-48]!
  4034c0:	mov	x29, sp
  4034c4:	str	x0, [sp, #24]
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	ldr	x0, [x0, #64]
  4034d0:	mov	x2, #0x7                   	// #7
  4034d4:	mov	x1, x0
  4034d8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4034dc:	add	x0, x0, #0xd30
  4034e0:	bl	401a10 <strncmp@plt>
  4034e4:	cmp	w0, #0x0
  4034e8:	b.ne	403584 <printf@plt+0x1924>  // b.any
  4034ec:	ldr	x0, [sp, #24]
  4034f0:	ldr	x0, [x0, #64]
  4034f4:	str	x0, [sp, #40]
  4034f8:	ldr	x0, [sp, #40]
  4034fc:	ldrb	w0, [x0]
  403500:	cmp	w0, #0x0
  403504:	b.eq	40352c <printf@plt+0x18cc>  // b.none
  403508:	ldr	x0, [sp, #40]
  40350c:	ldrb	w0, [x0]
  403510:	bl	4018e0 <isspace@plt>
  403514:	cmp	w0, #0x0
  403518:	b.ne	40352c <printf@plt+0x18cc>  // b.any
  40351c:	ldr	x0, [sp, #40]
  403520:	add	x0, x0, #0x1
  403524:	str	x0, [sp, #40]
  403528:	b	4034f8 <printf@plt+0x1898>
  40352c:	ldr	x0, [sp, #40]
  403530:	ldrb	w0, [x0]
  403534:	cmp	w0, #0x0
  403538:	b.eq	403560 <printf@plt+0x1900>  // b.none
  40353c:	ldr	x0, [sp, #40]
  403540:	ldrb	w0, [x0]
  403544:	bl	4018e0 <isspace@plt>
  403548:	cmp	w0, #0x0
  40354c:	b.eq	403560 <printf@plt+0x1900>  // b.none
  403550:	ldr	x0, [sp, #40]
  403554:	add	x0, x0, #0x1
  403558:	str	x0, [sp, #40]
  40355c:	b	40352c <printf@plt+0x18cc>
  403560:	ldr	x0, [sp, #40]
  403564:	ldrb	w0, [x0]
  403568:	cmp	w0, #0x0
  40356c:	b.ne	403578 <printf@plt+0x1918>  // b.any
  403570:	mov	w0, #0xffffffff            	// #-1
  403574:	b	403588 <printf@plt+0x1928>
  403578:	ldr	x0, [sp, #40]
  40357c:	bl	4019b0 <atoi@plt>
  403580:	b	403588 <printf@plt+0x1928>
  403584:	mov	w0, #0xffffffff            	// #-1
  403588:	ldp	x29, x30, [sp], #48
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-48]!
  403594:	mov	x29, sp
  403598:	str	x0, [sp, #24]
  40359c:	str	x1, [sp, #16]
  4035a0:	ldr	x0, [sp, #24]
  4035a4:	ldr	x0, [x0, #64]
  4035a8:	mov	x2, #0x7                   	// #7
  4035ac:	mov	x1, x0
  4035b0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4035b4:	add	x0, x0, #0xd30
  4035b8:	bl	401a10 <strncmp@plt>
  4035bc:	cmp	w0, #0x0
  4035c0:	b.ne	4036d4 <printf@plt+0x1a74>  // b.any
  4035c4:	ldr	x0, [sp, #24]
  4035c8:	ldr	x0, [x0, #64]
  4035cc:	str	x0, [sp, #40]
  4035d0:	ldr	x0, [sp, #40]
  4035d4:	ldrb	w0, [x0]
  4035d8:	cmp	w0, #0x0
  4035dc:	b.eq	403604 <printf@plt+0x19a4>  // b.none
  4035e0:	ldr	x0, [sp, #40]
  4035e4:	ldrb	w0, [x0]
  4035e8:	bl	4018e0 <isspace@plt>
  4035ec:	cmp	w0, #0x0
  4035f0:	b.ne	403604 <printf@plt+0x19a4>  // b.any
  4035f4:	ldr	x0, [sp, #40]
  4035f8:	add	x0, x0, #0x1
  4035fc:	str	x0, [sp, #40]
  403600:	b	4035d0 <printf@plt+0x1970>
  403604:	ldr	x0, [sp, #40]
  403608:	ldrb	w0, [x0]
  40360c:	cmp	w0, #0x0
  403610:	b.eq	403638 <printf@plt+0x19d8>  // b.none
  403614:	ldr	x0, [sp, #40]
  403618:	ldrb	w0, [x0]
  40361c:	bl	4018e0 <isspace@plt>
  403620:	cmp	w0, #0x0
  403624:	b.eq	403638 <printf@plt+0x19d8>  // b.none
  403628:	ldr	x0, [sp, #40]
  40362c:	add	x0, x0, #0x1
  403630:	str	x0, [sp, #40]
  403634:	b	403604 <printf@plt+0x19a4>
  403638:	ldr	x0, [sp, #40]
  40363c:	ldrb	w1, [x0]
  403640:	ldr	x0, [sp, #16]
  403644:	strb	w1, [x0]
  403648:	ldr	x0, [sp, #40]
  40364c:	ldrb	w0, [x0]
  403650:	cmp	w0, #0x0
  403654:	b.eq	40367c <printf@plt+0x1a1c>  // b.none
  403658:	ldr	x0, [sp, #40]
  40365c:	ldrb	w0, [x0]
  403660:	bl	4018e0 <isspace@plt>
  403664:	cmp	w0, #0x0
  403668:	b.ne	40367c <printf@plt+0x1a1c>  // b.any
  40366c:	ldr	x0, [sp, #40]
  403670:	add	x0, x0, #0x1
  403674:	str	x0, [sp, #40]
  403678:	b	403648 <printf@plt+0x19e8>
  40367c:	ldr	x0, [sp, #40]
  403680:	ldrb	w0, [x0]
  403684:	cmp	w0, #0x0
  403688:	b.eq	4036b0 <printf@plt+0x1a50>  // b.none
  40368c:	ldr	x0, [sp, #40]
  403690:	ldrb	w0, [x0]
  403694:	bl	4018e0 <isspace@plt>
  403698:	cmp	w0, #0x0
  40369c:	b.eq	4036b0 <printf@plt+0x1a50>  // b.none
  4036a0:	ldr	x0, [sp, #40]
  4036a4:	add	x0, x0, #0x1
  4036a8:	str	x0, [sp, #40]
  4036ac:	b	40367c <printf@plt+0x1a1c>
  4036b0:	ldr	x0, [sp, #40]
  4036b4:	ldrb	w0, [x0]
  4036b8:	cmp	w0, #0x0
  4036bc:	b.ne	4036c8 <printf@plt+0x1a68>  // b.any
  4036c0:	mov	w0, #0xffffffff            	// #-1
  4036c4:	b	4036d8 <printf@plt+0x1a78>
  4036c8:	ldr	x0, [sp, #40]
  4036cc:	bl	4019b0 <atoi@plt>
  4036d0:	b	4036d8 <printf@plt+0x1a78>
  4036d4:	mov	w0, #0xffffffff            	// #-1
  4036d8:	ldp	x29, x30, [sp], #48
  4036dc:	ret
  4036e0:	stp	x29, x30, [sp, #-48]!
  4036e4:	mov	x29, sp
  4036e8:	str	x19, [sp, #16]
  4036ec:	str	x0, [sp, #40]
  4036f0:	str	x1, [sp, #32]
  4036f4:	ldr	x0, [sp, #40]
  4036f8:	ldr	x0, [x0, #112]
  4036fc:	cmp	x0, #0x0
  403700:	b.eq	403728 <printf@plt+0x1ac8>  // b.none
  403704:	ldr	x0, [sp, #40]
  403708:	ldr	x19, [x0, #112]
  40370c:	cmp	x19, #0x0
  403710:	b.eq	403728 <printf@plt+0x1ac8>  // b.none
  403714:	mov	x0, x19
  403718:	bl	411580 <printf@plt+0xf920>
  40371c:	mov	x1, #0x30                  	// #48
  403720:	mov	x0, x19
  403724:	bl	424780 <_ZdlPvm@@Base>
  403728:	ldr	x0, [sp, #40]
  40372c:	ldr	x1, [sp, #32]
  403730:	str	x1, [x0, #112]
  403734:	nop
  403738:	ldr	x19, [sp, #16]
  40373c:	ldp	x29, x30, [sp], #48
  403740:	ret
  403744:	sub	sp, sp, #0x10
  403748:	str	x0, [sp, #8]
  40374c:	ldr	x0, [sp, #8]
  403750:	ldr	x0, [x0, #112]
  403754:	add	sp, sp, #0x10
  403758:	ret
  40375c:	sub	sp, sp, #0x10
  403760:	str	x0, [sp, #8]
  403764:	ldr	x0, [sp, #8]
  403768:	str	xzr, [x0]
  40376c:	ldr	x0, [sp, #8]
  403770:	str	xzr, [x0, #8]
  403774:	ldr	x0, [sp, #8]
  403778:	str	xzr, [x0, #16]
  40377c:	ldr	x0, [sp, #8]
  403780:	str	wzr, [x0, #24]
  403784:	ldr	x0, [sp, #8]
  403788:	mov	w1, #0xffffffff            	// #-1
  40378c:	str	w1, [x0, #28]
  403790:	ldr	x0, [sp, #8]
  403794:	mov	w1, #0xffffffff            	// #-1
  403798:	str	w1, [x0, #32]
  40379c:	ldr	x0, [sp, #8]
  4037a0:	mov	w1, #0xffffffff            	// #-1
  4037a4:	str	w1, [x0, #36]
  4037a8:	ldr	x0, [sp, #8]
  4037ac:	mov	w1, #0xffffffff            	// #-1
  4037b0:	str	w1, [x0, #40]
  4037b4:	nop
  4037b8:	add	sp, sp, #0x10
  4037bc:	ret
  4037c0:	sub	sp, sp, #0x30
  4037c4:	str	x0, [sp, #40]
  4037c8:	str	x1, [sp, #32]
  4037cc:	str	w2, [sp, #28]
  4037d0:	str	w3, [sp, #24]
  4037d4:	str	w4, [sp, #20]
  4037d8:	str	w5, [sp, #16]
  4037dc:	str	w6, [sp, #12]
  4037e0:	ldr	x0, [sp, #40]
  4037e4:	str	xzr, [x0]
  4037e8:	ldr	x0, [sp, #40]
  4037ec:	str	xzr, [x0, #8]
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	ldr	x1, [sp, #32]
  4037f8:	str	x1, [x0, #16]
  4037fc:	ldr	x0, [sp, #40]
  403800:	ldr	w1, [sp, #28]
  403804:	str	w1, [x0, #24]
  403808:	ldr	x0, [sp, #40]
  40380c:	ldr	w1, [sp, #24]
  403810:	str	w1, [x0, #28]
  403814:	ldr	x0, [sp, #40]
  403818:	ldr	w1, [sp, #20]
  40381c:	str	w1, [x0, #32]
  403820:	ldr	x0, [sp, #40]
  403824:	ldr	w1, [sp, #16]
  403828:	str	w1, [x0, #36]
  40382c:	ldr	x0, [sp, #40]
  403830:	ldr	w1, [sp, #12]
  403834:	str	w1, [x0, #40]
  403838:	nop
  40383c:	add	sp, sp, #0x30
  403840:	ret
  403844:	stp	x29, x30, [sp, #-48]!
  403848:	mov	x29, sp
  40384c:	str	x19, [sp, #16]
  403850:	str	x0, [sp, #40]
  403854:	ldr	x0, [sp, #40]
  403858:	ldr	x0, [x0, #16]
  40385c:	cmp	x0, #0x0
  403860:	b.eq	403888 <printf@plt+0x1c28>  // b.none
  403864:	ldr	x0, [sp, #40]
  403868:	ldr	x19, [x0, #16]
  40386c:	cmp	x19, #0x0
  403870:	b.eq	403888 <printf@plt+0x1c28>  // b.none
  403874:	mov	x0, x19
  403878:	bl	4029a4 <printf@plt+0xd44>
  40387c:	mov	x1, #0x78                  	// #120
  403880:	mov	x0, x19
  403884:	bl	424780 <_ZdlPvm@@Base>
  403888:	nop
  40388c:	ldr	x19, [sp, #16]
  403890:	ldp	x29, x30, [sp], #48
  403894:	ret
  403898:	sub	sp, sp, #0x10
  40389c:	str	x0, [sp, #8]
  4038a0:	ldr	x0, [sp, #8]
  4038a4:	str	xzr, [x0]
  4038a8:	ldr	x0, [sp, #8]
  4038ac:	str	xzr, [x0, #8]
  4038b0:	ldr	x0, [sp, #8]
  4038b4:	str	xzr, [x0, #16]
  4038b8:	nop
  4038bc:	add	sp, sp, #0x10
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-64]!
  4038c8:	mov	x29, sp
  4038cc:	str	x19, [sp, #16]
  4038d0:	str	x0, [sp, #40]
  4038d4:	ldr	x0, [sp, #40]
  4038d8:	ldr	x0, [x0]
  4038dc:	str	x0, [sp, #56]
  4038e0:	ldr	x0, [sp, #40]
  4038e4:	ldr	x0, [x0]
  4038e8:	str	x0, [sp, #56]
  4038ec:	ldr	x0, [sp, #56]
  4038f0:	cmp	x0, #0x0
  4038f4:	b.eq	40392c <printf@plt+0x1ccc>  // b.none
  4038f8:	ldr	x0, [sp, #40]
  4038fc:	ldr	x0, [x0]
  403900:	ldr	x1, [x0]
  403904:	ldr	x0, [sp, #40]
  403908:	str	x1, [x0]
  40390c:	ldr	x19, [sp, #56]
  403910:	cmp	x19, #0x0
  403914:	b.eq	40392c <printf@plt+0x1ccc>  // b.none
  403918:	mov	x0, x19
  40391c:	bl	403844 <printf@plt+0x1be4>
  403920:	mov	x1, #0x30                  	// #48
  403924:	mov	x0, x19
  403928:	bl	424780 <_ZdlPvm@@Base>
  40392c:	ldr	x0, [sp, #40]
  403930:	ldr	x0, [x0]
  403934:	cmp	x0, #0x0
  403938:	b.eq	403958 <printf@plt+0x1cf8>  // b.none
  40393c:	ldr	x0, [sp, #40]
  403940:	ldr	x1, [x0]
  403944:	ldr	x0, [sp, #40]
  403948:	ldr	x0, [x0, #8]
  40394c:	cmp	x1, x0
  403950:	b.eq	403958 <printf@plt+0x1cf8>  // b.none
  403954:	b	4038e0 <printf@plt+0x1c80>
  403958:	nop
  40395c:	ldr	x19, [sp, #16]
  403960:	ldp	x29, x30, [sp], #64
  403964:	ret
  403968:	stp	x29, x30, [sp, #-48]!
  40396c:	mov	x29, sp
  403970:	str	x0, [sp, #40]
  403974:	str	x1, [sp, #32]
  403978:	str	x2, [sp, #24]
  40397c:	ldr	x0, [sp, #32]
  403980:	ldr	w1, [x0, #24]
  403984:	ldr	x0, [sp, #24]
  403988:	ldr	w0, [x0, #24]
  40398c:	cmp	w1, w0
  403990:	b.ge	40399c <printf@plt+0x1d3c>  // b.tcont
  403994:	mov	w0, #0x1                   	// #1
  403998:	b	403a38 <printf@plt+0x1dd8>
  40399c:	ldr	x0, [sp, #32]
  4039a0:	ldr	w1, [x0, #24]
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	ldr	w0, [x0, #24]
  4039ac:	cmp	w1, w0
  4039b0:	b.le	4039bc <printf@plt+0x1d5c>
  4039b4:	mov	w0, #0x0                   	// #0
  4039b8:	b	403a38 <printf@plt+0x1dd8>
  4039bc:	ldr	x0, [sp, #32]
  4039c0:	ldr	w4, [x0, #28]
  4039c4:	ldr	x0, [sp, #32]
  4039c8:	ldr	w1, [x0, #36]
  4039cc:	ldr	x0, [sp, #24]
  4039d0:	ldr	w2, [x0, #28]
  4039d4:	ldr	x0, [sp, #24]
  4039d8:	ldr	w0, [x0, #36]
  4039dc:	mov	w3, w0
  4039e0:	mov	w0, w4
  4039e4:	bl	401ea0 <printf@plt+0x240>
  4039e8:	cmp	w0, #0x0
  4039ec:	cset	w0, ne  // ne = any
  4039f0:	and	w0, w0, #0xff
  4039f4:	cmp	w0, #0x0
  4039f8:	b.eq	403a1c <printf@plt+0x1dbc>  // b.none
  4039fc:	ldr	x0, [sp, #32]
  403a00:	ldr	w1, [x0, #32]
  403a04:	ldr	x0, [sp, #24]
  403a08:	ldr	w0, [x0, #32]
  403a0c:	cmp	w1, w0
  403a10:	cset	w0, lt  // lt = tstop
  403a14:	and	w0, w0, #0xff
  403a18:	b	403a38 <printf@plt+0x1dd8>
  403a1c:	ldr	x0, [sp, #32]
  403a20:	ldr	w1, [x0, #36]
  403a24:	ldr	x0, [sp, #24]
  403a28:	ldr	w0, [x0, #36]
  403a2c:	cmp	w1, w0
  403a30:	cset	w0, lt  // lt = tstop
  403a34:	and	w0, w0, #0xff
  403a38:	ldp	x29, x30, [sp], #48
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-96]!
  403a44:	mov	x29, sp
  403a48:	str	x19, [sp, #16]
  403a4c:	str	x0, [sp, #72]
  403a50:	str	x1, [sp, #64]
  403a54:	str	w2, [sp, #60]
  403a58:	str	w3, [sp, #56]
  403a5c:	str	w4, [sp, #52]
  403a60:	str	w5, [sp, #48]
  403a64:	str	w6, [sp, #44]
  403a68:	mov	x0, #0x30                  	// #48
  403a6c:	bl	4246c4 <_Znwm@@Base>
  403a70:	mov	x19, x0
  403a74:	ldr	w6, [sp, #44]
  403a78:	ldr	w5, [sp, #48]
  403a7c:	ldr	w4, [sp, #52]
  403a80:	ldr	w3, [sp, #56]
  403a84:	ldr	w2, [sp, #60]
  403a88:	ldr	x1, [sp, #64]
  403a8c:	mov	x0, x19
  403a90:	bl	4037c0 <printf@plt+0x1b60>
  403a94:	str	x19, [sp, #80]
  403a98:	ldr	x0, [sp, #72]
  403a9c:	ldr	x0, [x0]
  403aa0:	cmp	x0, #0x0
  403aa4:	b.ne	403ae8 <printf@plt+0x1e88>  // b.any
  403aa8:	ldr	x0, [sp, #72]
  403aac:	ldr	x1, [sp, #80]
  403ab0:	str	x1, [x0]
  403ab4:	ldr	x0, [sp, #72]
  403ab8:	ldr	x1, [sp, #80]
  403abc:	str	x1, [x0, #8]
  403ac0:	ldr	x0, [sp, #72]
  403ac4:	ldr	x1, [sp, #80]
  403ac8:	str	x1, [x0, #16]
  403acc:	ldr	x0, [sp, #80]
  403ad0:	ldr	x1, [sp, #80]
  403ad4:	str	x1, [x0, #8]
  403ad8:	ldr	x0, [sp, #80]
  403adc:	ldr	x1, [sp, #80]
  403ae0:	str	x1, [x0]
  403ae4:	b	403c1c <printf@plt+0x1fbc>
  403ae8:	ldr	x0, [sp, #72]
  403aec:	ldr	x0, [x0, #8]
  403af0:	str	x0, [sp, #88]
  403af4:	ldr	x0, [sp, #72]
  403af8:	ldr	x0, [x0]
  403afc:	ldr	x1, [sp, #88]
  403b00:	cmp	x1, x0
  403b04:	b.eq	403b28 <printf@plt+0x1ec8>  // b.none
  403b08:	ldr	x2, [sp, #88]
  403b0c:	ldr	x1, [sp, #80]
  403b10:	ldr	x0, [sp, #72]
  403b14:	bl	403968 <printf@plt+0x1d08>
  403b18:	cmp	w0, #0x0
  403b1c:	b.eq	403b28 <printf@plt+0x1ec8>  // b.none
  403b20:	mov	w0, #0x1                   	// #1
  403b24:	b	403b2c <printf@plt+0x1ecc>
  403b28:	mov	w0, #0x0                   	// #0
  403b2c:	cmp	w0, #0x0
  403b30:	b.eq	403b44 <printf@plt+0x1ee4>  // b.none
  403b34:	ldr	x0, [sp, #88]
  403b38:	ldr	x0, [x0, #8]
  403b3c:	str	x0, [sp, #88]
  403b40:	b	403af4 <printf@plt+0x1e94>
  403b44:	ldr	x2, [sp, #88]
  403b48:	ldr	x1, [sp, #80]
  403b4c:	ldr	x0, [sp, #72]
  403b50:	bl	403968 <printf@plt+0x1d08>
  403b54:	cmp	w0, #0x0
  403b58:	cset	w0, ne  // ne = any
  403b5c:	and	w0, w0, #0xff
  403b60:	cmp	w0, #0x0
  403b64:	b.eq	403bc4 <printf@plt+0x1f64>  // b.none
  403b68:	ldr	x0, [sp, #80]
  403b6c:	ldr	x1, [sp, #88]
  403b70:	str	x1, [x0]
  403b74:	ldr	x0, [sp, #88]
  403b78:	ldr	x0, [x0, #8]
  403b7c:	ldr	x1, [sp, #80]
  403b80:	str	x1, [x0]
  403b84:	ldr	x0, [sp, #88]
  403b88:	ldr	x1, [x0, #8]
  403b8c:	ldr	x0, [sp, #80]
  403b90:	str	x1, [x0, #8]
  403b94:	ldr	x0, [sp, #88]
  403b98:	ldr	x1, [sp, #80]
  403b9c:	str	x1, [x0, #8]
  403ba0:	ldr	x0, [sp, #72]
  403ba4:	ldr	x0, [x0]
  403ba8:	ldr	x1, [sp, #88]
  403bac:	cmp	x1, x0
  403bb0:	b.ne	403c1c <printf@plt+0x1fbc>  // b.any
  403bb4:	ldr	x0, [sp, #72]
  403bb8:	ldr	x1, [sp, #80]
  403bbc:	str	x1, [x0]
  403bc0:	b	403c1c <printf@plt+0x1fbc>
  403bc4:	ldr	x0, [sp, #88]
  403bc8:	ldr	x1, [x0]
  403bcc:	ldr	x0, [sp, #80]
  403bd0:	str	x1, [x0]
  403bd4:	ldr	x0, [sp, #80]
  403bd8:	ldr	x1, [sp, #88]
  403bdc:	str	x1, [x0, #8]
  403be0:	ldr	x0, [sp, #88]
  403be4:	ldr	x0, [x0]
  403be8:	ldr	x1, [sp, #80]
  403bec:	str	x1, [x0, #8]
  403bf0:	ldr	x0, [sp, #88]
  403bf4:	ldr	x1, [sp, #80]
  403bf8:	str	x1, [x0]
  403bfc:	ldr	x0, [sp, #72]
  403c00:	ldr	x0, [x0, #8]
  403c04:	ldr	x1, [sp, #88]
  403c08:	cmp	x1, x0
  403c0c:	b.ne	403c1c <printf@plt+0x1fbc>  // b.any
  403c10:	ldr	x0, [sp, #72]
  403c14:	ldr	x1, [sp, #80]
  403c18:	str	x1, [x0, #8]
  403c1c:	nop
  403c20:	ldr	x19, [sp, #16]
  403c24:	ldp	x29, x30, [sp], #96
  403c28:	ret
  403c2c:	stp	x29, x30, [sp, #-64]!
  403c30:	mov	x29, sp
  403c34:	str	x19, [sp, #16]
  403c38:	str	x0, [sp, #40]
  403c3c:	ldr	x0, [sp, #40]
  403c40:	ldr	x0, [x0, #16]
  403c44:	ldr	x0, [x0]
  403c48:	str	x0, [sp, #56]
  403c4c:	ldr	x0, [sp, #40]
  403c50:	ldr	x1, [x0]
  403c54:	ldr	x0, [sp, #40]
  403c58:	ldr	x0, [x0, #8]
  403c5c:	cmp	x1, x0
  403c60:	b.ne	403cb4 <printf@plt+0x2054>  // b.any
  403c64:	ldr	x0, [sp, #40]
  403c68:	str	xzr, [x0]
  403c6c:	ldr	x0, [sp, #40]
  403c70:	ldr	x0, [x0, #8]
  403c74:	cmp	x0, #0x0
  403c78:	b.eq	403ca0 <printf@plt+0x2040>  // b.none
  403c7c:	ldr	x0, [sp, #40]
  403c80:	ldr	x19, [x0, #8]
  403c84:	cmp	x19, #0x0
  403c88:	b.eq	403ca0 <printf@plt+0x2040>  // b.none
  403c8c:	mov	x0, x19
  403c90:	bl	403844 <printf@plt+0x1be4>
  403c94:	mov	x1, #0x30                  	// #48
  403c98:	mov	x0, x19
  403c9c:	bl	424780 <_ZdlPvm@@Base>
  403ca0:	ldr	x0, [sp, #40]
  403ca4:	str	xzr, [x0, #8]
  403ca8:	ldr	x0, [sp, #40]
  403cac:	str	xzr, [x0, #16]
  403cb0:	b	403d50 <printf@plt+0x20f0>
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	ldr	x1, [x0]
  403cbc:	ldr	x0, [sp, #40]
  403cc0:	ldr	x0, [x0, #16]
  403cc4:	cmp	x1, x0
  403cc8:	b.ne	403ce0 <printf@plt+0x2080>  // b.any
  403ccc:	ldr	x0, [sp, #40]
  403cd0:	ldr	x0, [x0]
  403cd4:	ldr	x1, [x0]
  403cd8:	ldr	x0, [sp, #40]
  403cdc:	str	x1, [x0]
  403ce0:	ldr	x0, [sp, #40]
  403ce4:	ldr	x1, [x0, #8]
  403ce8:	ldr	x0, [sp, #40]
  403cec:	ldr	x0, [x0, #16]
  403cf0:	cmp	x1, x0
  403cf4:	b.ne	403d0c <printf@plt+0x20ac>  // b.any
  403cf8:	ldr	x0, [sp, #40]
  403cfc:	ldr	x0, [x0, #8]
  403d00:	ldr	x1, [x0, #8]
  403d04:	ldr	x0, [sp, #40]
  403d08:	str	x1, [x0, #8]
  403d0c:	ldr	x0, [sp, #40]
  403d10:	ldr	x1, [x0, #16]
  403d14:	ldr	x0, [sp, #40]
  403d18:	ldr	x0, [x0, #16]
  403d1c:	ldr	x0, [x0, #8]
  403d20:	ldr	x1, [x1]
  403d24:	str	x1, [x0]
  403d28:	ldr	x0, [sp, #40]
  403d2c:	ldr	x1, [x0, #16]
  403d30:	ldr	x0, [sp, #40]
  403d34:	ldr	x0, [x0, #16]
  403d38:	ldr	x0, [x0]
  403d3c:	ldr	x1, [x1, #8]
  403d40:	str	x1, [x0, #8]
  403d44:	ldr	x0, [sp, #40]
  403d48:	ldr	x1, [sp, #56]
  403d4c:	str	x1, [x0, #16]
  403d50:	nop
  403d54:	ldr	x19, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #64
  403d5c:	ret
  403d60:	sub	sp, sp, #0x10
  403d64:	str	x0, [sp, #8]
  403d68:	ldr	x0, [sp, #8]
  403d6c:	ldr	x1, [x0]
  403d70:	ldr	x0, [sp, #8]
  403d74:	str	x1, [x0, #16]
  403d78:	nop
  403d7c:	add	sp, sp, #0x10
  403d80:	ret
  403d84:	sub	sp, sp, #0x10
  403d88:	str	x0, [sp, #8]
  403d8c:	ldr	x0, [sp, #8]
  403d90:	ldr	x1, [x0, #8]
  403d94:	ldr	x0, [sp, #8]
  403d98:	str	x1, [x0, #16]
  403d9c:	nop
  403da0:	add	sp, sp, #0x10
  403da4:	ret
  403da8:	sub	sp, sp, #0x10
  403dac:	str	x0, [sp, #8]
  403db0:	ldr	x0, [sp, #8]
  403db4:	ldr	x0, [x0]
  403db8:	cmp	x0, #0x0
  403dbc:	cset	w0, eq  // eq = none
  403dc0:	and	w0, w0, #0xff
  403dc4:	add	sp, sp, #0x10
  403dc8:	ret
  403dcc:	sub	sp, sp, #0x10
  403dd0:	str	x0, [sp, #8]
  403dd4:	ldr	x0, [sp, #8]
  403dd8:	ldr	x1, [x0, #16]
  403ddc:	ldr	x0, [sp, #8]
  403de0:	ldr	x0, [x0, #8]
  403de4:	cmp	x1, x0
  403de8:	cset	w0, eq  // eq = none
  403dec:	and	w0, w0, #0xff
  403df0:	add	sp, sp, #0x10
  403df4:	ret
  403df8:	sub	sp, sp, #0x10
  403dfc:	str	x0, [sp, #8]
  403e00:	ldr	x0, [sp, #8]
  403e04:	ldr	x1, [x0, #16]
  403e08:	ldr	x0, [sp, #8]
  403e0c:	ldr	x0, [x0]
  403e10:	cmp	x1, x0
  403e14:	cset	w0, eq  // eq = none
  403e18:	and	w0, w0, #0xff
  403e1c:	add	sp, sp, #0x10
  403e20:	ret
  403e24:	sub	sp, sp, #0x10
  403e28:	str	x0, [sp, #8]
  403e2c:	ldr	x0, [sp, #8]
  403e30:	ldr	x0, [x0, #16]
  403e34:	ldr	x1, [x0, #8]
  403e38:	ldr	x0, [sp, #8]
  403e3c:	str	x1, [x0, #16]
  403e40:	nop
  403e44:	add	sp, sp, #0x10
  403e48:	ret
  403e4c:	sub	sp, sp, #0x10
  403e50:	str	x0, [sp, #8]
  403e54:	ldr	x0, [sp, #8]
  403e58:	ldr	x0, [x0, #16]
  403e5c:	ldr	x1, [x0]
  403e60:	ldr	x0, [sp, #8]
  403e64:	str	x1, [x0, #16]
  403e68:	nop
  403e6c:	add	sp, sp, #0x10
  403e70:	ret
  403e74:	sub	sp, sp, #0x10
  403e78:	str	x0, [sp, #8]
  403e7c:	ldr	x0, [sp, #8]
  403e80:	ldr	x0, [x0, #16]
  403e84:	ldr	x0, [x0, #16]
  403e88:	add	sp, sp, #0x10
  403e8c:	ret
  403e90:	sub	sp, sp, #0x10
  403e94:	str	x0, [sp, #8]
  403e98:	ldr	x0, [sp, #8]
  403e9c:	ldr	x0, [x0, #16]
  403ea0:	ldr	x1, [x0]
  403ea4:	ldr	x0, [sp, #8]
  403ea8:	str	x1, [x0, #16]
  403eac:	ldr	x0, [sp, #8]
  403eb0:	ldr	x1, [x0, #16]
  403eb4:	ldr	x0, [sp, #8]
  403eb8:	ldr	x0, [x0]
  403ebc:	cmp	x1, x0
  403ec0:	b.ne	403ecc <printf@plt+0x226c>  // b.any
  403ec4:	mov	x0, #0x0                   	// #0
  403ec8:	b	403ed8 <printf@plt+0x2278>
  403ecc:	ldr	x0, [sp, #8]
  403ed0:	ldr	x0, [x0, #16]
  403ed4:	ldr	x0, [x0, #16]
  403ed8:	add	sp, sp, #0x10
  403edc:	ret
  403ee0:	sub	sp, sp, #0x10
  403ee4:	str	x0, [sp, #8]
  403ee8:	ldr	x0, [sp, #8]
  403eec:	ldr	x0, [x0, #16]
  403ef0:	ldr	x1, [x0, #8]
  403ef4:	ldr	x0, [sp, #8]
  403ef8:	str	x1, [x0, #16]
  403efc:	ldr	x0, [sp, #8]
  403f00:	ldr	x1, [x0, #16]
  403f04:	ldr	x0, [sp, #8]
  403f08:	ldr	x0, [x0, #8]
  403f0c:	cmp	x1, x0
  403f10:	b.ne	403f1c <printf@plt+0x22bc>  // b.any
  403f14:	mov	x0, #0x0                   	// #0
  403f18:	b	403f28 <printf@plt+0x22c8>
  403f1c:	ldr	x0, [sp, #8]
  403f20:	ldr	x0, [x0, #16]
  403f24:	ldr	x0, [x0, #16]
  403f28:	add	sp, sp, #0x10
  403f2c:	ret
  403f30:	stp	x29, x30, [sp, #-64]!
  403f34:	mov	x29, sp
  403f38:	str	x19, [sp, #16]
  403f3c:	str	x0, [sp, #40]
  403f40:	str	x1, [sp, #32]
  403f44:	ldr	x0, [sp, #40]
  403f48:	bl	403da8 <printf@plt+0x2148>
  403f4c:	cmp	w0, #0x0
  403f50:	cset	w0, ne  // ne = any
  403f54:	and	w0, w0, #0xff
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403f88 <printf@plt+0x2328>  // b.none
  403f60:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  403f64:	add	x3, x0, #0xb38
  403f68:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  403f6c:	add	x2, x0, #0xb38
  403f70:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  403f74:	add	x1, x0, #0xb38
  403f78:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  403f7c:	add	x0, x0, #0xd38
  403f80:	bl	41bfec <printf@plt+0x1a38c>
  403f84:	b	404080 <printf@plt+0x2420>
  403f88:	ldr	x0, [sp, #40]
  403f8c:	ldr	x0, [x0, #16]
  403f90:	cmp	x0, #0x0
  403f94:	b.ne	403fa8 <printf@plt+0x2348>  // b.any
  403f98:	ldr	x0, [sp, #40]
  403f9c:	ldr	x1, [x0]
  403fa0:	ldr	x0, [sp, #40]
  403fa4:	str	x1, [x0, #16]
  403fa8:	mov	x0, #0x30                  	// #48
  403fac:	bl	4246c4 <_Znwm@@Base>
  403fb0:	mov	x19, x0
  403fb4:	ldr	x0, [sp, #40]
  403fb8:	ldr	x0, [x0, #16]
  403fbc:	ldr	w1, [x0, #24]
  403fc0:	ldr	x0, [sp, #40]
  403fc4:	ldr	x0, [x0, #16]
  403fc8:	ldr	w2, [x0, #28]
  403fcc:	ldr	x0, [sp, #40]
  403fd0:	ldr	x0, [x0, #16]
  403fd4:	ldr	w3, [x0, #32]
  403fd8:	ldr	x0, [sp, #40]
  403fdc:	ldr	x0, [x0, #16]
  403fe0:	ldr	w4, [x0, #36]
  403fe4:	ldr	x0, [sp, #40]
  403fe8:	ldr	x0, [x0, #16]
  403fec:	ldr	w0, [x0, #40]
  403ff0:	mov	w6, w0
  403ff4:	mov	w5, w4
  403ff8:	mov	w4, w3
  403ffc:	mov	w3, w2
  404000:	mov	w2, w1
  404004:	ldr	x1, [sp, #32]
  404008:	mov	x0, x19
  40400c:	bl	4037c0 <printf@plt+0x1b60>
  404010:	str	x19, [sp, #56]
  404014:	ldr	x0, [sp, #40]
  404018:	ldr	x1, [x0, #16]
  40401c:	ldr	x0, [sp, #40]
  404020:	ldr	x0, [x0, #8]
  404024:	cmp	x1, x0
  404028:	b.ne	404038 <printf@plt+0x23d8>  // b.any
  40402c:	ldr	x0, [sp, #40]
  404030:	ldr	x1, [sp, #56]
  404034:	str	x1, [x0, #8]
  404038:	ldr	x0, [sp, #40]
  40403c:	ldr	x0, [x0, #16]
  404040:	ldr	x0, [x0]
  404044:	ldr	x1, [sp, #56]
  404048:	str	x1, [x0, #8]
  40404c:	ldr	x0, [sp, #40]
  404050:	ldr	x0, [x0, #16]
  404054:	ldr	x1, [x0]
  404058:	ldr	x0, [sp, #56]
  40405c:	str	x1, [x0]
  404060:	ldr	x0, [sp, #40]
  404064:	ldr	x0, [x0, #16]
  404068:	ldr	x1, [sp, #56]
  40406c:	str	x1, [x0]
  404070:	ldr	x0, [sp, #40]
  404074:	ldr	x1, [x0, #16]
  404078:	ldr	x0, [sp, #56]
  40407c:	str	x1, [x0, #8]
  404080:	nop
  404084:	ldr	x19, [sp, #16]
  404088:	ldp	x29, x30, [sp], #64
  40408c:	ret
  404090:	sub	sp, sp, #0x10
  404094:	str	x0, [sp, #8]
  404098:	str	x1, [sp]
  40409c:	ldr	x0, [sp, #8]
  4040a0:	ldr	x1, [x0]
  4040a4:	ldr	x0, [sp, #8]
  4040a8:	str	x1, [x0, #16]
  4040ac:	ldr	x0, [sp, #8]
  4040b0:	ldr	x1, [x0, #16]
  4040b4:	ldr	x0, [sp, #8]
  4040b8:	ldr	x0, [x0, #8]
  4040bc:	cmp	x1, x0
  4040c0:	b.eq	4040f4 <printf@plt+0x2494>  // b.none
  4040c4:	ldr	x0, [sp, #8]
  4040c8:	ldr	x0, [x0, #16]
  4040cc:	ldr	x0, [x0, #16]
  4040d0:	ldr	x1, [sp]
  4040d4:	cmp	x1, x0
  4040d8:	b.eq	4040f4 <printf@plt+0x2494>  // b.none
  4040dc:	ldr	x0, [sp, #8]
  4040e0:	ldr	x0, [x0, #16]
  4040e4:	ldr	x1, [x0]
  4040e8:	ldr	x0, [sp, #8]
  4040ec:	str	x1, [x0, #16]
  4040f0:	b	4040ac <printf@plt+0x244c>
  4040f4:	nop
  4040f8:	add	sp, sp, #0x10
  4040fc:	ret
  404100:	stp	x29, x30, [sp, #-32]!
  404104:	mov	x29, sp
  404108:	str	x0, [sp, #24]
  40410c:	ldr	x0, [sp, #24]
  404110:	bl	403898 <printf@plt+0x1c38>
  404114:	ldr	x0, [sp, #24]
  404118:	add	x0, x0, #0x18
  40411c:	bl	402564 <printf@plt+0x904>
  404120:	nop
  404124:	ldp	x29, x30, [sp], #32
  404128:	ret
  40412c:	stp	x29, x30, [sp, #-64]!
  404130:	mov	x29, sp
  404134:	stp	x19, x20, [sp, #16]
  404138:	str	x0, [sp, #40]
  40413c:	str	x1, [sp, #32]
  404140:	ldr	x0, [sp, #32]
  404144:	bl	410b30 <printf@plt+0xeed0>
  404148:	cmp	w0, #0x0
  40414c:	cset	w0, gt
  404150:	and	w0, w0, #0xff
  404154:	cmp	w0, #0x0
  404158:	b.eq	4041f4 <printf@plt+0x2594>  // b.none
  40415c:	mov	x0, #0x78                  	// #120
  404160:	bl	4246c4 <_Znwm@@Base>
  404164:	mov	x19, x0
  404168:	mov	x0, x19
  40416c:	bl	40291c <printf@plt+0xcbc>
  404170:	str	x19, [sp, #56]
  404174:	ldr	x0, [sp, #40]
  404178:	bl	403e74 <printf@plt+0x2214>
  40417c:	str	x0, [sp, #48]
  404180:	ldr	x19, [sp, #48]
  404184:	ldr	x0, [sp, #40]
  404188:	add	x0, x0, #0x18
  40418c:	ldr	x1, [sp, #32]
  404190:	bl	4027f4 <printf@plt+0xb94>
  404194:	mov	x20, x0
  404198:	ldr	x0, [sp, #32]
  40419c:	bl	410b30 <printf@plt+0xeed0>
  4041a0:	mov	w8, w0
  4041a4:	ldr	x0, [sp, #48]
  4041a8:	ldr	w1, [x0, #76]
  4041ac:	ldr	x0, [sp, #48]
  4041b0:	ldr	w2, [x0, #80]
  4041b4:	ldr	x0, [sp, #48]
  4041b8:	ldr	w3, [x0, #84]
  4041bc:	ldr	x0, [sp, #48]
  4041c0:	ldr	w0, [x0, #88]
  4041c4:	mov	w7, w0
  4041c8:	mov	w6, w3
  4041cc:	mov	w5, w2
  4041d0:	mov	w4, w1
  4041d4:	mov	w3, w8
  4041d8:	mov	x2, x20
  4041dc:	mov	x1, x19
  4041e0:	ldr	x0, [sp, #56]
  4041e4:	bl	402d44 <printf@plt+0x10e4>
  4041e8:	ldr	x0, [sp, #40]
  4041ec:	ldr	x1, [sp, #56]
  4041f0:	bl	403f30 <printf@plt+0x22d0>
  4041f4:	nop
  4041f8:	ldp	x19, x20, [sp, #16]
  4041fc:	ldp	x29, x30, [sp], #64
  404200:	ret
  404204:	stp	x29, x30, [sp, #-96]!
  404208:	mov	x29, sp
  40420c:	str	x19, [sp, #16]
  404210:	str	x0, [sp, #72]
  404214:	str	x1, [sp, #64]
  404218:	str	x2, [sp, #56]
  40421c:	str	w3, [sp, #52]
  404220:	str	w4, [sp, #48]
  404224:	str	w5, [sp, #44]
  404228:	str	w6, [sp, #40]
  40422c:	str	w7, [sp, #36]
  404230:	ldr	x0, [sp, #56]
  404234:	bl	410b30 <printf@plt+0xeed0>
  404238:	cmp	w0, #0x0
  40423c:	cset	w0, gt
  404240:	and	w0, w0, #0xff
  404244:	cmp	w0, #0x0
  404248:	b.eq	4042c4 <printf@plt+0x2664>  // b.none
  40424c:	mov	x0, #0x78                  	// #120
  404250:	bl	4246c4 <_Znwm@@Base>
  404254:	mov	x19, x0
  404258:	mov	x0, x19
  40425c:	bl	40291c <printf@plt+0xcbc>
  404260:	str	x19, [sp, #88]
  404264:	ldr	x0, [sp, #72]
  404268:	add	x0, x0, #0x18
  40426c:	ldr	x1, [sp, #56]
  404270:	bl	4027f4 <printf@plt+0xb94>
  404274:	mov	x19, x0
  404278:	ldr	x0, [sp, #56]
  40427c:	bl	410b30 <printf@plt+0xeed0>
  404280:	ldr	w7, [sp, #36]
  404284:	ldr	w6, [sp, #40]
  404288:	ldr	w5, [sp, #44]
  40428c:	ldr	w4, [sp, #48]
  404290:	mov	w3, w0
  404294:	mov	x2, x19
  404298:	ldr	x1, [sp, #64]
  40429c:	ldr	x0, [sp, #88]
  4042a0:	bl	402a00 <printf@plt+0xda0>
  4042a4:	ldr	x0, [sp, #72]
  4042a8:	ldr	w6, [sp, #36]
  4042ac:	ldr	w5, [sp, #40]
  4042b0:	ldr	w4, [sp, #44]
  4042b4:	ldr	w3, [sp, #48]
  4042b8:	ldr	w2, [sp, #52]
  4042bc:	ldr	x1, [sp, #88]
  4042c0:	bl	403a40 <printf@plt+0x1de0>
  4042c4:	nop
  4042c8:	ldr	x19, [sp, #16]
  4042cc:	ldp	x29, x30, [sp], #96
  4042d0:	ret
  4042d4:	stp	x29, x30, [sp, #-112]!
  4042d8:	mov	x29, sp
  4042dc:	str	x19, [sp, #16]
  4042e0:	str	x0, [sp, #72]
  4042e4:	str	x1, [sp, #64]
  4042e8:	str	x2, [sp, #56]
  4042ec:	str	w3, [sp, #52]
  4042f0:	str	w4, [sp, #48]
  4042f4:	str	w5, [sp, #44]
  4042f8:	str	w6, [sp, #40]
  4042fc:	str	w7, [sp, #36]
  404300:	ldr	x0, [sp, #56]
  404304:	bl	410b30 <printf@plt+0xeed0>
  404308:	cmp	w0, #0x0
  40430c:	cset	w0, gt
  404310:	and	w0, w0, #0xff
  404314:	cmp	w0, #0x0
  404318:	b.eq	404440 <printf@plt+0x27e0>  // b.none
  40431c:	add	x0, sp, #0x58
  404320:	mov	x8, x0
  404324:	mov	w1, #0x0                   	// #0
  404328:	ldr	x0, [sp, #56]
  40432c:	bl	410c74 <printf@plt+0xf014>
  404330:	add	x0, sp, #0x58
  404334:	bl	410b6c <printf@plt+0xef0c>
  404338:	mov	x3, x0
  40433c:	mov	x2, #0x12                  	// #18
  404340:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404344:	add	x1, x0, #0xd68
  404348:	mov	x0, x3
  40434c:	bl	401a10 <strncmp@plt>
  404350:	cmp	w0, #0x0
  404354:	cset	w0, eq  // eq = none
  404358:	and	w19, w0, #0xff
  40435c:	add	x0, sp, #0x58
  404360:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404364:	cmp	w19, #0x0
  404368:	b.eq	4043c8 <printf@plt+0x2768>  // b.none
  40436c:	mov	x0, #0x78                  	// #120
  404370:	bl	4246c4 <_Znwm@@Base>
  404374:	mov	x19, x0
  404378:	mov	x0, x19
  40437c:	bl	40291c <printf@plt+0xcbc>
  404380:	str	x19, [sp, #104]
  404384:	ldr	x0, [sp, #72]
  404388:	add	x0, x0, #0x18
  40438c:	ldr	x1, [sp, #56]
  404390:	bl	4027f4 <printf@plt+0xb94>
  404394:	mov	x19, x0
  404398:	ldr	x0, [sp, #56]
  40439c:	bl	410b30 <printf@plt+0xeed0>
  4043a0:	ldr	w7, [sp, #36]
  4043a4:	ldr	w6, [sp, #40]
  4043a8:	ldr	w5, [sp, #44]
  4043ac:	ldr	w4, [sp, #48]
  4043b0:	mov	w3, w0
  4043b4:	mov	x2, x19
  4043b8:	ldr	x1, [sp, #64]
  4043bc:	ldr	x0, [sp, #104]
  4043c0:	bl	402c70 <printf@plt+0x1010>
  4043c4:	b	404420 <printf@plt+0x27c0>
  4043c8:	mov	x0, #0x78                  	// #120
  4043cc:	bl	4246c4 <_Znwm@@Base>
  4043d0:	mov	x19, x0
  4043d4:	mov	x0, x19
  4043d8:	bl	40291c <printf@plt+0xcbc>
  4043dc:	str	x19, [sp, #104]
  4043e0:	ldr	x0, [sp, #72]
  4043e4:	add	x0, x0, #0x18
  4043e8:	ldr	x1, [sp, #56]
  4043ec:	bl	4027f4 <printf@plt+0xb94>
  4043f0:	mov	x19, x0
  4043f4:	ldr	x0, [sp, #56]
  4043f8:	bl	410b30 <printf@plt+0xeed0>
  4043fc:	ldr	w7, [sp, #36]
  404400:	ldr	w6, [sp, #40]
  404404:	ldr	w5, [sp, #44]
  404408:	ldr	w4, [sp, #48]
  40440c:	mov	w3, w0
  404410:	mov	x2, x19
  404414:	ldr	x1, [sp, #64]
  404418:	ldr	x0, [sp, #104]
  40441c:	bl	402d44 <printf@plt+0x10e4>
  404420:	ldr	x0, [sp, #72]
  404424:	ldr	w6, [sp, #36]
  404428:	ldr	w5, [sp, #40]
  40442c:	ldr	w4, [sp, #44]
  404430:	ldr	w3, [sp, #48]
  404434:	ldr	w2, [sp, #52]
  404438:	ldr	x1, [sp, #104]
  40443c:	bl	403a40 <printf@plt+0x1de0>
  404440:	nop
  404444:	ldr	x19, [sp, #16]
  404448:	ldp	x29, x30, [sp], #112
  40444c:	ret
  404450:	stp	x29, x30, [sp, #-112]!
  404454:	mov	x29, sp
  404458:	stp	x19, x20, [sp, #16]
  40445c:	stp	x21, x22, [sp, #32]
  404460:	str	x0, [sp, #88]
  404464:	str	x1, [sp, #80]
  404468:	str	w2, [sp, #76]
  40446c:	str	w3, [sp, #72]
  404470:	str	w4, [sp, #68]
  404474:	str	w5, [sp, #64]
  404478:	str	w6, [sp, #60]
  40447c:	str	w7, [sp, #56]
  404480:	ldr	w1, [sp, #68]
  404484:	ldr	w0, [sp, #60]
  404488:	cmp	w1, w0
  40448c:	b.ne	404564 <printf@plt+0x2904>  // b.any
  404490:	mov	x0, #0x78                  	// #120
  404494:	bl	4246c4 <_Znwm@@Base>
  404498:	mov	x19, x0
  40449c:	mov	x0, x19
  4044a0:	bl	40291c <printf@plt+0xcbc>
  4044a4:	str	x19, [sp, #104]
  4044a8:	ldr	w1, [sp, #60]
  4044ac:	ldr	w0, [sp, #68]
  4044b0:	bl	401e40 <printf@plt+0x1e0>
  4044b4:	mov	w19, w0
  4044b8:	ldr	w1, [sp, #64]
  4044bc:	ldr	w0, [sp, #72]
  4044c0:	bl	401e40 <printf@plt+0x1e0>
  4044c4:	mov	w20, w0
  4044c8:	ldr	w1, [sp, #60]
  4044cc:	ldr	w0, [sp, #68]
  4044d0:	bl	401e70 <printf@plt+0x210>
  4044d4:	mov	w21, w0
  4044d8:	ldr	w1, [sp, #64]
  4044dc:	ldr	w0, [sp, #72]
  4044e0:	bl	401e70 <printf@plt+0x210>
  4044e4:	ldr	w6, [sp, #56]
  4044e8:	mov	w5, w0
  4044ec:	mov	w4, w21
  4044f0:	mov	w3, w20
  4044f4:	mov	w2, w19
  4044f8:	ldr	x1, [sp, #80]
  4044fc:	ldr	x0, [sp, #104]
  404500:	bl	402b9c <printf@plt+0xf3c>
  404504:	ldr	x19, [sp, #88]
  404508:	ldr	w1, [sp, #60]
  40450c:	ldr	w0, [sp, #68]
  404510:	bl	401e40 <printf@plt+0x1e0>
  404514:	mov	w20, w0
  404518:	ldr	w1, [sp, #64]
  40451c:	ldr	w0, [sp, #72]
  404520:	bl	401e40 <printf@plt+0x1e0>
  404524:	mov	w21, w0
  404528:	ldr	w1, [sp, #60]
  40452c:	ldr	w0, [sp, #68]
  404530:	bl	401e70 <printf@plt+0x210>
  404534:	mov	w22, w0
  404538:	ldr	w1, [sp, #64]
  40453c:	ldr	w0, [sp, #72]
  404540:	bl	401e70 <printf@plt+0x210>
  404544:	mov	w6, w0
  404548:	mov	w5, w22
  40454c:	mov	w4, w21
  404550:	mov	w3, w20
  404554:	ldr	w2, [sp, #76]
  404558:	ldr	x1, [sp, #104]
  40455c:	mov	x0, x19
  404560:	bl	403a40 <printf@plt+0x1de0>
  404564:	nop
  404568:	ldp	x19, x20, [sp, #16]
  40456c:	ldp	x21, x22, [sp, #32]
  404570:	ldp	x29, x30, [sp], #112
  404574:	ret
  404578:	stp	x29, x30, [sp, #-32]!
  40457c:	mov	x29, sp
  404580:	str	w0, [sp, #28]
  404584:	ldr	w2, [sp, #28]
  404588:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40458c:	add	x1, x0, #0xd80
  404590:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404594:	add	x0, x0, #0xf80
  404598:	bl	401980 <sprintf@plt>
  40459c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4045a0:	add	x0, x0, #0xf80
  4045a4:	ldp	x29, x30, [sp], #32
  4045a8:	ret
  4045ac:	stp	x29, x30, [sp, #-224]!
  4045b0:	mov	x29, sp
  4045b4:	stp	x19, x20, [sp, #16]
  4045b8:	str	x21, [sp, #32]
  4045bc:	str	x0, [sp, #88]
  4045c0:	str	x1, [sp, #80]
  4045c4:	str	x2, [sp, #72]
  4045c8:	str	w3, [sp, #68]
  4045cc:	str	w4, [sp, #64]
  4045d0:	str	w5, [sp, #60]
  4045d4:	str	w6, [sp, #56]
  4045d8:	str	w7, [sp, #52]
  4045dc:	add	x0, sp, #0x78
  4045e0:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  4045e4:	str	wzr, [sp, #220]
  4045e8:	ldr	x0, [sp, #72]
  4045ec:	bl	410b30 <printf@plt+0xeed0>
  4045f0:	str	w0, [sp, #216]
  4045f4:	ldr	x0, [sp, #80]
  4045f8:	ldr	x0, [x0]
  4045fc:	cmp	x0, #0x0
  404600:	b.ne	40460c <printf@plt+0x29ac>  // b.any
  404604:	mov	w19, #0x0                   	// #0
  404608:	b	4048fc <printf@plt+0x2c9c>
  40460c:	ldr	w1, [sp, #220]
  404610:	ldr	w0, [sp, #216]
  404614:	cmp	w1, w0
  404618:	b.ge	404814 <printf@plt+0x2bb4>  // b.tcont
  40461c:	mov	w19, #0x0                   	// #0
  404620:	mov	w20, #0x0                   	// #0
  404624:	ldr	w0, [sp, #220]
  404628:	add	w0, w0, #0x1
  40462c:	ldr	w1, [sp, #216]
  404630:	cmp	w1, w0
  404634:	b.le	404688 <printf@plt+0x2a28>
  404638:	add	x0, sp, #0x88
  40463c:	mov	x8, x0
  404640:	mov	w2, #0x2                   	// #2
  404644:	ldr	w1, [sp, #220]
  404648:	ldr	x0, [sp, #72]
  40464c:	bl	410dbc <printf@plt+0xf15c>
  404650:	mov	w19, #0x1                   	// #1
  404654:	add	x2, sp, #0x98
  404658:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40465c:	add	x1, x0, #0xd88
  404660:	mov	x0, x2
  404664:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  404668:	mov	w20, #0x1                   	// #1
  40466c:	add	x1, sp, #0x98
  404670:	add	x0, sp, #0x88
  404674:	bl	410cc4 <printf@plt+0xf064>
  404678:	cmp	w0, #0x0
  40467c:	b.eq	404688 <printf@plt+0x2a28>  // b.none
  404680:	mov	w21, #0x1                   	// #1
  404684:	b	40468c <printf@plt+0x2a2c>
  404688:	mov	w21, #0x0                   	// #0
  40468c:	cmp	w20, #0x0
  404690:	b.eq	40469c <printf@plt+0x2a3c>  // b.none
  404694:	add	x0, sp, #0x98
  404698:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40469c:	cmp	w19, #0x0
  4046a0:	b.eq	4046ac <printf@plt+0x2a4c>  // b.none
  4046a4:	add	x0, sp, #0x88
  4046a8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4046ac:	cmp	w21, #0x0
  4046b0:	b.eq	4047ec <printf@plt+0x2b8c>  // b.none
  4046b4:	ldr	w0, [sp, #220]
  4046b8:	add	w0, w0, #0x2
  4046bc:	str	w0, [sp, #220]
  4046c0:	ldr	w0, [sp, #220]
  4046c4:	str	w0, [sp, #212]
  4046c8:	ldr	w1, [sp, #220]
  4046cc:	ldr	w0, [sp, #216]
  4046d0:	cmp	w1, w0
  4046d4:	b.ge	4046f8 <printf@plt+0x2a98>  // b.tcont
  4046d8:	ldr	w1, [sp, #220]
  4046dc:	ldr	x0, [sp, #72]
  4046e0:	bl	410ac0 <printf@plt+0xee60>
  4046e4:	and	w0, w0, #0xff
  4046e8:	cmp	w0, #0x5d
  4046ec:	b.eq	4046f8 <printf@plt+0x2a98>  // b.none
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	b	4046fc <printf@plt+0x2a9c>
  4046f8:	mov	w0, #0x0                   	// #0
  4046fc:	cmp	w0, #0x0
  404700:	b.eq	404714 <printf@plt+0x2ab4>  // b.none
  404704:	ldr	w0, [sp, #220]
  404708:	add	w0, w0, #0x1
  40470c:	str	w0, [sp, #220]
  404710:	b	4046c8 <printf@plt+0x2a68>
  404714:	ldr	w0, [sp, #220]
  404718:	cmp	w0, #0x0
  40471c:	b.le	404804 <printf@plt+0x2ba4>
  404720:	ldr	w1, [sp, #220]
  404724:	ldr	w0, [sp, #212]
  404728:	sub	w0, w1, w0
  40472c:	add	x1, sp, #0x68
  404730:	mov	x8, x1
  404734:	mov	w2, w0
  404738:	ldr	w1, [sp, #212]
  40473c:	ldr	x0, [sp, #72]
  404740:	bl	410dbc <printf@plt+0xf15c>
  404744:	ldr	x0, [sp, #80]
  404748:	ldr	x0, [x0]
  40474c:	add	x1, sp, #0x68
  404750:	bl	40c9a8 <printf@plt+0xad48>
  404754:	str	x0, [sp, #200]
  404758:	ldr	x0, [sp, #200]
  40475c:	cmp	x0, #0x0
  404760:	b.eq	404774 <printf@plt+0x2b14>  // b.none
  404764:	add	x0, sp, #0x78
  404768:	ldr	x1, [sp, #200]
  40476c:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  404770:	b	4047e0 <printf@plt+0x2b80>
  404774:	add	x0, sp, #0x68
  404778:	add	x1, sp, #0xa8
  40477c:	mov	x8, x1
  404780:	mov	w1, #0x0                   	// #0
  404784:	bl	410c74 <printf@plt+0xf014>
  404788:	add	x0, sp, #0xa8
  40478c:	bl	410b6c <printf@plt+0xef0c>
  404790:	bl	4242d0 <printf@plt+0x22670>
  404794:	str	x0, [sp, #192]
  404798:	add	x0, sp, #0xa8
  40479c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4047a0:	ldr	x0, [sp, #80]
  4047a4:	ldr	x0, [x0]
  4047a8:	ldr	x1, [sp, #192]
  4047ac:	bl	41ce40 <printf@plt+0x1b1e0>
  4047b0:	cmp	w0, #0x0
  4047b4:	cset	w0, ne  // ne = any
  4047b8:	and	w0, w0, #0xff
  4047bc:	cmp	w0, #0x0
  4047c0:	b.eq	4047e0 <printf@plt+0x2b80>  // b.none
  4047c4:	ldr	x0, [sp, #80]
  4047c8:	ldr	x0, [x0]
  4047cc:	ldr	x1, [sp, #192]
  4047d0:	bl	41dca0 <printf@plt+0x1c040>
  4047d4:	and	w1, w0, #0xff
  4047d8:	add	x0, sp, #0x78
  4047dc:	bl	410e54 <printf@plt+0xf1f4>
  4047e0:	add	x0, sp, #0x68
  4047e4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4047e8:	b	404804 <printf@plt+0x2ba4>
  4047ec:	ldr	w1, [sp, #220]
  4047f0:	ldr	x0, [sp, #72]
  4047f4:	bl	410ac0 <printf@plt+0xee60>
  4047f8:	and	w1, w0, #0xff
  4047fc:	add	x0, sp, #0x78
  404800:	bl	410e54 <printf@plt+0xf1f4>
  404804:	ldr	w0, [sp, #220]
  404808:	add	w0, w0, #0x1
  40480c:	str	w0, [sp, #220]
  404810:	b	40460c <printf@plt+0x29ac>
  404814:	add	x0, sp, #0x78
  404818:	bl	410b30 <printf@plt+0xeed0>
  40481c:	cmp	w0, #0x0
  404820:	cset	w0, gt
  404824:	and	w0, w0, #0xff
  404828:	cmp	w0, #0x0
  40482c:	b.eq	4048f8 <printf@plt+0x2c98>  // b.none
  404830:	mov	x0, #0x78                  	// #120
  404834:	bl	4246c4 <_Znwm@@Base>
  404838:	mov	x19, x0
  40483c:	mov	x0, x19
  404840:	bl	40291c <printf@plt+0xcbc>
  404844:	str	x19, [sp, #184]
  404848:	ldr	w0, [sp, #224]
  40484c:	cmp	w0, #0x0
  404850:	b.eq	404898 <printf@plt+0x2c38>  // b.none
  404854:	ldr	x0, [sp, #88]
  404858:	add	x0, x0, #0x18
  40485c:	add	x1, sp, #0x78
  404860:	bl	4027f4 <printf@plt+0xb94>
  404864:	mov	x19, x0
  404868:	add	x0, sp, #0x78
  40486c:	bl	410b30 <printf@plt+0xeed0>
  404870:	ldr	w7, [sp, #52]
  404874:	ldr	w6, [sp, #56]
  404878:	ldr	w5, [sp, #60]
  40487c:	ldr	w4, [sp, #64]
  404880:	mov	w3, w0
  404884:	mov	x2, x19
  404888:	ldr	x1, [sp, #80]
  40488c:	ldr	x0, [sp, #184]
  404890:	bl	402d44 <printf@plt+0x10e4>
  404894:	b	4048d8 <printf@plt+0x2c78>
  404898:	ldr	x0, [sp, #88]
  40489c:	add	x0, x0, #0x18
  4048a0:	add	x1, sp, #0x78
  4048a4:	bl	4027f4 <printf@plt+0xb94>
  4048a8:	mov	x19, x0
  4048ac:	add	x0, sp, #0x78
  4048b0:	bl	410b30 <printf@plt+0xeed0>
  4048b4:	ldr	w7, [sp, #52]
  4048b8:	ldr	w6, [sp, #56]
  4048bc:	ldr	w5, [sp, #60]
  4048c0:	ldr	w4, [sp, #64]
  4048c4:	mov	w3, w0
  4048c8:	mov	x2, x19
  4048cc:	ldr	x1, [sp, #80]
  4048d0:	ldr	x0, [sp, #184]
  4048d4:	bl	402acc <printf@plt+0xe6c>
  4048d8:	ldr	x0, [sp, #88]
  4048dc:	ldr	w6, [sp, #52]
  4048e0:	ldr	w5, [sp, #56]
  4048e4:	ldr	w4, [sp, #60]
  4048e8:	ldr	w3, [sp, #64]
  4048ec:	ldr	w2, [sp, #68]
  4048f0:	ldr	x1, [sp, #184]
  4048f4:	bl	403a40 <printf@plt+0x1de0>
  4048f8:	mov	w19, #0x1                   	// #1
  4048fc:	add	x0, sp, #0x78
  404900:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404904:	cmp	w19, #0x1
  404908:	b	404970 <printf@plt+0x2d10>
  40490c:	mov	x21, x0
  404910:	cmp	w20, #0x0
  404914:	b.eq	404920 <printf@plt+0x2cc0>  // b.none
  404918:	add	x0, sp, #0x98
  40491c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404920:	mov	x20, x21
  404924:	cmp	w19, #0x0
  404928:	b.eq	404934 <printf@plt+0x2cd4>  // b.none
  40492c:	add	x0, sp, #0x88
  404930:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404934:	mov	x19, x20
  404938:	b	404960 <printf@plt+0x2d00>
  40493c:	mov	x19, x0
  404940:	add	x0, sp, #0xa8
  404944:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404948:	b	404950 <printf@plt+0x2cf0>
  40494c:	mov	x19, x0
  404950:	add	x0, sp, #0x68
  404954:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404958:	b	404960 <printf@plt+0x2d00>
  40495c:	mov	x19, x0
  404960:	add	x0, sp, #0x78
  404964:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404968:	mov	x0, x19
  40496c:	bl	401be0 <_Unwind_Resume@plt>
  404970:	ldp	x19, x20, [sp, #16]
  404974:	ldr	x21, [sp, #32]
  404978:	ldp	x29, x30, [sp], #224
  40497c:	ret
  404980:	sub	sp, sp, #0x10
  404984:	str	x0, [sp, #8]
  404988:	nop
  40498c:	add	sp, sp, #0x10
  404990:	ret
  404994:	stp	x29, x30, [sp, #-64]!
  404998:	mov	x29, sp
  40499c:	stp	x19, x20, [sp, #16]
  4049a0:	str	x0, [sp, #40]
  4049a4:	mov	x0, #0x80                  	// #128
  4049a8:	bl	4246c4 <_Znwm@@Base>
  4049ac:	mov	x19, x0
  4049b0:	ldr	x1, [sp, #40]
  4049b4:	mov	x0, x19
  4049b8:	bl	404a34 <printf@plt+0x2dd4>
  4049bc:	str	x19, [sp, #56]
  4049c0:	ldr	x0, [sp, #56]
  4049c4:	mov	w2, #0x0                   	// #0
  4049c8:	mov	x1, #0x0                   	// #0
  4049cc:	bl	41ea38 <printf@plt+0x1cdd8>
  4049d0:	cmp	w0, #0x0
  4049d4:	cset	w0, eq  // eq = none
  4049d8:	and	w0, w0, #0xff
  4049dc:	cmp	w0, #0x0
  4049e0:	b.eq	404a08 <printf@plt+0x2da8>  // b.none
  4049e4:	ldr	x0, [sp, #56]
  4049e8:	cmp	x0, #0x0
  4049ec:	b.eq	404a00 <printf@plt+0x2da0>  // b.none
  4049f0:	ldr	x1, [x0]
  4049f4:	add	x1, x1, #0x8
  4049f8:	ldr	x1, [x1]
  4049fc:	blr	x1
  404a00:	mov	x0, #0x0                   	// #0
  404a04:	b	404a28 <printf@plt+0x2dc8>
  404a08:	ldr	x0, [sp, #56]
  404a0c:	b	404a28 <printf@plt+0x2dc8>
  404a10:	mov	x20, x0
  404a14:	mov	x1, #0x80                  	// #128
  404a18:	mov	x0, x19
  404a1c:	bl	424780 <_ZdlPvm@@Base>
  404a20:	mov	x0, x20
  404a24:	bl	401be0 <_Unwind_Resume@plt>
  404a28:	ldp	x19, x20, [sp, #16]
  404a2c:	ldp	x29, x30, [sp], #64
  404a30:	ret
  404a34:	stp	x29, x30, [sp, #-32]!
  404a38:	mov	x29, sp
  404a3c:	str	x0, [sp, #24]
  404a40:	str	x1, [sp, #16]
  404a44:	ldr	x0, [sp, #24]
  404a48:	ldr	x1, [sp, #16]
  404a4c:	bl	41c738 <printf@plt+0x1aad8>
  404a50:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  404a54:	add	x1, x0, #0xf60
  404a58:	ldr	x0, [sp, #24]
  404a5c:	str	x1, [x0]
  404a60:	nop
  404a64:	ldp	x29, x30, [sp], #32
  404a68:	ret
  404a6c:	stp	x29, x30, [sp, #-32]!
  404a70:	mov	x29, sp
  404a74:	str	x0, [sp, #24]
  404a78:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  404a7c:	add	x1, x0, #0xf60
  404a80:	ldr	x0, [sp, #24]
  404a84:	str	x1, [x0]
  404a88:	ldr	x0, [sp, #24]
  404a8c:	bl	41c7f8 <printf@plt+0x1ab98>
  404a90:	nop
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-32]!
  404aa0:	mov	x29, sp
  404aa4:	str	x0, [sp, #24]
  404aa8:	ldr	x0, [sp, #24]
  404aac:	bl	404a6c <printf@plt+0x2e0c>
  404ab0:	mov	x1, #0x80                  	// #128
  404ab4:	ldr	x0, [sp, #24]
  404ab8:	bl	424780 <_ZdlPvm@@Base>
  404abc:	ldp	x29, x30, [sp], #32
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-32]!
  404ac8:	mov	x29, sp
  404acc:	str	x0, [sp, #24]
  404ad0:	ldr	x0, [sp, #24]
  404ad4:	str	wzr, [x0]
  404ad8:	ldr	x0, [sp, #24]
  404adc:	str	wzr, [x0, #4]
  404ae0:	ldr	x0, [sp, #24]
  404ae4:	str	wzr, [x0, #8]
  404ae8:	ldr	x0, [sp, #24]
  404aec:	add	x0, x0, #0x10
  404af0:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  404af4:	nop
  404af8:	ldp	x29, x30, [sp], #32
  404afc:	ret
  404b00:	stp	x29, x30, [sp, #-32]!
  404b04:	mov	x29, sp
  404b08:	str	x0, [sp, #24]
  404b0c:	ldr	x0, [sp, #24]
  404b10:	add	x0, x0, #0x10
  404b14:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404b18:	nop
  404b1c:	ldp	x29, x30, [sp], #32
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-48]!
  404b28:	mov	x29, sp
  404b2c:	str	x19, [sp, #16]
  404b30:	str	x0, [sp, #40]
  404b34:	ldr	x0, [sp, #40]
  404b38:	str	wzr, [x0]
  404b3c:	ldr	x0, [sp, #40]
  404b40:	str	wzr, [x0, #4]
  404b44:	ldr	x0, [sp, #40]
  404b48:	add	x0, x0, #0x8
  404b4c:	bl	402564 <printf@plt+0x904>
  404b50:	ldr	x0, [sp, #40]
  404b54:	add	x0, x0, #0x18
  404b58:	bl	403898 <printf@plt+0x1c38>
  404b5c:	ldr	x0, [sp, #40]
  404b60:	add	x0, x0, #0x30
  404b64:	bl	403898 <printf@plt+0x1c38>
  404b68:	ldr	x0, [sp, #40]
  404b6c:	mov	w1, #0x2                   	// #2
  404b70:	str	w1, [x0, #72]
  404b74:	ldr	x0, [sp, #40]
  404b78:	str	wzr, [x0, #76]
  404b7c:	ldr	x0, [sp, #40]
  404b80:	add	x0, x0, #0x50
  404b84:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  404b88:	b	404bbc <printf@plt+0x2f5c>
  404b8c:	mov	x19, x0
  404b90:	ldr	x0, [sp, #40]
  404b94:	add	x0, x0, #0x30
  404b98:	bl	4038c4 <printf@plt+0x1c64>
  404b9c:	ldr	x0, [sp, #40]
  404ba0:	add	x0, x0, #0x18
  404ba4:	bl	4038c4 <printf@plt+0x1c64>
  404ba8:	ldr	x0, [sp, #40]
  404bac:	add	x0, x0, #0x8
  404bb0:	bl	402588 <printf@plt+0x928>
  404bb4:	mov	x0, x19
  404bb8:	bl	401be0 <_Unwind_Resume@plt>
  404bbc:	ldr	x19, [sp, #16]
  404bc0:	ldp	x29, x30, [sp], #48
  404bc4:	ret
  404bc8:	stp	x29, x30, [sp, #-32]!
  404bcc:	mov	x29, sp
  404bd0:	str	x0, [sp, #24]
  404bd4:	ldr	x0, [sp, #24]
  404bd8:	add	x0, x0, #0x50
  404bdc:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404be0:	ldr	x0, [sp, #24]
  404be4:	add	x0, x0, #0x30
  404be8:	bl	4038c4 <printf@plt+0x1c64>
  404bec:	ldr	x0, [sp, #24]
  404bf0:	add	x0, x0, #0x18
  404bf4:	bl	4038c4 <printf@plt+0x1c64>
  404bf8:	ldr	x0, [sp, #24]
  404bfc:	add	x0, x0, #0x8
  404c00:	bl	402588 <printf@plt+0x928>
  404c04:	nop
  404c08:	ldp	x29, x30, [sp], #32
  404c0c:	ret
  404c10:	stp	x29, x30, [sp, #-128]!
  404c14:	mov	x29, sp
  404c18:	str	x19, [sp, #16]
  404c1c:	str	x0, [sp, #56]
  404c20:	str	x1, [sp, #48]
  404c24:	str	w2, [sp, #44]
  404c28:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  404c2c:	add	x0, x0, #0x230
  404c30:	ldr	w0, [x0]
  404c34:	cmp	w0, #0x0
  404c38:	b.ne	404c48 <printf@plt+0x2fe8>  // b.any
  404c3c:	ldr	w0, [sp, #44]
  404c40:	cmp	w0, #0x0
  404c44:	b.eq	404f34 <printf@plt+0x32d4>  // b.none
  404c48:	ldr	x0, [sp, #56]
  404c4c:	add	x0, x0, #0x18
  404c50:	bl	403da8 <printf@plt+0x2148>
  404c54:	cmp	w0, #0x0
  404c58:	cset	w0, eq  // eq = none
  404c5c:	and	w0, w0, #0xff
  404c60:	cmp	w0, #0x0
  404c64:	b.eq	404f34 <printf@plt+0x32d4>  // b.none
  404c68:	mov	w0, #0x1                   	// #1
  404c6c:	str	w0, [sp, #124]
  404c70:	ldr	x0, [sp, #56]
  404c74:	add	x0, x0, #0x18
  404c78:	bl	403d60 <printf@plt+0x2100>
  404c7c:	ldr	x0, [sp, #56]
  404c80:	add	x0, x0, #0x30
  404c84:	bl	403d60 <printf@plt+0x2100>
  404c88:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  404c8c:	add	x0, x0, #0x23c
  404c90:	ldr	w0, [x0]
  404c94:	cmp	w0, #0x0
  404c98:	b.ne	404cb4 <printf@plt+0x3054>  // b.any
  404c9c:	ldr	x3, [sp, #48]
  404ca0:	mov	x2, #0x3                   	// #3
  404ca4:	mov	x1, #0x1                   	// #1
  404ca8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404cac:	add	x0, x0, #0xd90
  404cb0:	bl	401bd0 <fwrite@plt>
  404cb4:	ldr	x0, [sp, #56]
  404cb8:	add	x0, x0, #0x18
  404cbc:	bl	403e74 <printf@plt+0x2214>
  404cc0:	str	x0, [sp, #112]
  404cc4:	ldr	x3, [sp, #48]
  404cc8:	mov	x2, #0x9                   	// #9
  404ccc:	mov	x1, #0x1                   	// #1
  404cd0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404cd4:	add	x0, x0, #0xd98
  404cd8:	bl	401bd0 <fwrite@plt>
  404cdc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ce0:	add	x0, x0, #0xf60
  404ce4:	ldr	w0, [x0]
  404ce8:	cmp	w0, #0x0
  404cec:	b.eq	404d0c <printf@plt+0x30ac>  // b.none
  404cf0:	ldr	x0, [sp, #56]
  404cf4:	add	x0, x0, #0x30
  404cf8:	bl	403da8 <printf@plt+0x2148>
  404cfc:	cmp	w0, #0x0
  404d00:	b.ne	404d0c <printf@plt+0x30ac>  // b.any
  404d04:	mov	w0, #0x1                   	// #1
  404d08:	b	404d10 <printf@plt+0x30b0>
  404d0c:	mov	w0, #0x0                   	// #0
  404d10:	cmp	w0, #0x0
  404d14:	b.eq	404d38 <printf@plt+0x30d8>  // b.none
  404d18:	ldr	x0, [sp, #56]
  404d1c:	add	x0, x0, #0x30
  404d20:	bl	403e74 <printf@plt+0x2214>
  404d24:	str	x0, [sp, #104]
  404d28:	ldr	x0, [sp, #104]
  404d2c:	ldr	x0, [x0, #64]
  404d30:	ldr	x1, [sp, #48]
  404d34:	bl	401840 <fputs@plt>
  404d38:	ldr	x1, [sp, #48]
  404d3c:	mov	w0, #0x23                  	// #35
  404d40:	bl	401a50 <fputc@plt>
  404d44:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404d48:	add	x0, x0, #0xf3c
  404d4c:	ldr	w0, [x0]
  404d50:	cmp	w0, #0x0
  404d54:	b.eq	404db8 <printf@plt+0x3158>  // b.none
  404d58:	add	x2, sp, #0x48
  404d5c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404d60:	add	x1, x0, #0xda8
  404d64:	mov	x0, x2
  404d68:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  404d6c:	add	x0, sp, #0x58
  404d70:	mov	x8, x0
  404d74:	ldr	w0, [sp, #124]
  404d78:	bl	426934 <_ZdlPvm@@Base+0x21b4>
  404d7c:	add	x1, sp, #0x58
  404d80:	add	x0, sp, #0x48
  404d84:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  404d88:	add	x0, sp, #0x58
  404d8c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404d90:	add	x0, sp, #0x48
  404d94:	mov	w1, #0x0                   	// #0
  404d98:	bl	410e54 <printf@plt+0xf1f4>
  404d9c:	add	x0, sp, #0x48
  404da0:	bl	410b6c <printf@plt+0xef0c>
  404da4:	ldr	x1, [sp, #48]
  404da8:	bl	401840 <fputs@plt>
  404dac:	add	x0, sp, #0x48
  404db0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404db4:	b	404dc8 <printf@plt+0x3168>
  404db8:	ldr	x0, [sp, #112]
  404dbc:	ldr	x0, [x0, #64]
  404dc0:	ldr	x1, [sp, #48]
  404dc4:	bl	401840 <fputs@plt>
  404dc8:	ldr	w0, [sp, #124]
  404dcc:	add	w0, w0, #0x1
  404dd0:	str	w0, [sp, #124]
  404dd4:	ldr	x3, [sp, #48]
  404dd8:	mov	x2, #0x2                   	// #2
  404ddc:	mov	x1, #0x1                   	// #1
  404de0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404de4:	add	x0, x0, #0xdb0
  404de8:	bl	401bd0 <fwrite@plt>
  404dec:	ldr	x0, [sp, #112]
  404df0:	ldr	x0, [x0, #64]
  404df4:	ldr	x1, [sp, #48]
  404df8:	bl	401840 <fputs@plt>
  404dfc:	ldr	x3, [sp, #48]
  404e00:	mov	x2, #0x4                   	// #4
  404e04:	mov	x1, #0x1                   	// #1
  404e08:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404e0c:	add	x0, x0, #0xdb8
  404e10:	bl	401bd0 <fwrite@plt>
  404e14:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  404e18:	add	x0, x0, #0x23c
  404e1c:	ldr	w0, [x0]
  404e20:	cmp	w0, #0x0
  404e24:	b.ne	404e44 <printf@plt+0x31e4>  // b.any
  404e28:	ldr	x3, [sp, #48]
  404e2c:	mov	x2, #0x6                   	// #6
  404e30:	mov	x1, #0x1                   	// #1
  404e34:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404e38:	add	x0, x0, #0xdc0
  404e3c:	bl	401bd0 <fwrite@plt>
  404e40:	b	404e5c <printf@plt+0x31fc>
  404e44:	ldr	x3, [sp, #48]
  404e48:	mov	x2, #0x5                   	// #5
  404e4c:	mov	x1, #0x1                   	// #1
  404e50:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404e54:	add	x0, x0, #0xdc8
  404e58:	bl	401bd0 <fwrite@plt>
  404e5c:	ldr	x0, [sp, #56]
  404e60:	add	x0, x0, #0x18
  404e64:	bl	403e4c <printf@plt+0x21ec>
  404e68:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404e6c:	add	x0, x0, #0xf60
  404e70:	ldr	w0, [x0]
  404e74:	cmp	w0, #0x0
  404e78:	b.eq	404e98 <printf@plt+0x3238>  // b.none
  404e7c:	ldr	x0, [sp, #56]
  404e80:	add	x0, x0, #0x30
  404e84:	bl	403da8 <printf@plt+0x2148>
  404e88:	cmp	w0, #0x0
  404e8c:	b.ne	404e98 <printf@plt+0x3238>  // b.any
  404e90:	mov	w0, #0x1                   	// #1
  404e94:	b	404e9c <printf@plt+0x323c>
  404e98:	mov	w0, #0x0                   	// #0
  404e9c:	cmp	w0, #0x0
  404ea0:	b.eq	404eb0 <printf@plt+0x3250>  // b.none
  404ea4:	ldr	x0, [sp, #56]
  404ea8:	add	x0, x0, #0x30
  404eac:	bl	403e4c <printf@plt+0x21ec>
  404eb0:	ldr	x0, [sp, #56]
  404eb4:	add	x0, x0, #0x18
  404eb8:	bl	403df8 <printf@plt+0x2198>
  404ebc:	cmp	w0, #0x0
  404ec0:	cset	w0, eq  // eq = none
  404ec4:	and	w0, w0, #0xff
  404ec8:	cmp	w0, #0x0
  404ecc:	b.eq	404ed4 <printf@plt+0x3274>  // b.none
  404ed0:	b	404cb4 <printf@plt+0x3054>
  404ed4:	ldr	x1, [sp, #48]
  404ed8:	mov	w0, #0xa                   	// #10
  404edc:	bl	401a50 <fputc@plt>
  404ee0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  404ee4:	add	x0, x0, #0x23c
  404ee8:	ldr	w0, [x0]
  404eec:	cmp	w0, #0x0
  404ef0:	b.ne	404f34 <printf@plt+0x32d4>  // b.any
  404ef4:	ldr	x3, [sp, #48]
  404ef8:	mov	x2, #0x5                   	// #5
  404efc:	mov	x1, #0x1                   	// #1
  404f00:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  404f04:	add	x0, x0, #0xdd0
  404f08:	bl	401bd0 <fwrite@plt>
  404f0c:	b	404f34 <printf@plt+0x32d4>
  404f10:	mov	x19, x0
  404f14:	add	x0, sp, #0x58
  404f18:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404f1c:	b	404f24 <printf@plt+0x32c4>
  404f20:	mov	x19, x0
  404f24:	add	x0, sp, #0x48
  404f28:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  404f2c:	mov	x0, x19
  404f30:	bl	401be0 <_Unwind_Resume@plt>
  404f34:	nop
  404f38:	ldr	x19, [sp, #16]
  404f3c:	ldp	x29, x30, [sp], #128
  404f40:	ret
  404f44:	stp	x29, x30, [sp, #-32]!
  404f48:	mov	x29, sp
  404f4c:	str	x0, [sp, #24]
  404f50:	ldr	x0, [sp, #24]
  404f54:	bl	4050ec <printf@plt+0x348c>
  404f58:	ldr	x0, [sp, #24]
  404f5c:	str	xzr, [x0, #16]
  404f60:	ldr	x0, [sp, #24]
  404f64:	str	xzr, [x0, #24]
  404f68:	ldr	x0, [sp, #24]
  404f6c:	str	xzr, [x0, #32]
  404f70:	ldr	x0, [sp, #24]
  404f74:	str	xzr, [x0, #40]
  404f78:	ldr	x0, [sp, #24]
  404f7c:	str	xzr, [x0, #48]
  404f80:	ldr	x0, [sp, #24]
  404f84:	str	xzr, [x0, #56]
  404f88:	ldr	x0, [sp, #24]
  404f8c:	str	xzr, [x0, #64]
  404f90:	ldr	x0, [sp, #24]
  404f94:	str	xzr, [x0, #72]
  404f98:	ldr	x0, [sp, #24]
  404f9c:	str	xzr, [x0, #80]
  404fa0:	ldr	x0, [sp, #24]
  404fa4:	str	xzr, [x0, #88]
  404fa8:	ldr	x0, [sp, #24]
  404fac:	str	xzr, [x0, #96]
  404fb0:	ldr	x0, [sp, #24]
  404fb4:	str	xzr, [x0, #104]
  404fb8:	ldr	x0, [sp, #24]
  404fbc:	str	xzr, [x0, #112]
  404fc0:	ldr	x0, [sp, #24]
  404fc4:	str	xzr, [x0, #120]
  404fc8:	nop
  404fcc:	ldp	x29, x30, [sp], #32
  404fd0:	ret
  404fd4:	stp	x29, x30, [sp, #-48]!
  404fd8:	mov	x29, sp
  404fdc:	str	x0, [sp, #24]
  404fe0:	ldr	x0, [sp, #24]
  404fe4:	ldr	x0, [x0, #112]
  404fe8:	cmp	x0, #0x0
  404fec:	b.eq	405060 <printf@plt+0x3400>  // b.none
  404ff0:	ldr	x0, [sp, #24]
  404ff4:	ldr	x0, [x0, #112]
  404ff8:	str	x0, [sp, #40]
  404ffc:	ldr	x0, [sp, #24]
  405000:	ldr	x0, [x0, #112]
  405004:	ldr	x1, [x0]
  405008:	ldr	x0, [sp, #24]
  40500c:	str	x1, [x0, #112]
  405010:	ldr	x0, [sp, #40]
  405014:	ldr	x0, [x0, #8]
  405018:	cmp	x0, #0x0
  40501c:	b.eq	40502c <printf@plt+0x33cc>  // b.none
  405020:	ldr	x0, [sp, #40]
  405024:	ldr	x0, [x0, #8]
  405028:	bl	401ac0 <_ZdaPv@plt>
  40502c:	ldr	x0, [sp, #40]
  405030:	ldr	x0, [x0, #16]
  405034:	cmp	x0, #0x0
  405038:	b.eq	405048 <printf@plt+0x33e8>  // b.none
  40503c:	ldr	x0, [sp, #40]
  405040:	ldr	x0, [x0, #16]
  405044:	bl	401ac0 <_ZdaPv@plt>
  405048:	ldr	x0, [sp, #40]
  40504c:	cmp	x0, #0x0
  405050:	b.eq	404fe0 <printf@plt+0x3380>  // b.none
  405054:	mov	x1, #0x18                  	// #24
  405058:	bl	424780 <_ZdlPvm@@Base>
  40505c:	b	404fe0 <printf@plt+0x3380>
  405060:	ldr	x0, [sp, #24]
  405064:	ldr	x0, [x0, #120]
  405068:	cmp	x0, #0x0
  40506c:	b.eq	4050e0 <printf@plt+0x3480>  // b.none
  405070:	ldr	x0, [sp, #24]
  405074:	ldr	x0, [x0, #120]
  405078:	str	x0, [sp, #40]
  40507c:	ldr	x0, [sp, #24]
  405080:	ldr	x0, [x0, #120]
  405084:	ldr	x1, [x0]
  405088:	ldr	x0, [sp, #24]
  40508c:	str	x1, [x0, #120]
  405090:	ldr	x0, [sp, #40]
  405094:	ldr	x0, [x0, #8]
  405098:	cmp	x0, #0x0
  40509c:	b.eq	4050ac <printf@plt+0x344c>  // b.none
  4050a0:	ldr	x0, [sp, #40]
  4050a4:	ldr	x0, [x0, #8]
  4050a8:	bl	401ac0 <_ZdaPv@plt>
  4050ac:	ldr	x0, [sp, #40]
  4050b0:	ldr	x0, [x0, #16]
  4050b4:	cmp	x0, #0x0
  4050b8:	b.eq	4050c8 <printf@plt+0x3468>  // b.none
  4050bc:	ldr	x0, [sp, #40]
  4050c0:	ldr	x0, [x0, #16]
  4050c4:	bl	401ac0 <_ZdaPv@plt>
  4050c8:	ldr	x0, [sp, #40]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.eq	405060 <printf@plt+0x3400>  // b.none
  4050d4:	mov	x1, #0x18                  	// #24
  4050d8:	bl	424780 <_ZdlPvm@@Base>
  4050dc:	b	405060 <printf@plt+0x3400>
  4050e0:	nop
  4050e4:	ldp	x29, x30, [sp], #48
  4050e8:	ret
  4050ec:	sub	sp, sp, #0x10
  4050f0:	str	x0, [sp, #8]
  4050f4:	ldr	x0, [sp, #8]
  4050f8:	str	wzr, [x0]
  4050fc:	ldr	x0, [sp, #8]
  405100:	str	wzr, [x0, #4]
  405104:	ldr	x0, [sp, #8]
  405108:	str	wzr, [x0, #8]
  40510c:	ldr	x0, [sp, #8]
  405110:	str	wzr, [x0, #12]
  405114:	nop
  405118:	add	sp, sp, #0x10
  40511c:	ret
  405120:	stp	x29, x30, [sp, #-96]!
  405124:	mov	x29, sp
  405128:	str	x0, [sp, #72]
  40512c:	str	x1, [sp, #64]
  405130:	str	x2, [sp, #56]
  405134:	str	x3, [sp, #48]
  405138:	str	x4, [sp, #40]
  40513c:	str	x5, [sp, #32]
  405140:	str	x6, [sp, #24]
  405144:	ldr	x0, [sp, #64]
  405148:	ldr	x0, [x0]
  40514c:	str	x0, [sp, #88]
  405150:	ldr	x0, [sp, #88]
  405154:	cmp	x0, #0x0
  405158:	b.eq	405188 <printf@plt+0x3528>  // b.none
  40515c:	ldr	x0, [sp, #88]
  405160:	ldr	x0, [x0, #16]
  405164:	ldr	x1, [sp, #48]
  405168:	bl	401b10 <strcmp@plt>
  40516c:	cmp	w0, #0x0
  405170:	b.eq	405184 <printf@plt+0x3524>  // b.none
  405174:	ldr	x0, [sp, #88]
  405178:	ldr	x0, [x0]
  40517c:	str	x0, [sp, #88]
  405180:	b	405150 <printf@plt+0x34f0>
  405184:	nop
  405188:	ldr	x0, [sp, #88]
  40518c:	cmp	x0, #0x0
  405190:	b.eq	4051cc <printf@plt+0x356c>  // b.none
  405194:	ldr	x0, [sp, #40]
  405198:	cmp	x0, #0x0
  40519c:	b.eq	4051cc <printf@plt+0x356c>  // b.none
  4051a0:	ldr	x0, [sp, #40]
  4051a4:	ldrb	w0, [x0]
  4051a8:	cmp	w0, #0x3d
  4051ac:	b.eq	4051cc <printf@plt+0x356c>  // b.none
  4051b0:	ldr	x4, [sp, #24]
  4051b4:	ldr	x3, [sp, #32]
  4051b8:	ldr	x2, [sp, #40]
  4051bc:	ldr	x1, [sp, #88]
  4051c0:	ldr	x0, [sp, #72]
  4051c4:	bl	405398 <printf@plt+0x3738>
  4051c8:	b	4052e4 <printf@plt+0x3684>
  4051cc:	ldr	x0, [sp, #88]
  4051d0:	cmp	x0, #0x0
  4051d4:	b.ne	405200 <printf@plt+0x35a0>  // b.any
  4051d8:	mov	x0, #0x18                  	// #24
  4051dc:	bl	4246c4 <_Znwm@@Base>
  4051e0:	str	x0, [sp, #88]
  4051e4:	ldr	x0, [sp, #64]
  4051e8:	ldr	x1, [x0]
  4051ec:	ldr	x0, [sp, #88]
  4051f0:	str	x1, [x0]
  4051f4:	ldr	x0, [sp, #64]
  4051f8:	ldr	x1, [sp, #88]
  4051fc:	str	x1, [x0]
  405200:	ldr	x0, [sp, #40]
  405204:	cmp	x0, #0x0
  405208:	b.eq	40521c <printf@plt+0x35bc>  // b.none
  40520c:	ldr	x0, [sp, #40]
  405210:	ldrb	w0, [x0]
  405214:	cmp	w0, #0x3d
  405218:	b.eq	405290 <printf@plt+0x3630>  // b.none
  40521c:	ldr	x0, [sp, #32]
  405220:	cmp	x0, #0x0
  405224:	b.ne	405234 <printf@plt+0x35d4>  // b.any
  405228:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40522c:	add	x0, x0, #0xdd8
  405230:	str	x0, [sp, #32]
  405234:	ldr	x0, [sp, #24]
  405238:	cmp	x0, #0x0
  40523c:	b.ne	40524c <printf@plt+0x35ec>  // b.any
  405240:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405244:	add	x0, x0, #0xde0
  405248:	str	x0, [sp, #24]
  40524c:	ldr	x0, [sp, #40]
  405250:	cmp	x0, #0x0
  405254:	b.ne	405264 <printf@plt+0x3604>  // b.any
  405258:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40525c:	add	x0, x0, #0xde8
  405260:	str	x0, [sp, #40]
  405264:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405268:	add	x0, x0, #0xf28
  40526c:	ldr	x6, [x0]
  405270:	ldr	x5, [sp, #40]
  405274:	ldr	x4, [sp, #48]
  405278:	ldr	x3, [sp, #24]
  40527c:	ldr	x2, [sp, #32]
  405280:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405284:	add	x1, x0, #0xdf8
  405288:	mov	x0, x6
  40528c:	bl	401890 <fprintf@plt>
  405290:	ldr	x0, [sp, #88]
  405294:	ldr	x1, [sp, #48]
  405298:	str	x1, [x0, #16]
  40529c:	ldr	x0, [sp, #88]
  4052a0:	ldr	x1, [sp, #40]
  4052a4:	str	x1, [x0, #8]
  4052a8:	ldr	x0, [sp, #56]
  4052ac:	cmp	x0, #0x0
  4052b0:	b.eq	4052bc <printf@plt+0x365c>  // b.none
  4052b4:	ldr	x0, [sp, #56]
  4052b8:	bl	401ac0 <_ZdaPv@plt>
  4052bc:	ldr	x0, [sp, #32]
  4052c0:	cmp	x0, #0x0
  4052c4:	b.eq	4052d0 <printf@plt+0x3670>  // b.none
  4052c8:	ldr	x0, [sp, #32]
  4052cc:	bl	401ac0 <_ZdaPv@plt>
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	cmp	x0, #0x0
  4052d8:	b.eq	4052e4 <printf@plt+0x3684>  // b.none
  4052dc:	ldr	x0, [sp, #24]
  4052e0:	bl	401ac0 <_ZdaPv@plt>
  4052e4:	nop
  4052e8:	ldp	x29, x30, [sp], #96
  4052ec:	ret
  4052f0:	stp	x29, x30, [sp, #-64]!
  4052f4:	mov	x29, sp
  4052f8:	str	x0, [sp, #56]
  4052fc:	str	x1, [sp, #48]
  405300:	str	x2, [sp, #40]
  405304:	str	x3, [sp, #32]
  405308:	str	x4, [sp, #24]
  40530c:	str	x5, [sp, #16]
  405310:	ldr	x0, [sp, #56]
  405314:	add	x0, x0, #0x70
  405318:	ldr	x6, [sp, #16]
  40531c:	ldr	x5, [sp, #24]
  405320:	ldr	x4, [sp, #32]
  405324:	ldr	x3, [sp, #40]
  405328:	ldr	x2, [sp, #48]
  40532c:	mov	x1, x0
  405330:	ldr	x0, [sp, #56]
  405334:	bl	405120 <printf@plt+0x34c0>
  405338:	nop
  40533c:	ldp	x29, x30, [sp], #64
  405340:	ret
  405344:	stp	x29, x30, [sp, #-64]!
  405348:	mov	x29, sp
  40534c:	str	x0, [sp, #56]
  405350:	str	x1, [sp, #48]
  405354:	str	x2, [sp, #40]
  405358:	str	x3, [sp, #32]
  40535c:	str	x4, [sp, #24]
  405360:	str	x5, [sp, #16]
  405364:	ldr	x0, [sp, #56]
  405368:	add	x0, x0, #0x78
  40536c:	ldr	x6, [sp, #16]
  405370:	ldr	x5, [sp, #24]
  405374:	ldr	x4, [sp, #32]
  405378:	ldr	x3, [sp, #40]
  40537c:	ldr	x2, [sp, #48]
  405380:	mov	x1, x0
  405384:	ldr	x0, [sp, #56]
  405388:	bl	405120 <printf@plt+0x34c0>
  40538c:	nop
  405390:	ldp	x29, x30, [sp], #64
  405394:	ret
  405398:	stp	x29, x30, [sp, #-80]!
  40539c:	mov	x29, sp
  4053a0:	str	x0, [sp, #56]
  4053a4:	str	x1, [sp, #48]
  4053a8:	str	x2, [sp, #40]
  4053ac:	str	x3, [sp, #32]
  4053b0:	str	x4, [sp, #24]
  4053b4:	ldr	x0, [sp, #48]
  4053b8:	ldr	x0, [x0, #8]
  4053bc:	str	x0, [sp, #72]
  4053c0:	ldr	x0, [sp, #40]
  4053c4:	ldrb	w0, [x0]
  4053c8:	cmp	w0, #0x3d
  4053cc:	b.ne	4053e0 <printf@plt+0x3780>  // b.any
  4053d0:	ldr	x0, [sp, #40]
  4053d4:	add	x0, x0, #0x1
  4053d8:	str	x0, [sp, #40]
  4053dc:	b	4053c0 <printf@plt+0x3760>
  4053e0:	ldr	x0, [sp, #72]
  4053e4:	ldrb	w0, [x0]
  4053e8:	cmp	w0, #0x3d
  4053ec:	b.ne	405400 <printf@plt+0x37a0>  // b.any
  4053f0:	ldr	x0, [sp, #72]
  4053f4:	add	x0, x0, #0x1
  4053f8:	str	x0, [sp, #72]
  4053fc:	b	4053e0 <printf@plt+0x3780>
  405400:	ldr	x1, [sp, #72]
  405404:	ldr	x0, [sp, #40]
  405408:	bl	401b10 <strcmp@plt>
  40540c:	cmp	w0, #0x0
  405410:	b.eq	40547c <printf@plt+0x381c>  // b.none
  405414:	ldr	x0, [sp, #32]
  405418:	cmp	x0, #0x0
  40541c:	b.ne	40542c <printf@plt+0x37cc>  // b.any
  405420:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405424:	add	x0, x0, #0xdd8
  405428:	str	x0, [sp, #32]
  40542c:	ldr	x0, [sp, #24]
  405430:	cmp	x0, #0x0
  405434:	b.ne	405444 <printf@plt+0x37e4>  // b.any
  405438:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40543c:	add	x0, x0, #0xde0
  405440:	str	x0, [sp, #24]
  405444:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405448:	add	x0, x0, #0xf28
  40544c:	ldr	x7, [x0]
  405450:	ldr	x0, [sp, #48]
  405454:	ldr	x0, [x0, #16]
  405458:	ldr	x6, [sp, #40]
  40545c:	ldr	x5, [sp, #72]
  405460:	mov	x4, x0
  405464:	ldr	x3, [sp, #24]
  405468:	ldr	x2, [sp, #32]
  40546c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405470:	add	x1, x0, #0xe58
  405474:	mov	x0, x7
  405478:	bl	401890 <fprintf@plt>
  40547c:	nop
  405480:	ldp	x29, x30, [sp], #80
  405484:	ret
  405488:	stp	x29, x30, [sp, #-32]!
  40548c:	mov	x29, sp
  405490:	str	x0, [sp, #24]
  405494:	str	x1, [sp, #16]
  405498:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40549c:	add	x1, x0, #0xea0
  4054a0:	ldr	x0, [sp, #16]
  4054a4:	bl	401b10 <strcmp@plt>
  4054a8:	cmp	w0, #0x0
  4054ac:	b.ne	4054bc <printf@plt+0x385c>  // b.any
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	str	wzr, [x0, #12]
  4054b8:	b	40556c <printf@plt+0x390c>
  4054bc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4054c0:	add	x1, x0, #0xea8
  4054c4:	ldr	x0, [sp, #16]
  4054c8:	bl	401b10 <strcmp@plt>
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ne	4054e0 <printf@plt+0x3880>  // b.any
  4054d4:	ldr	x0, [sp, #24]
  4054d8:	str	wzr, [x0]
  4054dc:	b	40556c <printf@plt+0x390c>
  4054e0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4054e4:	add	x1, x0, #0xeb0
  4054e8:	ldr	x0, [sp, #16]
  4054ec:	bl	401b10 <strcmp@plt>
  4054f0:	cmp	w0, #0x0
  4054f4:	b.ne	405504 <printf@plt+0x38a4>  // b.any
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	str	wzr, [x0, #8]
  405500:	b	40556c <printf@plt+0x390c>
  405504:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405508:	add	x1, x0, #0xeb8
  40550c:	ldr	x0, [sp, #16]
  405510:	bl	401b10 <strcmp@plt>
  405514:	cmp	w0, #0x0
  405518:	b.ne	405528 <printf@plt+0x38c8>  // b.any
  40551c:	ldr	x0, [sp, #24]
  405520:	str	wzr, [x0, #8]
  405524:	b	40556c <printf@plt+0x390c>
  405528:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40552c:	add	x1, x0, #0xec0
  405530:	ldr	x0, [sp, #16]
  405534:	bl	401b10 <strcmp@plt>
  405538:	cmp	w0, #0x0
  40553c:	b.ne	40554c <printf@plt+0x38ec>  // b.any
  405540:	ldr	x0, [sp, #24]
  405544:	str	wzr, [x0, #4]
  405548:	b	40556c <printf@plt+0x390c>
  40554c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405550:	add	x0, x0, #0xf28
  405554:	ldr	x3, [x0]
  405558:	ldr	x2, [sp, #16]
  40555c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405560:	add	x1, x0, #0xec8
  405564:	mov	x0, x3
  405568:	bl	401890 <fprintf@plt>
  40556c:	nop
  405570:	ldp	x29, x30, [sp], #32
  405574:	ret
  405578:	stp	x29, x30, [sp, #-48]!
  40557c:	mov	x29, sp
  405580:	str	x0, [sp, #24]
  405584:	str	x1, [sp, #16]
  405588:	ldr	x0, [sp, #24]
  40558c:	cmp	x0, #0x0
  405590:	b.eq	4055a8 <printf@plt+0x3948>  // b.none
  405594:	ldr	x0, [sp, #24]
  405598:	cmp	x0, #0x0
  40559c:	b.eq	4055a8 <printf@plt+0x3948>  // b.none
  4055a0:	ldr	x0, [sp, #24]
  4055a4:	bl	401ac0 <_ZdaPv@plt>
  4055a8:	ldr	x0, [sp, #16]
  4055ac:	ldrb	w0, [x0]
  4055b0:	cmp	w0, #0x0
  4055b4:	b.eq	405634 <printf@plt+0x39d4>  // b.none
  4055b8:	ldr	x0, [sp, #16]
  4055bc:	bl	4019b0 <atoi@plt>
  4055c0:	str	w0, [sp, #44]
  4055c4:	ldr	w0, [sp, #44]
  4055c8:	cmp	w0, #0x0
  4055cc:	b.lt	4055dc <printf@plt+0x397c>  // b.tstop
  4055d0:	ldr	w0, [sp, #44]
  4055d4:	cmp	w0, #0x1
  4055d8:	b.le	405600 <printf@plt+0x39a0>
  4055dc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4055e0:	add	x0, x0, #0xf28
  4055e4:	ldr	x3, [x0]
  4055e8:	ldr	w2, [sp, #44]
  4055ec:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4055f0:	add	x1, x0, #0xf00
  4055f4:	mov	x0, x3
  4055f8:	bl	401890 <fprintf@plt>
  4055fc:	str	wzr, [sp, #44]
  405600:	ldr	w0, [sp, #44]
  405604:	cmp	w0, #0x0
  405608:	b.ne	40561c <printf@plt+0x39bc>  // b.any
  40560c:	ldr	x0, [sp, #16]
  405610:	mov	w1, #0x31                  	// #49
  405614:	strb	w1, [x0]
  405618:	b	405628 <printf@plt+0x39c8>
  40561c:	ldr	x0, [sp, #16]
  405620:	mov	w1, #0x30                  	// #48
  405624:	strb	w1, [x0]
  405628:	ldr	x0, [sp, #16]
  40562c:	add	x0, x0, #0x1
  405630:	strb	wzr, [x0]
  405634:	ldr	x0, [sp, #16]
  405638:	ldp	x29, x30, [sp], #48
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-32]!
  405644:	mov	x29, sp
  405648:	str	x0, [sp, #24]
  40564c:	str	x1, [sp, #16]
  405650:	ldr	x0, [sp, #24]
  405654:	cmp	x0, #0x0
  405658:	b.eq	405670 <printf@plt+0x3a10>  // b.none
  40565c:	ldr	x0, [sp, #24]
  405660:	cmp	x0, #0x0
  405664:	b.eq	405670 <printf@plt+0x3a10>  // b.none
  405668:	ldr	x0, [sp, #24]
  40566c:	bl	401ac0 <_ZdaPv@plt>
  405670:	ldr	x0, [sp, #16]
  405674:	ldp	x29, x30, [sp], #32
  405678:	ret
  40567c:	stp	x29, x30, [sp, #-80]!
  405680:	mov	x29, sp
  405684:	str	x19, [sp, #16]
  405688:	str	x0, [sp, #72]
  40568c:	str	x1, [sp, #64]
  405690:	str	x2, [sp, #56]
  405694:	str	x3, [sp, #48]
  405698:	str	x4, [sp, #40]
  40569c:	ldr	x0, [sp, #40]
  4056a0:	cmp	x0, #0x0
  4056a4:	b.ne	4056b4 <printf@plt+0x3a54>  // b.any
  4056a8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4056ac:	add	x0, x0, #0xde0
  4056b0:	str	x0, [sp, #40]
  4056b4:	ldr	x0, [sp, #48]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.ne	4056cc <printf@plt+0x3a6c>  // b.any
  4056c0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4056c4:	add	x0, x0, #0xdd8
  4056c8:	str	x0, [sp, #48]
  4056cc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4056d0:	add	x1, x0, #0xea0
  4056d4:	ldr	x0, [sp, #64]
  4056d8:	bl	401b10 <strcmp@plt>
  4056dc:	cmp	w0, #0x0
  4056e0:	b.ne	40576c <printf@plt+0x3b0c>  // b.any
  4056e4:	ldr	x0, [sp, #72]
  4056e8:	mov	w1, #0x1                   	// #1
  4056ec:	str	w1, [x0, #12]
  4056f0:	ldr	x0, [sp, #72]
  4056f4:	ldr	x19, [x0, #40]
  4056f8:	ldr	x0, [sp, #56]
  4056fc:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405700:	mov	x1, x0
  405704:	mov	x0, x19
  405708:	bl	405640 <printf@plt+0x39e0>
  40570c:	mov	x1, x0
  405710:	ldr	x0, [sp, #72]
  405714:	str	x1, [x0, #40]
  405718:	ldr	x0, [sp, #72]
  40571c:	ldr	x19, [x0, #72]
  405720:	ldr	x0, [sp, #48]
  405724:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405728:	mov	x1, x0
  40572c:	mov	x0, x19
  405730:	bl	405640 <printf@plt+0x39e0>
  405734:	mov	x1, x0
  405738:	ldr	x0, [sp, #72]
  40573c:	str	x1, [x0, #72]
  405740:	ldr	x0, [sp, #72]
  405744:	ldr	x19, [x0, #104]
  405748:	ldr	x0, [sp, #40]
  40574c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405750:	mov	x1, x0
  405754:	mov	x0, x19
  405758:	bl	405640 <printf@plt+0x39e0>
  40575c:	mov	x1, x0
  405760:	ldr	x0, [sp, #72]
  405764:	str	x1, [x0, #104]
  405768:	b	4059e8 <printf@plt+0x3d88>
  40576c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405770:	add	x1, x0, #0xea8
  405774:	ldr	x0, [sp, #64]
  405778:	bl	401b10 <strcmp@plt>
  40577c:	cmp	w0, #0x0
  405780:	b.ne	40580c <printf@plt+0x3bac>  // b.any
  405784:	ldr	x0, [sp, #72]
  405788:	mov	w1, #0x1                   	// #1
  40578c:	str	w1, [x0]
  405790:	ldr	x0, [sp, #72]
  405794:	ldr	x19, [x0, #16]
  405798:	ldr	x0, [sp, #56]
  40579c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4057a0:	mov	x1, x0
  4057a4:	mov	x0, x19
  4057a8:	bl	405640 <printf@plt+0x39e0>
  4057ac:	mov	x1, x0
  4057b0:	ldr	x0, [sp, #72]
  4057b4:	str	x1, [x0, #16]
  4057b8:	ldr	x0, [sp, #72]
  4057bc:	ldr	x19, [x0, #48]
  4057c0:	ldr	x0, [sp, #48]
  4057c4:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4057c8:	mov	x1, x0
  4057cc:	mov	x0, x19
  4057d0:	bl	405640 <printf@plt+0x39e0>
  4057d4:	mov	x1, x0
  4057d8:	ldr	x0, [sp, #72]
  4057dc:	str	x1, [x0, #48]
  4057e0:	ldr	x0, [sp, #72]
  4057e4:	ldr	x19, [x0, #80]
  4057e8:	ldr	x0, [sp, #40]
  4057ec:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4057f0:	mov	x1, x0
  4057f4:	mov	x0, x19
  4057f8:	bl	405640 <printf@plt+0x39e0>
  4057fc:	mov	x1, x0
  405800:	ldr	x0, [sp, #72]
  405804:	str	x1, [x0, #80]
  405808:	b	4059e8 <printf@plt+0x3d88>
  40580c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405810:	add	x1, x0, #0xeb0
  405814:	ldr	x0, [sp, #64]
  405818:	bl	401b10 <strcmp@plt>
  40581c:	cmp	w0, #0x0
  405820:	b.ne	4058ac <printf@plt+0x3c4c>  // b.any
  405824:	ldr	x0, [sp, #72]
  405828:	mov	w1, #0x1                   	// #1
  40582c:	str	w1, [x0, #8]
  405830:	ldr	x0, [sp, #72]
  405834:	ldr	x19, [x0, #32]
  405838:	ldr	x0, [sp, #56]
  40583c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405840:	mov	x1, x0
  405844:	mov	x0, x19
  405848:	bl	405640 <printf@plt+0x39e0>
  40584c:	mov	x1, x0
  405850:	ldr	x0, [sp, #72]
  405854:	str	x1, [x0, #32]
  405858:	ldr	x0, [sp, #72]
  40585c:	ldr	x19, [x0, #64]
  405860:	ldr	x0, [sp, #48]
  405864:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405868:	mov	x1, x0
  40586c:	mov	x0, x19
  405870:	bl	405640 <printf@plt+0x39e0>
  405874:	mov	x1, x0
  405878:	ldr	x0, [sp, #72]
  40587c:	str	x1, [x0, #64]
  405880:	ldr	x0, [sp, #72]
  405884:	ldr	x19, [x0, #96]
  405888:	ldr	x0, [sp, #40]
  40588c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405890:	mov	x1, x0
  405894:	mov	x0, x19
  405898:	bl	405640 <printf@plt+0x39e0>
  40589c:	mov	x1, x0
  4058a0:	ldr	x0, [sp, #72]
  4058a4:	str	x1, [x0, #96]
  4058a8:	b	4059e8 <printf@plt+0x3d88>
  4058ac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4058b0:	add	x1, x0, #0xeb8
  4058b4:	ldr	x0, [sp, #64]
  4058b8:	bl	401b10 <strcmp@plt>
  4058bc:	cmp	w0, #0x0
  4058c0:	b.ne	40594c <printf@plt+0x3cec>  // b.any
  4058c4:	ldr	x0, [sp, #72]
  4058c8:	mov	w1, #0x1                   	// #1
  4058cc:	str	w1, [x0, #8]
  4058d0:	ldr	x0, [sp, #72]
  4058d4:	ldr	x19, [x0, #32]
  4058d8:	ldr	x0, [sp, #56]
  4058dc:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4058e0:	mov	x1, x0
  4058e4:	mov	x0, x19
  4058e8:	bl	405578 <printf@plt+0x3918>
  4058ec:	mov	x1, x0
  4058f0:	ldr	x0, [sp, #72]
  4058f4:	str	x1, [x0, #32]
  4058f8:	ldr	x0, [sp, #72]
  4058fc:	ldr	x19, [x0, #64]
  405900:	ldr	x0, [sp, #48]
  405904:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405908:	mov	x1, x0
  40590c:	mov	x0, x19
  405910:	bl	405640 <printf@plt+0x39e0>
  405914:	mov	x1, x0
  405918:	ldr	x0, [sp, #72]
  40591c:	str	x1, [x0, #64]
  405920:	ldr	x0, [sp, #72]
  405924:	ldr	x19, [x0, #96]
  405928:	ldr	x0, [sp, #40]
  40592c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405930:	mov	x1, x0
  405934:	mov	x0, x19
  405938:	bl	405640 <printf@plt+0x39e0>
  40593c:	mov	x1, x0
  405940:	ldr	x0, [sp, #72]
  405944:	str	x1, [x0, #96]
  405948:	b	4059e8 <printf@plt+0x3d88>
  40594c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405950:	add	x1, x0, #0xec0
  405954:	ldr	x0, [sp, #64]
  405958:	bl	401b10 <strcmp@plt>
  40595c:	cmp	w0, #0x0
  405960:	b.ne	4059e8 <printf@plt+0x3d88>  // b.any
  405964:	ldr	x0, [sp, #72]
  405968:	mov	w1, #0x1                   	// #1
  40596c:	str	w1, [x0, #4]
  405970:	ldr	x0, [sp, #72]
  405974:	ldr	x19, [x0, #24]
  405978:	ldr	x0, [sp, #56]
  40597c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  405980:	mov	x1, x0
  405984:	mov	x0, x19
  405988:	bl	405640 <printf@plt+0x39e0>
  40598c:	mov	x1, x0
  405990:	ldr	x0, [sp, #72]
  405994:	str	x1, [x0, #24]
  405998:	ldr	x0, [sp, #72]
  40599c:	ldr	x19, [x0, #56]
  4059a0:	ldr	x0, [sp, #48]
  4059a4:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4059a8:	mov	x1, x0
  4059ac:	mov	x0, x19
  4059b0:	bl	405640 <printf@plt+0x39e0>
  4059b4:	mov	x1, x0
  4059b8:	ldr	x0, [sp, #72]
  4059bc:	str	x1, [x0, #56]
  4059c0:	ldr	x0, [sp, #72]
  4059c4:	ldr	x19, [x0, #88]
  4059c8:	ldr	x0, [sp, #40]
  4059cc:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4059d0:	mov	x1, x0
  4059d4:	mov	x0, x19
  4059d8:	bl	405640 <printf@plt+0x39e0>
  4059dc:	mov	x1, x0
  4059e0:	ldr	x0, [sp, #72]
  4059e4:	str	x1, [x0, #88]
  4059e8:	nop
  4059ec:	ldr	x19, [sp, #16]
  4059f0:	ldp	x29, x30, [sp], #80
  4059f4:	ret
  4059f8:	stp	x29, x30, [sp, #-64]!
  4059fc:	mov	x29, sp
  405a00:	str	x0, [sp, #56]
  405a04:	str	x1, [sp, #48]
  405a08:	str	x2, [sp, #40]
  405a0c:	str	x3, [sp, #32]
  405a10:	str	x4, [sp, #24]
  405a14:	ldr	x0, [sp, #48]
  405a18:	ldrb	w0, [x0]
  405a1c:	cmp	w0, #0x7b
  405a20:	b.ne	405a44 <printf@plt+0x3de4>  // b.any
  405a24:	ldr	x0, [sp, #48]
  405a28:	add	x0, x0, #0x1
  405a2c:	ldr	x4, [sp, #24]
  405a30:	ldr	x3, [sp, #32]
  405a34:	ldr	x2, [sp, #40]
  405a38:	mov	x1, x0
  405a3c:	ldr	x0, [sp, #56]
  405a40:	bl	40567c <printf@plt+0x3a1c>
  405a44:	ldr	x0, [sp, #48]
  405a48:	ldrb	w0, [x0]
  405a4c:	cmp	w0, #0x7d
  405a50:	b.ne	405a68 <printf@plt+0x3e08>  // b.any
  405a54:	ldr	x0, [sp, #48]
  405a58:	add	x0, x0, #0x1
  405a5c:	mov	x1, x0
  405a60:	ldr	x0, [sp, #56]
  405a64:	bl	405488 <printf@plt+0x3828>
  405a68:	nop
  405a6c:	ldp	x29, x30, [sp], #64
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-80]!
  405a78:	mov	x29, sp
  405a7c:	str	x0, [sp, #72]
  405a80:	str	w1, [sp, #68]
  405a84:	str	w2, [sp, #64]
  405a88:	str	x3, [sp, #56]
  405a8c:	str	x4, [sp, #48]
  405a90:	str	x5, [sp, #40]
  405a94:	str	x6, [sp, #32]
  405a98:	str	w7, [sp, #28]
  405a9c:	ldr	w0, [sp, #68]
  405aa0:	cmp	w0, #0x0
  405aa4:	b.ne	405b10 <printf@plt+0x3eb0>  // b.any
  405aa8:	ldr	x0, [sp, #40]
  405aac:	cmp	x0, #0x0
  405ab0:	b.ne	405ac0 <printf@plt+0x3e60>  // b.any
  405ab4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405ab8:	add	x0, x0, #0xdd8
  405abc:	str	x0, [sp, #40]
  405ac0:	ldr	x0, [sp, #32]
  405ac4:	cmp	x0, #0x0
  405ac8:	b.ne	405ad8 <printf@plt+0x3e78>  // b.any
  405acc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405ad0:	add	x0, x0, #0xde0
  405ad4:	str	x0, [sp, #32]
  405ad8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405adc:	add	x0, x0, #0xf28
  405ae0:	ldr	x7, [x0]
  405ae4:	ldr	w6, [sp, #64]
  405ae8:	ldr	x5, [sp, #56]
  405aec:	ldr	x4, [sp, #48]
  405af0:	ldr	x3, [sp, #32]
  405af4:	ldr	x2, [sp, #40]
  405af8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405afc:	add	x1, x0, #0xf30
  405b00:	mov	x0, x7
  405b04:	bl	401890 <fprintf@plt>
  405b08:	mov	w0, #0x0                   	// #0
  405b0c:	b	405b14 <printf@plt+0x3eb4>
  405b10:	ldr	w0, [sp, #28]
  405b14:	ldp	x29, x30, [sp], #80
  405b18:	ret
  405b1c:	stp	x29, x30, [sp, #-80]!
  405b20:	mov	x29, sp
  405b24:	str	x0, [sp, #72]
  405b28:	str	x1, [sp, #64]
  405b2c:	str	w2, [sp, #60]
  405b30:	str	x3, [sp, #48]
  405b34:	str	x4, [sp, #40]
  405b38:	str	x5, [sp, #32]
  405b3c:	str	x6, [sp, #24]
  405b40:	mov	x2, #0x2                   	// #2
  405b44:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405b48:	add	x1, x0, #0xf90
  405b4c:	ldr	x0, [sp, #64]
  405b50:	bl	401a10 <strncmp@plt>
  405b54:	cmp	w0, #0x0
  405b58:	b.ne	405bb8 <printf@plt+0x3f58>  // b.any
  405b5c:	ldr	x0, [sp, #64]
  405b60:	add	x0, x0, #0x2
  405b64:	bl	4019b0 <atoi@plt>
  405b68:	mov	w1, w0
  405b6c:	ldr	w0, [sp, #60]
  405b70:	cmp	w0, w1
  405b74:	cset	w0, le
  405b78:	and	w0, w0, #0xff
  405b7c:	mov	w1, w0
  405b80:	ldr	x0, [sp, #24]
  405b84:	ldr	w0, [x0]
  405b88:	mov	w7, w0
  405b8c:	ldr	x6, [sp, #32]
  405b90:	ldr	x5, [sp, #40]
  405b94:	ldr	x4, [sp, #48]
  405b98:	ldr	x3, [sp, #64]
  405b9c:	ldr	w2, [sp, #60]
  405ba0:	ldr	x0, [sp, #72]
  405ba4:	bl	405a74 <printf@plt+0x3e14>
  405ba8:	mov	w1, w0
  405bac:	ldr	x0, [sp, #24]
  405bb0:	str	w1, [x0]
  405bb4:	b	405ee8 <printf@plt+0x4288>
  405bb8:	mov	x2, #0x2                   	// #2
  405bbc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405bc0:	add	x1, x0, #0xf98
  405bc4:	ldr	x0, [sp, #64]
  405bc8:	bl	401a10 <strncmp@plt>
  405bcc:	cmp	w0, #0x0
  405bd0:	b.ne	405c30 <printf@plt+0x3fd0>  // b.any
  405bd4:	ldr	x0, [sp, #64]
  405bd8:	add	x0, x0, #0x2
  405bdc:	bl	4019b0 <atoi@plt>
  405be0:	mov	w1, w0
  405be4:	ldr	w0, [sp, #60]
  405be8:	cmp	w0, w1
  405bec:	cset	w0, ge  // ge = tcont
  405bf0:	and	w0, w0, #0xff
  405bf4:	mov	w1, w0
  405bf8:	ldr	x0, [sp, #24]
  405bfc:	ldr	w0, [x0]
  405c00:	mov	w7, w0
  405c04:	ldr	x6, [sp, #32]
  405c08:	ldr	x5, [sp, #40]
  405c0c:	ldr	x4, [sp, #48]
  405c10:	ldr	x3, [sp, #64]
  405c14:	ldr	w2, [sp, #60]
  405c18:	ldr	x0, [sp, #72]
  405c1c:	bl	405a74 <printf@plt+0x3e14>
  405c20:	mov	w1, w0
  405c24:	ldr	x0, [sp, #24]
  405c28:	str	w1, [x0]
  405c2c:	b	405ee8 <printf@plt+0x4288>
  405c30:	mov	x2, #0x2                   	// #2
  405c34:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405c38:	add	x1, x0, #0xfa0
  405c3c:	ldr	x0, [sp, #64]
  405c40:	bl	401a10 <strncmp@plt>
  405c44:	cmp	w0, #0x0
  405c48:	b.ne	405ca8 <printf@plt+0x4048>  // b.any
  405c4c:	ldr	x0, [sp, #64]
  405c50:	add	x0, x0, #0x2
  405c54:	bl	4019b0 <atoi@plt>
  405c58:	mov	w1, w0
  405c5c:	ldr	w0, [sp, #60]
  405c60:	cmp	w0, w1
  405c64:	cset	w0, eq  // eq = none
  405c68:	and	w0, w0, #0xff
  405c6c:	mov	w1, w0
  405c70:	ldr	x0, [sp, #24]
  405c74:	ldr	w0, [x0]
  405c78:	mov	w7, w0
  405c7c:	ldr	x6, [sp, #32]
  405c80:	ldr	x5, [sp, #40]
  405c84:	ldr	x4, [sp, #48]
  405c88:	ldr	x3, [sp, #64]
  405c8c:	ldr	w2, [sp, #60]
  405c90:	ldr	x0, [sp, #72]
  405c94:	bl	405a74 <printf@plt+0x3e14>
  405c98:	mov	w1, w0
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	str	w1, [x0]
  405ca4:	b	405ee8 <printf@plt+0x4288>
  405ca8:	mov	x2, #0x2                   	// #2
  405cac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405cb0:	add	x1, x0, #0xfa8
  405cb4:	ldr	x0, [sp, #64]
  405cb8:	bl	401a10 <strncmp@plt>
  405cbc:	cmp	w0, #0x0
  405cc0:	b.ne	405d20 <printf@plt+0x40c0>  // b.any
  405cc4:	ldr	x0, [sp, #64]
  405cc8:	add	x0, x0, #0x2
  405ccc:	bl	4019b0 <atoi@plt>
  405cd0:	mov	w1, w0
  405cd4:	ldr	w0, [sp, #60]
  405cd8:	cmp	w0, w1
  405cdc:	cset	w0, ne  // ne = any
  405ce0:	and	w0, w0, #0xff
  405ce4:	mov	w1, w0
  405ce8:	ldr	x0, [sp, #24]
  405cec:	ldr	w0, [x0]
  405cf0:	mov	w7, w0
  405cf4:	ldr	x6, [sp, #32]
  405cf8:	ldr	x5, [sp, #40]
  405cfc:	ldr	x4, [sp, #48]
  405d00:	ldr	x3, [sp, #64]
  405d04:	ldr	w2, [sp, #60]
  405d08:	ldr	x0, [sp, #72]
  405d0c:	bl	405a74 <printf@plt+0x3e14>
  405d10:	mov	w1, w0
  405d14:	ldr	x0, [sp, #24]
  405d18:	str	w1, [x0]
  405d1c:	b	405ee8 <printf@plt+0x4288>
  405d20:	ldr	x0, [sp, #64]
  405d24:	ldrb	w1, [x0]
  405d28:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405d2c:	add	x0, x0, #0xfb0
  405d30:	ldrb	w0, [x0]
  405d34:	sub	w0, w1, w0
  405d38:	cmp	w0, #0x0
  405d3c:	b.ne	405d9c <printf@plt+0x413c>  // b.any
  405d40:	ldr	x0, [sp, #64]
  405d44:	add	x0, x0, #0x2
  405d48:	bl	4019b0 <atoi@plt>
  405d4c:	mov	w1, w0
  405d50:	ldr	w0, [sp, #60]
  405d54:	cmp	w0, w1
  405d58:	cset	w0, lt  // lt = tstop
  405d5c:	and	w0, w0, #0xff
  405d60:	mov	w1, w0
  405d64:	ldr	x0, [sp, #24]
  405d68:	ldr	w0, [x0]
  405d6c:	mov	w7, w0
  405d70:	ldr	x6, [sp, #32]
  405d74:	ldr	x5, [sp, #40]
  405d78:	ldr	x4, [sp, #48]
  405d7c:	ldr	x3, [sp, #64]
  405d80:	ldr	w2, [sp, #60]
  405d84:	ldr	x0, [sp, #72]
  405d88:	bl	405a74 <printf@plt+0x3e14>
  405d8c:	mov	w1, w0
  405d90:	ldr	x0, [sp, #24]
  405d94:	str	w1, [x0]
  405d98:	b	405ee8 <printf@plt+0x4288>
  405d9c:	ldr	x0, [sp, #64]
  405da0:	ldrb	w1, [x0]
  405da4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405da8:	add	x0, x0, #0xfb8
  405dac:	ldrb	w0, [x0]
  405db0:	sub	w0, w1, w0
  405db4:	cmp	w0, #0x0
  405db8:	b.ne	405e18 <printf@plt+0x41b8>  // b.any
  405dbc:	ldr	x0, [sp, #64]
  405dc0:	add	x0, x0, #0x2
  405dc4:	bl	4019b0 <atoi@plt>
  405dc8:	mov	w1, w0
  405dcc:	ldr	w0, [sp, #60]
  405dd0:	cmp	w0, w1
  405dd4:	cset	w0, gt
  405dd8:	and	w0, w0, #0xff
  405ddc:	mov	w1, w0
  405de0:	ldr	x0, [sp, #24]
  405de4:	ldr	w0, [x0]
  405de8:	mov	w7, w0
  405dec:	ldr	x6, [sp, #32]
  405df0:	ldr	x5, [sp, #40]
  405df4:	ldr	x4, [sp, #48]
  405df8:	ldr	x3, [sp, #64]
  405dfc:	ldr	w2, [sp, #60]
  405e00:	ldr	x0, [sp, #72]
  405e04:	bl	405a74 <printf@plt+0x3e14>
  405e08:	mov	w1, w0
  405e0c:	ldr	x0, [sp, #24]
  405e10:	str	w1, [x0]
  405e14:	b	405ee8 <printf@plt+0x4288>
  405e18:	ldr	x0, [sp, #64]
  405e1c:	ldrb	w1, [x0]
  405e20:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405e24:	add	x0, x0, #0xfc0
  405e28:	ldrb	w0, [x0]
  405e2c:	sub	w0, w1, w0
  405e30:	cmp	w0, #0x0
  405e34:	b.ne	405e94 <printf@plt+0x4234>  // b.any
  405e38:	ldr	x0, [sp, #64]
  405e3c:	add	x0, x0, #0x1
  405e40:	bl	4019b0 <atoi@plt>
  405e44:	mov	w1, w0
  405e48:	ldr	w0, [sp, #60]
  405e4c:	cmp	w0, w1
  405e50:	cset	w0, eq  // eq = none
  405e54:	and	w0, w0, #0xff
  405e58:	mov	w1, w0
  405e5c:	ldr	x0, [sp, #24]
  405e60:	ldr	w0, [x0]
  405e64:	mov	w7, w0
  405e68:	ldr	x6, [sp, #32]
  405e6c:	ldr	x5, [sp, #40]
  405e70:	ldr	x4, [sp, #48]
  405e74:	ldr	x3, [sp, #64]
  405e78:	ldr	w2, [sp, #60]
  405e7c:	ldr	x0, [sp, #72]
  405e80:	bl	405a74 <printf@plt+0x3e14>
  405e84:	mov	w1, w0
  405e88:	ldr	x0, [sp, #24]
  405e8c:	str	w1, [x0]
  405e90:	b	405ee8 <printf@plt+0x4288>
  405e94:	ldr	x0, [sp, #64]
  405e98:	bl	4019b0 <atoi@plt>
  405e9c:	mov	w1, w0
  405ea0:	ldr	w0, [sp, #60]
  405ea4:	cmp	w0, w1
  405ea8:	cset	w0, eq  // eq = none
  405eac:	and	w0, w0, #0xff
  405eb0:	mov	w1, w0
  405eb4:	ldr	x0, [sp, #24]
  405eb8:	ldr	w0, [x0]
  405ebc:	mov	w7, w0
  405ec0:	ldr	x6, [sp, #32]
  405ec4:	ldr	x5, [sp, #40]
  405ec8:	ldr	x4, [sp, #48]
  405ecc:	ldr	x3, [sp, #64]
  405ed0:	ldr	w2, [sp, #60]
  405ed4:	ldr	x0, [sp, #72]
  405ed8:	bl	405a74 <printf@plt+0x3e14>
  405edc:	mov	w1, w0
  405ee0:	ldr	x0, [sp, #24]
  405ee4:	str	w1, [x0]
  405ee8:	nop
  405eec:	ldp	x29, x30, [sp], #80
  405ef0:	ret
  405ef4:	stp	x29, x30, [sp, #-32]!
  405ef8:	mov	x29, sp
  405efc:	str	x0, [sp, #24]
  405f00:	str	w1, [sp, #20]
  405f04:	ldr	x0, [sp, #24]
  405f08:	ldr	w0, [x0, #12]
  405f0c:	cmp	w0, #0x0
  405f10:	b.eq	405f54 <printf@plt+0x42f4>  // b.none
  405f14:	ldr	x0, [sp, #24]
  405f18:	ldr	x1, [x0, #40]
  405f1c:	ldr	x0, [sp, #24]
  405f20:	ldr	x2, [x0, #72]
  405f24:	ldr	x0, [sp, #24]
  405f28:	ldr	x3, [x0, #104]
  405f2c:	ldr	x0, [sp, #24]
  405f30:	add	x0, x0, #0xc
  405f34:	mov	x6, x0
  405f38:	mov	x5, x3
  405f3c:	mov	x4, x2
  405f40:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405f44:	add	x3, x0, #0xea0
  405f48:	ldr	w2, [sp, #20]
  405f4c:	ldr	x0, [sp, #24]
  405f50:	bl	405b1c <printf@plt+0x3ebc>
  405f54:	nop
  405f58:	ldp	x29, x30, [sp], #32
  405f5c:	ret
  405f60:	stp	x29, x30, [sp, #-32]!
  405f64:	mov	x29, sp
  405f68:	str	x0, [sp, #24]
  405f6c:	str	w1, [sp, #20]
  405f70:	ldr	x0, [sp, #24]
  405f74:	ldr	w0, [x0, #8]
  405f78:	cmp	w0, #0x0
  405f7c:	b.eq	405fc0 <printf@plt+0x4360>  // b.none
  405f80:	ldr	x0, [sp, #24]
  405f84:	ldr	x1, [x0, #32]
  405f88:	ldr	x0, [sp, #24]
  405f8c:	ldr	x2, [x0, #64]
  405f90:	ldr	x0, [sp, #24]
  405f94:	ldr	x3, [x0, #96]
  405f98:	ldr	x0, [sp, #24]
  405f9c:	add	x0, x0, #0x8
  405fa0:	mov	x6, x0
  405fa4:	mov	x5, x3
  405fa8:	mov	x4, x2
  405fac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  405fb0:	add	x3, x0, #0xeb0
  405fb4:	ldr	w2, [sp, #20]
  405fb8:	ldr	x0, [sp, #24]
  405fbc:	bl	405b1c <printf@plt+0x3ebc>
  405fc0:	nop
  405fc4:	ldp	x29, x30, [sp], #32
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-32]!
  405fd0:	mov	x29, sp
  405fd4:	str	x0, [sp, #24]
  405fd8:	str	w1, [sp, #20]
  405fdc:	ldr	x0, [sp, #24]
  405fe0:	ldr	w0, [x0]
  405fe4:	cmp	w0, #0x0
  405fe8:	b.eq	406028 <printf@plt+0x43c8>  // b.none
  405fec:	ldr	x0, [sp, #24]
  405ff0:	ldr	x1, [x0, #16]
  405ff4:	ldr	x0, [sp, #24]
  405ff8:	ldr	x2, [x0, #48]
  405ffc:	ldr	x0, [sp, #24]
  406000:	ldr	x0, [x0, #80]
  406004:	ldr	x3, [sp, #24]
  406008:	mov	x6, x3
  40600c:	mov	x5, x0
  406010:	mov	x4, x2
  406014:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406018:	add	x3, x0, #0xea8
  40601c:	ldr	w2, [sp, #20]
  406020:	ldr	x0, [sp, #24]
  406024:	bl	405b1c <printf@plt+0x3ebc>
  406028:	nop
  40602c:	ldp	x29, x30, [sp], #32
  406030:	ret
  406034:	stp	x29, x30, [sp, #-32]!
  406038:	mov	x29, sp
  40603c:	str	x0, [sp, #24]
  406040:	str	w1, [sp, #20]
  406044:	ldr	x0, [sp, #24]
  406048:	ldr	w0, [x0, #4]
  40604c:	cmp	w0, #0x0
  406050:	b.eq	406094 <printf@plt+0x4434>  // b.none
  406054:	ldr	x0, [sp, #24]
  406058:	ldr	x1, [x0, #24]
  40605c:	ldr	x0, [sp, #24]
  406060:	ldr	x2, [x0, #56]
  406064:	ldr	x0, [sp, #24]
  406068:	ldr	x3, [x0, #88]
  40606c:	ldr	x0, [sp, #24]
  406070:	add	x0, x0, #0x4
  406074:	mov	x6, x0
  406078:	mov	x5, x3
  40607c:	mov	x4, x2
  406080:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406084:	add	x3, x0, #0xec0
  406088:	ldr	w2, [sp, #20]
  40608c:	ldr	x0, [sp, #24]
  406090:	bl	405b1c <printf@plt+0x3ebc>
  406094:	nop
  406098:	ldp	x29, x30, [sp], #32
  40609c:	ret
  4060a0:	stp	x29, x30, [sp, #-32]!
  4060a4:	mov	x29, sp
  4060a8:	stp	x19, x20, [sp, #16]
  4060ac:	mov	x0, #0x320                 	// #800
  4060b0:	bl	4246c4 <_Znwm@@Base>
  4060b4:	mov	x19, x0
  4060b8:	mov	x0, x19
  4060bc:	bl	40c1dc <printf@plt+0xa57c>
  4060c0:	mov	x0, x19
  4060c4:	b	4060e0 <printf@plt+0x4480>
  4060c8:	mov	x20, x0
  4060cc:	mov	x1, #0x320                 	// #800
  4060d0:	mov	x0, x19
  4060d4:	bl	424780 <_ZdlPvm@@Base>
  4060d8:	mov	x0, x20
  4060dc:	bl	401be0 <_Unwind_Resume@plt>
  4060e0:	ldp	x19, x20, [sp, #16]
  4060e4:	ldp	x29, x30, [sp], #32
  4060e8:	ret
  4060ec:	stp	x29, x30, [sp, #-48]!
  4060f0:	mov	x29, sp
  4060f4:	str	x0, [sp, #24]
  4060f8:	str	x1, [sp, #16]
  4060fc:	ldr	x0, [sp, #16]
  406100:	ldr	x0, [x0]
  406104:	bl	41ddb8 <printf@plt+0x1c158>
  406108:	str	x0, [sp, #40]
  40610c:	ldr	x0, [sp, #40]
  406110:	cmp	x0, #0x0
  406114:	b.ne	40613c <printf@plt+0x44dc>  // b.any
  406118:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40611c:	add	x3, x0, #0xb38
  406120:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  406124:	add	x2, x0, #0xb38
  406128:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40612c:	add	x1, x0, #0xb38
  406130:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406134:	add	x0, x0, #0xfc8
  406138:	bl	41bfec <printf@plt+0x1a38c>
  40613c:	nop
  406140:	ldp	x29, x30, [sp], #48
  406144:	ret
  406148:	stp	x29, x30, [sp, #-48]!
  40614c:	mov	x29, sp
  406150:	str	x0, [sp, #24]
  406154:	str	x1, [sp, #16]
  406158:	ldr	x0, [sp, #16]
  40615c:	bl	41ddb8 <printf@plt+0x1c158>
  406160:	str	x0, [sp, #40]
  406164:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406168:	add	x1, x0, #0xff0
  40616c:	ldr	x0, [sp, #40]
  406170:	bl	401b10 <strcmp@plt>
  406174:	cmp	w0, #0x0
  406178:	b.eq	406194 <printf@plt+0x4534>  // b.none
  40617c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406180:	add	x1, x0, #0xff8
  406184:	ldr	x0, [sp, #40]
  406188:	bl	401b10 <strcmp@plt>
  40618c:	cmp	w0, #0x0
  406190:	b.ne	40619c <printf@plt+0x453c>  // b.any
  406194:	mov	w0, #0x1                   	// #1
  406198:	b	4061a0 <printf@plt+0x4540>
  40619c:	mov	w0, #0x0                   	// #0
  4061a0:	ldp	x29, x30, [sp], #48
  4061a4:	ret
  4061a8:	stp	x29, x30, [sp, #-48]!
  4061ac:	mov	x29, sp
  4061b0:	str	x0, [sp, #24]
  4061b4:	str	x1, [sp, #16]
  4061b8:	ldr	x0, [sp, #16]
  4061bc:	bl	41ddb8 <printf@plt+0x1c158>
  4061c0:	str	x0, [sp, #40]
  4061c4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4061c8:	add	x1, x0, #0xff0
  4061cc:	ldr	x0, [sp, #40]
  4061d0:	bl	401b10 <strcmp@plt>
  4061d4:	cmp	w0, #0x0
  4061d8:	b.ne	4061e4 <printf@plt+0x4584>  // b.any
  4061dc:	ldr	x0, [sp, #16]
  4061e0:	b	406238 <printf@plt+0x45d8>
  4061e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4061e8:	add	x1, x0, #0x0
  4061ec:	ldr	x0, [sp, #40]
  4061f0:	bl	401b10 <strcmp@plt>
  4061f4:	cmp	w0, #0x0
  4061f8:	b.ne	406214 <printf@plt+0x45b4>  // b.any
  4061fc:	mov	w2, #0x0                   	// #0
  406200:	mov	x1, #0x0                   	// #0
  406204:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406208:	add	x0, x0, #0xff8
  40620c:	bl	41e5e0 <printf@plt+0x1c980>
  406210:	b	406238 <printf@plt+0x45d8>
  406214:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406218:	add	x1, x0, #0xff8
  40621c:	ldr	x0, [sp, #40]
  406220:	bl	401b10 <strcmp@plt>
  406224:	cmp	w0, #0x0
  406228:	b.ne	406234 <printf@plt+0x45d4>  // b.any
  40622c:	ldr	x0, [sp, #16]
  406230:	b	406238 <printf@plt+0x45d8>
  406234:	mov	x0, #0x0                   	// #0
  406238:	ldp	x29, x30, [sp], #48
  40623c:	ret
  406240:	stp	x29, x30, [sp, #-32]!
  406244:	mov	x29, sp
  406248:	str	x0, [sp, #24]
  40624c:	ldr	x0, [sp, #24]
  406250:	bl	40bd50 <printf@plt+0xa0f0>
  406254:	ldr	x0, [sp, #24]
  406258:	ldr	w0, [x0, #608]
  40625c:	add	w1, w0, #0x1
  406260:	ldr	x0, [sp, #24]
  406264:	str	w1, [x0, #608]
  406268:	nop
  40626c:	ldp	x29, x30, [sp], #32
  406270:	ret
  406274:	stp	x29, x30, [sp, #-32]!
  406278:	mov	x29, sp
  40627c:	str	x0, [sp, #24]
  406280:	str	x1, [sp, #16]
  406284:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406288:	add	x0, x0, #0x23c
  40628c:	ldr	w0, [x0]
  406290:	cmp	w0, #0x0
  406294:	b.ne	4062b4 <printf@plt+0x4654>  // b.any
  406298:	ldr	x0, [sp, #24]
  40629c:	add	x2, x0, #0x50
  4062a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4062a4:	add	x1, x0, #0x8
  4062a8:	mov	x0, x2
  4062ac:	bl	4157c4 <printf@plt+0x13b64>
  4062b0:	b	4062cc <printf@plt+0x466c>
  4062b4:	ldr	x0, [sp, #24]
  4062b8:	add	x2, x0, #0x50
  4062bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4062c0:	add	x1, x0, #0x10
  4062c4:	mov	x0, x2
  4062c8:	bl	4157c4 <printf@plt+0x13b64>
  4062cc:	nop
  4062d0:	ldp	x29, x30, [sp], #32
  4062d4:	ret
  4062d8:	stp	x29, x30, [sp, #-32]!
  4062dc:	mov	x29, sp
  4062e0:	str	x0, [sp, #24]
  4062e4:	ldr	x0, [sp, #24]
  4062e8:	ldr	w1, [x0, #628]
  4062ec:	ldr	x0, [sp, #24]
  4062f0:	str	w1, [x0, #588]
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	ldr	w0, [x0, #588]
  4062fc:	cmp	w0, #0x0
  406300:	b.le	40633c <printf@plt+0x46dc>
  406304:	ldr	x0, [sp, #24]
  406308:	str	wzr, [x0, #592]
  40630c:	ldr	x0, [sp, #24]
  406310:	bl	407d68 <printf@plt+0x6108>
  406314:	mov	w4, w0
  406318:	ldr	x0, [sp, #24]
  40631c:	ldr	w1, [x0, #584]
  406320:	ldr	x0, [sp, #24]
  406324:	ldr	w0, [x0, #580]
  406328:	mov	w3, w0
  40632c:	mov	w2, w1
  406330:	mov	w1, w4
  406334:	ldr	x0, [sp, #24]
  406338:	bl	407e6c <printf@plt+0x620c>
  40633c:	nop
  406340:	ldp	x29, x30, [sp], #32
  406344:	ret
  406348:	stp	x29, x30, [sp, #-64]!
  40634c:	mov	x29, sp
  406350:	stp	x19, x20, [sp, #16]
  406354:	str	x0, [sp, #40]
  406358:	str	x1, [sp, #32]
  40635c:	ldr	x1, [sp, #32]
  406360:	ldr	x0, [sp, #40]
  406364:	bl	40b688 <printf@plt+0x9a28>
  406368:	ldr	x0, [sp, #40]
  40636c:	ldr	w0, [x0, #568]
  406370:	cmp	w0, #0x3
  406374:	b.ne	4063ac <printf@plt+0x474c>  // b.any
  406378:	ldr	x1, [sp, #32]
  40637c:	ldr	x0, [sp, #40]
  406380:	bl	40aeb4 <printf@plt+0x9254>
  406384:	ldr	x0, [sp, #40]
  406388:	ldr	x3, [x0, #536]
  40638c:	ldr	x0, [sp, #32]
  406390:	ldr	x1, [x0, #64]
  406394:	ldr	x0, [sp, #32]
  406398:	ldr	w0, [x0, #72]
  40639c:	mov	w2, w0
  4063a0:	mov	x0, x3
  4063a4:	bl	4140ac <printf@plt+0x1244c>
  4063a8:	b	406668 <printf@plt+0x4a08>
  4063ac:	ldr	x0, [sp, #40]
  4063b0:	ldr	x0, [x0, #536]
  4063b4:	bl	4146ac <printf@plt+0x12a4c>
  4063b8:	cmp	w0, #0x0
  4063bc:	b.ne	4063d0 <printf@plt+0x4770>  // b.any
  4063c0:	ldr	x0, [sp, #40]
  4063c4:	ldr	w0, [x0, #656]
  4063c8:	cmp	w0, #0x0
  4063cc:	b.eq	4063d8 <printf@plt+0x4778>  // b.none
  4063d0:	mov	w0, #0x1                   	// #1
  4063d4:	b	4063dc <printf@plt+0x477c>
  4063d8:	mov	w0, #0x0                   	// #0
  4063dc:	str	w0, [sp, #60]
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	ldr	x0, [x0, #536]
  4063e8:	bl	414404 <printf@plt+0x127a4>
  4063ec:	ldr	x0, [sp, #40]
  4063f0:	bl	407e24 <printf@plt+0x61c4>
  4063f4:	ldr	x0, [sp, #40]
  4063f8:	ldr	w0, [x0, #568]
  4063fc:	cmp	w0, #0x2
  406400:	b.eq	406530 <printf@plt+0x48d0>  // b.none
  406404:	cmp	w0, #0x2
  406408:	b.gt	4065ec <printf@plt+0x498c>
  40640c:	cmp	w0, #0x0
  406410:	b.eq	406420 <printf@plt+0x47c0>  // b.none
  406414:	cmp	w0, #0x1
  406418:	b.eq	406474 <printf@plt+0x4814>  // b.none
  40641c:	b	4065ec <printf@plt+0x498c>
  406420:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406424:	add	x0, x0, #0x23c
  406428:	ldr	w0, [x0]
  40642c:	cmp	w0, #0x1
  406430:	b.ne	406454 <printf@plt+0x47f4>  // b.any
  406434:	ldr	x0, [sp, #40]
  406438:	ldr	x3, [x0, #536]
  40643c:	ldr	w2, [sp, #60]
  406440:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406444:	add	x1, x0, #0x18
  406448:	mov	x0, x3
  40644c:	bl	414330 <printf@plt+0x126d0>
  406450:	b	406610 <printf@plt+0x49b0>
  406454:	ldr	x0, [sp, #40]
  406458:	ldr	x3, [x0, #536]
  40645c:	ldr	w2, [sp, #60]
  406460:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406464:	add	x1, x0, #0x28
  406468:	mov	x0, x3
  40646c:	bl	414330 <printf@plt+0x126d0>
  406470:	b	406610 <printf@plt+0x49b0>
  406474:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406478:	add	x0, x0, #0x23c
  40647c:	ldr	w0, [x0]
  406480:	cmp	w0, #0x1
  406484:	b.ne	4064dc <printf@plt+0x487c>  // b.any
  406488:	ldr	x0, [sp, #40]
  40648c:	ldr	x19, [x0, #536]
  406490:	ldr	x0, [sp, #40]
  406494:	add	x20, x0, #0x50
  406498:	ldr	x0, [sp, #40]
  40649c:	bl	407d68 <printf@plt+0x6108>
  4064a0:	mov	w2, w0
  4064a4:	ldr	x0, [sp, #40]
  4064a8:	ldr	w1, [x0, #584]
  4064ac:	ldr	x0, [sp, #40]
  4064b0:	ldr	w0, [x0, #580]
  4064b4:	ldr	w6, [sp, #60]
  4064b8:	mov	w5, w0
  4064bc:	mov	w4, w1
  4064c0:	mov	w3, w2
  4064c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4064c8:	add	x2, x0, #0x38
  4064cc:	mov	x1, x20
  4064d0:	mov	x0, x19
  4064d4:	bl	414364 <printf@plt+0x12704>
  4064d8:	b	406610 <printf@plt+0x49b0>
  4064dc:	ldr	x0, [sp, #40]
  4064e0:	ldr	x19, [x0, #536]
  4064e4:	ldr	x0, [sp, #40]
  4064e8:	add	x20, x0, #0x50
  4064ec:	ldr	x0, [sp, #40]
  4064f0:	bl	407d68 <printf@plt+0x6108>
  4064f4:	mov	w2, w0
  4064f8:	ldr	x0, [sp, #40]
  4064fc:	ldr	w1, [x0, #584]
  406500:	ldr	x0, [sp, #40]
  406504:	ldr	w0, [x0, #580]
  406508:	ldr	w6, [sp, #60]
  40650c:	mov	w5, w0
  406510:	mov	w4, w1
  406514:	mov	w3, w2
  406518:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40651c:	add	x2, x0, #0x48
  406520:	mov	x1, x20
  406524:	mov	x0, x19
  406528:	bl	414364 <printf@plt+0x12704>
  40652c:	b	406610 <printf@plt+0x49b0>
  406530:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406534:	add	x0, x0, #0x23c
  406538:	ldr	w0, [x0]
  40653c:	cmp	w0, #0x1
  406540:	b.ne	406598 <printf@plt+0x4938>  // b.any
  406544:	ldr	x0, [sp, #40]
  406548:	ldr	x19, [x0, #536]
  40654c:	ldr	x0, [sp, #40]
  406550:	add	x20, x0, #0x50
  406554:	ldr	x0, [sp, #40]
  406558:	bl	407d68 <printf@plt+0x6108>
  40655c:	mov	w2, w0
  406560:	ldr	x0, [sp, #40]
  406564:	ldr	w1, [x0, #584]
  406568:	ldr	x0, [sp, #40]
  40656c:	ldr	w0, [x0, #580]
  406570:	ldr	w6, [sp, #60]
  406574:	mov	w5, w0
  406578:	mov	w4, w1
  40657c:	mov	w3, w2
  406580:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406584:	add	x2, x0, #0x58
  406588:	mov	x1, x20
  40658c:	mov	x0, x19
  406590:	bl	414364 <printf@plt+0x12704>
  406594:	b	406610 <printf@plt+0x49b0>
  406598:	ldr	x0, [sp, #40]
  40659c:	ldr	x19, [x0, #536]
  4065a0:	ldr	x0, [sp, #40]
  4065a4:	add	x20, x0, #0x50
  4065a8:	ldr	x0, [sp, #40]
  4065ac:	bl	407d68 <printf@plt+0x6108>
  4065b0:	mov	w2, w0
  4065b4:	ldr	x0, [sp, #40]
  4065b8:	ldr	w1, [x0, #584]
  4065bc:	ldr	x0, [sp, #40]
  4065c0:	ldr	w0, [x0, #580]
  4065c4:	ldr	w6, [sp, #60]
  4065c8:	mov	w5, w0
  4065cc:	mov	w4, w1
  4065d0:	mov	w3, w2
  4065d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4065d8:	add	x2, x0, #0x68
  4065dc:	mov	x1, x20
  4065e0:	mov	x0, x19
  4065e4:	bl	414364 <printf@plt+0x12704>
  4065e8:	b	406610 <printf@plt+0x49b0>
  4065ec:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4065f0:	add	x3, x0, #0xb38
  4065f4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4065f8:	add	x2, x0, #0xb38
  4065fc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  406600:	add	x1, x0, #0xb38
  406604:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406608:	add	x0, x0, #0x78
  40660c:	bl	41bfec <printf@plt+0x1a38c>
  406610:	ldr	x0, [sp, #40]
  406614:	ldr	x3, [x0, #536]
  406618:	ldr	x0, [sp, #32]
  40661c:	ldr	x1, [x0, #64]
  406620:	ldr	x0, [sp, #32]
  406624:	ldr	w0, [x0, #72]
  406628:	mov	w2, w0
  40662c:	mov	x0, x3
  406630:	bl	4140ac <printf@plt+0x1244c>
  406634:	ldr	x0, [sp, #40]
  406638:	ldr	x0, [x0, #536]
  40663c:	bl	414404 <printf@plt+0x127a4>
  406640:	ldr	x0, [sp, #40]
  406644:	mov	w1, #0x3                   	// #3
  406648:	str	w1, [x0, #568]
  40664c:	ldr	x0, [sp, #40]
  406650:	mov	w1, #0x1                   	// #1
  406654:	str	w1, [x0, #516]
  406658:	ldr	x0, [sp, #40]
  40665c:	str	wzr, [x0, #656]
  406660:	ldr	x0, [sp, #40]
  406664:	bl	4062d8 <printf@plt+0x4678>
  406668:	nop
  40666c:	ldp	x19, x20, [sp, #16]
  406670:	ldp	x29, x30, [sp], #64
  406674:	ret
  406678:	stp	x29, x30, [sp, #-32]!
  40667c:	mov	x29, sp
  406680:	str	x0, [sp, #24]
  406684:	str	x1, [sp, #16]
  406688:	ldr	x0, [sp, #16]
  40668c:	bl	4030f0 <printf@plt+0x1490>
  406690:	cmp	w0, #0x0
  406694:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  406698:	ldr	x0, [sp, #16]
  40669c:	bl	403198 <printf@plt+0x1538>
  4066a0:	cmp	w0, #0x0
  4066a4:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  4066a8:	ldr	x0, [sp, #16]
  4066ac:	bl	403144 <printf@plt+0x14e4>
  4066b0:	cmp	w0, #0x0
  4066b4:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  4066b8:	ldr	x0, [sp, #16]
  4066bc:	bl	40309c <printf@plt+0x143c>
  4066c0:	cmp	w0, #0x0
  4066c4:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  4066c8:	ldr	x0, [sp, #16]
  4066cc:	bl	4031ec <printf@plt+0x158c>
  4066d0:	cmp	w0, #0x0
  4066d4:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  4066d8:	ldr	x0, [sp, #16]
  4066dc:	bl	402fe8 <printf@plt+0x1388>
  4066e0:	cmp	w0, #0x0
  4066e4:	b.ne	4066f8 <printf@plt+0x4a98>  // b.any
  4066e8:	ldr	x0, [sp, #16]
  4066ec:	bl	402f84 <printf@plt+0x1324>
  4066f0:	cmp	w0, #0x0
  4066f4:	b.eq	406700 <printf@plt+0x4aa0>  // b.none
  4066f8:	mov	w0, #0x1                   	// #1
  4066fc:	b	406704 <printf@plt+0x4aa4>
  406700:	mov	w0, #0x0                   	// #0
  406704:	cmp	w0, #0x0
  406708:	b.eq	406718 <printf@plt+0x4ab8>  // b.none
  40670c:	ldr	x1, [sp, #16]
  406710:	ldr	x0, [sp, #24]
  406714:	bl	408ea8 <printf@plt+0x7248>
  406718:	nop
  40671c:	ldp	x29, x30, [sp], #32
  406720:	ret
  406724:	stp	x29, x30, [sp, #-32]!
  406728:	mov	x29, sp
  40672c:	str	x0, [sp, #24]
  406730:	str	x1, [sp, #16]
  406734:	ldr	x0, [sp, #16]
  406738:	bl	4019b0 <atoi@plt>
  40673c:	mov	w1, w0
  406740:	ldr	x0, [sp, #24]
  406744:	str	w1, [x0, #652]
  406748:	ldr	x0, [sp, #24]
  40674c:	mov	w1, #0x1                   	// #1
  406750:	str	w1, [x0, #648]
  406754:	nop
  406758:	ldp	x29, x30, [sp], #32
  40675c:	ret
  406760:	sub	sp, sp, #0x10
  406764:	str	x0, [sp, #8]
  406768:	ldr	x0, [sp, #8]
  40676c:	str	wzr, [x0, #568]
  406770:	nop
  406774:	add	sp, sp, #0x10
  406778:	ret
  40677c:	sub	sp, sp, #0x10
  406780:	str	x0, [sp, #8]
  406784:	ldr	x0, [sp, #8]
  406788:	mov	w1, #0x2                   	// #2
  40678c:	str	w1, [x0, #568]
  406790:	nop
  406794:	add	sp, sp, #0x10
  406798:	ret
  40679c:	sub	sp, sp, #0x10
  4067a0:	str	x0, [sp, #8]
  4067a4:	ldr	x0, [sp, #8]
  4067a8:	mov	w1, #0x1                   	// #1
  4067ac:	str	w1, [x0, #568]
  4067b0:	nop
  4067b4:	add	sp, sp, #0x10
  4067b8:	ret
  4067bc:	stp	x29, x30, [sp, #-48]!
  4067c0:	mov	x29, sp
  4067c4:	str	x0, [sp, #24]
  4067c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4067cc:	add	x1, x0, #0x90
  4067d0:	ldr	x0, [sp, #24]
  4067d4:	bl	401af0 <fopen@plt>
  4067d8:	str	x0, [sp, #40]
  4067dc:	ldr	x0, [sp, #40]
  4067e0:	cmp	x0, #0x0
  4067e4:	b.ne	4067f0 <printf@plt+0x4b90>  // b.any
  4067e8:	mov	w0, #0x0                   	// #0
  4067ec:	b	4067fc <printf@plt+0x4b9c>
  4067f0:	ldr	x0, [sp, #40]
  4067f4:	bl	4018d0 <fclose@plt>
  4067f8:	mov	w0, #0x1                   	// #1
  4067fc:	ldp	x29, x30, [sp], #48
  406800:	ret
  406804:	stp	x29, x30, [sp, #-160]!
  406808:	mov	x29, sp
  40680c:	stp	x19, x20, [sp, #16]
  406810:	str	x0, [sp, #40]
  406814:	mov	x0, #0x10                  	// #16
  406818:	bl	4246c4 <_Znwm@@Base>
  40681c:	mov	x19, x0
  406820:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406824:	add	x1, x0, #0xbe0
  406828:	mov	x0, x19
  40682c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  406830:	str	x19, [sp, #152]
  406834:	ldr	x0, [sp, #40]
  406838:	cmp	x0, #0x0
  40683c:	b.eq	406860 <printf@plt+0x4c00>  // b.none
  406840:	ldr	x0, [sp, #40]
  406844:	ldrb	w0, [x0]
  406848:	cmp	w0, #0x20
  40684c:	b.ne	406860 <printf@plt+0x4c00>  // b.any
  406850:	ldr	x0, [sp, #40]
  406854:	add	x0, x0, #0x1
  406858:	str	x0, [sp, #40]
  40685c:	b	406834 <printf@plt+0x4bd4>
  406860:	ldr	x0, [sp, #40]
  406864:	bl	4067bc <printf@plt+0x4b5c>
  406868:	cmp	w0, #0x0
  40686c:	cset	w0, ne  // ne = any
  406870:	and	w0, w0, #0xff
  406874:	cmp	w0, #0x0
  406878:	b.eq	406970 <printf@plt+0x4d10>  // b.none
  40687c:	add	x2, sp, #0x88
  406880:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406884:	add	x1, x0, #0x98
  406888:	mov	x0, x2
  40688c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  406890:	add	x0, sp, #0x88
  406894:	add	x1, sp, #0x78
  406898:	mov	x8, x1
  40689c:	ldr	x1, [sp, #40]
  4068a0:	bl	410b84 <printf@plt+0xef24>
  4068a4:	add	x2, sp, #0x78
  4068a8:	add	x0, sp, #0x68
  4068ac:	mov	x8, x0
  4068b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4068b4:	add	x1, x0, #0xa8
  4068b8:	mov	x0, x2
  4068bc:	bl	410b84 <printf@plt+0xef24>
  4068c0:	add	x2, sp, #0x68
  4068c4:	add	x0, sp, #0x58
  4068c8:	mov	x8, x0
  4068cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4068d0:	add	x1, x0, #0xb0
  4068d4:	mov	x0, x2
  4068d8:	bl	410b84 <printf@plt+0xef24>
  4068dc:	add	x0, sp, #0x58
  4068e0:	add	x1, sp, #0x48
  4068e4:	mov	x8, x1
  4068e8:	ldr	x1, [sp, #40]
  4068ec:	bl	410b84 <printf@plt+0xef24>
  4068f0:	add	x2, sp, #0x48
  4068f4:	add	x0, sp, #0x38
  4068f8:	mov	x8, x0
  4068fc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406900:	add	x1, x0, #0xdb0
  406904:	mov	x0, x2
  406908:	bl	410b84 <printf@plt+0xef24>
  40690c:	add	x0, sp, #0x38
  406910:	mov	x1, x0
  406914:	ldr	x0, [sp, #152]
  406918:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  40691c:	add	x0, sp, #0x38
  406920:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406924:	add	x0, sp, #0x48
  406928:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40692c:	add	x0, sp, #0x58
  406930:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406934:	add	x0, sp, #0x68
  406938:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40693c:	add	x0, sp, #0x78
  406940:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406944:	add	x0, sp, #0x88
  406948:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40694c:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406950:	add	x0, x0, #0x23c
  406954:	ldr	w0, [x0]
  406958:	cmp	w0, #0x0
  40695c:	b.ne	406970 <printf@plt+0x4d10>  // b.any
  406960:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406964:	add	x1, x0, #0xc0
  406968:	ldr	x0, [sp, #152]
  40696c:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  406970:	ldr	x0, [sp, #152]
  406974:	b	4069f4 <printf@plt+0x4d94>
  406978:	mov	x20, x0
  40697c:	mov	x1, #0x10                  	// #16
  406980:	mov	x0, x19
  406984:	bl	424780 <_ZdlPvm@@Base>
  406988:	mov	x0, x20
  40698c:	bl	401be0 <_Unwind_Resume@plt>
  406990:	mov	x19, x0
  406994:	add	x0, sp, #0x38
  406998:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40699c:	b	4069a4 <printf@plt+0x4d44>
  4069a0:	mov	x19, x0
  4069a4:	add	x0, sp, #0x48
  4069a8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4069ac:	b	4069b4 <printf@plt+0x4d54>
  4069b0:	mov	x19, x0
  4069b4:	add	x0, sp, #0x58
  4069b8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4069bc:	b	4069c4 <printf@plt+0x4d64>
  4069c0:	mov	x19, x0
  4069c4:	add	x0, sp, #0x68
  4069c8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4069cc:	b	4069d4 <printf@plt+0x4d74>
  4069d0:	mov	x19, x0
  4069d4:	add	x0, sp, #0x78
  4069d8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4069dc:	b	4069e4 <printf@plt+0x4d84>
  4069e0:	mov	x19, x0
  4069e4:	add	x0, sp, #0x88
  4069e8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4069ec:	mov	x0, x19
  4069f0:	bl	401be0 <_Unwind_Resume@plt>
  4069f4:	ldp	x19, x20, [sp, #16]
  4069f8:	ldp	x29, x30, [sp], #160
  4069fc:	ret
  406a00:	stp	x29, x30, [sp, #-208]!
  406a04:	mov	x29, sp
  406a08:	str	x19, [sp, #16]
  406a0c:	str	x0, [sp, #56]
  406a10:	str	x1, [sp, #48]
  406a14:	str	x2, [sp, #40]
  406a18:	ldr	x0, [sp, #40]
  406a1c:	bl	406804 <printf@plt+0x4ba4>
  406a20:	mov	x1, x0
  406a24:	add	x0, sp, #0xc0
  406a28:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  406a2c:	add	x0, sp, #0xc0
  406a30:	bl	410b48 <printf@plt+0xeee8>
  406a34:	cmp	w0, #0x0
  406a38:	cset	w0, eq  // eq = none
  406a3c:	and	w0, w0, #0xff
  406a40:	cmp	w0, #0x0
  406a44:	b.eq	406a98 <printf@plt+0x4e38>  // b.none
  406a48:	ldr	x1, [sp, #48]
  406a4c:	add	x0, sp, #0x48
  406a50:	mov	x3, x1
  406a54:	mov	x1, #0x78                  	// #120
  406a58:	mov	x2, x1
  406a5c:	mov	x1, x3
  406a60:	bl	401850 <memcpy@plt>
  406a64:	add	x0, sp, #0xc0
  406a68:	bl	410b6c <printf@plt+0xef0c>
  406a6c:	str	x0, [sp, #136]
  406a70:	add	x0, sp, #0xc0
  406a74:	bl	410b30 <printf@plt+0xeed0>
  406a78:	str	w0, [sp, #144]
  406a7c:	add	x0, sp, #0x48
  406a80:	mov	x1, x0
  406a84:	ldr	x0, [sp, #56]
  406a88:	bl	406348 <printf@plt+0x46e8>
  406a8c:	add	x0, sp, #0x48
  406a90:	bl	4029a4 <printf@plt+0xd44>
  406a94:	b	406aa4 <printf@plt+0x4e44>
  406a98:	ldr	x0, [sp, #56]
  406a9c:	mov	w1, #0x3                   	// #3
  406aa0:	str	w1, [x0, #568]
  406aa4:	add	x0, sp, #0xc0
  406aa8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406aac:	b	406acc <printf@plt+0x4e6c>
  406ab0:	mov	x19, x0
  406ab4:	add	x0, sp, #0x48
  406ab8:	bl	4029a4 <printf@plt+0xd44>
  406abc:	add	x0, sp, #0xc0
  406ac0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406ac4:	mov	x0, x19
  406ac8:	bl	401be0 <_Unwind_Resume@plt>
  406acc:	ldr	x19, [sp, #16]
  406ad0:	ldp	x29, x30, [sp], #208
  406ad4:	ret
  406ad8:	stp	x29, x30, [sp, #-32]!
  406adc:	mov	x29, sp
  406ae0:	str	x0, [sp, #24]
  406ae4:	str	w1, [sp, #20]
  406ae8:	ldr	w0, [sp, #20]
  406aec:	cmp	w0, #0x0
  406af0:	b.le	406b0c <printf@plt+0x4eac>
  406af4:	ldr	x0, [sp, #24]
  406af8:	bl	4081a4 <printf@plt+0x6544>
  406afc:	ldr	w0, [sp, #20]
  406b00:	sub	w0, w0, #0x1
  406b04:	str	w0, [sp, #20]
  406b08:	b	406ae8 <printf@plt+0x4e88>
  406b0c:	nop
  406b10:	ldp	x29, x30, [sp], #32
  406b14:	ret
  406b18:	stp	x29, x30, [sp, #-128]!
  406b1c:	mov	x29, sp
  406b20:	str	x19, [sp, #16]
  406b24:	str	x0, [sp, #40]
  406b28:	ldr	x0, [sp, #40]
  406b2c:	ldr	w0, [x0, #376]
  406b30:	cmp	w0, #0x1
  406b34:	b.ne	406ed0 <printf@plt+0x5270>  // b.any
  406b38:	str	wzr, [sp, #120]
  406b3c:	ldr	x0, [sp, #40]
  406b40:	ldr	x0, [x0, #528]
  406b44:	bl	403da8 <printf@plt+0x2148>
  406b48:	cmp	w0, #0x0
  406b4c:	cset	w0, eq  // eq = none
  406b50:	and	w0, w0, #0xff
  406b54:	cmp	w0, #0x0
  406b58:	b.eq	406ed0 <printf@plt+0x5270>  // b.none
  406b5c:	ldr	x0, [sp, #40]
  406b60:	ldr	x0, [x0, #528]
  406b64:	bl	403c2c <printf@plt+0x1fcc>
  406b68:	ldr	x0, [sp, #40]
  406b6c:	ldr	x0, [x0, #528]
  406b70:	bl	403e74 <printf@plt+0x2214>
  406b74:	str	x0, [sp, #112]
  406b78:	str	wzr, [sp, #124]
  406b7c:	ldr	x0, [sp, #112]
  406b80:	bl	403430 <printf@plt+0x17d0>
  406b84:	cmp	w0, #0x0
  406b88:	cset	w0, ne  // ne = any
  406b8c:	and	w0, w0, #0xff
  406b90:	cmp	w0, #0x0
  406b94:	b.eq	406c68 <printf@plt+0x5008>  // b.none
  406b98:	ldr	x0, [sp, #112]
  406b9c:	ldr	x0, [x0, #64]
  406ba0:	add	x0, x0, #0x14
  406ba4:	bl	406804 <printf@plt+0x4ba4>
  406ba8:	mov	x1, x0
  406bac:	add	x0, sp, #0x30
  406bb0:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  406bb4:	add	x0, sp, #0x30
  406bb8:	bl	410b48 <printf@plt+0xeee8>
  406bbc:	cmp	w0, #0x0
  406bc0:	cset	w0, eq  // eq = none
  406bc4:	and	w0, w0, #0xff
  406bc8:	cmp	w0, #0x0
  406bcc:	b.eq	406c18 <printf@plt+0x4fb8>  // b.none
  406bd0:	ldr	w0, [sp, #120]
  406bd4:	cmp	w0, #0x0
  406bd8:	b.eq	406bf4 <printf@plt+0x4f94>  // b.none
  406bdc:	ldr	x0, [sp, #40]
  406be0:	add	x2, x0, #0x190
  406be4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406be8:	add	x1, x0, #0xc8
  406bec:	mov	x0, x2
  406bf0:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  406bf4:	mov	w0, #0x1                   	// #1
  406bf8:	str	w0, [sp, #120]
  406bfc:	ldr	x0, [sp, #40]
  406c00:	mov	w1, #0x1                   	// #1
  406c04:	str	w1, [x0, #388]
  406c08:	ldr	x0, [sp, #40]
  406c0c:	add	x0, x0, #0x190
  406c10:	add	x1, sp, #0x30
  406c14:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  406c18:	ldr	x0, [sp, #40]
  406c1c:	ldr	x0, [x0, #528]
  406c20:	bl	403c2c <printf@plt+0x1fcc>
  406c24:	ldr	x0, [sp, #40]
  406c28:	ldr	x0, [x0, #528]
  406c2c:	bl	403da8 <printf@plt+0x2148>
  406c30:	cmp	w0, #0x0
  406c34:	b.ne	406c54 <printf@plt+0x4ff4>  // b.any
  406c38:	ldr	x0, [sp, #40]
  406c3c:	ldr	x0, [x0, #528]
  406c40:	bl	403df8 <printf@plt+0x2198>
  406c44:	cmp	w0, #0x0
  406c48:	b.eq	406c54 <printf@plt+0x4ff4>  // b.none
  406c4c:	mov	w0, #0x1                   	// #1
  406c50:	b	406c58 <printf@plt+0x4ff8>
  406c54:	mov	w0, #0x0                   	// #0
  406c58:	str	w0, [sp, #124]
  406c5c:	add	x0, sp, #0x30
  406c60:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406c64:	b	406e4c <printf@plt+0x51ec>
  406c68:	ldr	x0, [sp, #112]
  406c6c:	bl	402f34 <printf@plt+0x12d4>
  406c70:	cmp	w0, #0x0
  406c74:	cset	w0, ne  // ne = any
  406c78:	and	w0, w0, #0xff
  406c7c:	cmp	w0, #0x0
  406c80:	b.eq	406c94 <printf@plt+0x5034>  // b.none
  406c84:	ldr	x0, [sp, #40]
  406c88:	mov	w1, #0x1                   	// #1
  406c8c:	str	w1, [x0, #388]
  406c90:	b	406ed0 <printf@plt+0x5270>
  406c94:	ldr	x0, [sp, #112]
  406c98:	bl	402e2c <printf@plt+0x11cc>
  406c9c:	cmp	w0, #0x0
  406ca0:	cset	w0, ne  // ne = any
  406ca4:	and	w0, w0, #0xff
  406ca8:	cmp	w0, #0x0
  406cac:	b.eq	406d04 <printf@plt+0x50a4>  // b.none
  406cb0:	ldr	x1, [sp, #112]
  406cb4:	ldr	x0, [sp, #40]
  406cb8:	bl	406678 <printf@plt+0x4a18>
  406cbc:	ldr	x0, [sp, #40]
  406cc0:	ldr	x0, [x0, #528]
  406cc4:	bl	403c2c <printf@plt+0x1fcc>
  406cc8:	ldr	x0, [sp, #40]
  406ccc:	ldr	x0, [x0, #528]
  406cd0:	bl	403da8 <printf@plt+0x2148>
  406cd4:	cmp	w0, #0x0
  406cd8:	b.ne	406cf8 <printf@plt+0x5098>  // b.any
  406cdc:	ldr	x0, [sp, #40]
  406ce0:	ldr	x0, [x0, #528]
  406ce4:	bl	403df8 <printf@plt+0x2198>
  406ce8:	cmp	w0, #0x0
  406cec:	b.eq	406cf8 <printf@plt+0x5098>  // b.none
  406cf0:	mov	w0, #0x1                   	// #1
  406cf4:	b	406cfc <printf@plt+0x509c>
  406cf8:	mov	w0, #0x0                   	// #0
  406cfc:	str	w0, [sp, #124]
  406d00:	b	406e4c <printf@plt+0x51ec>
  406d04:	ldr	w0, [sp, #120]
  406d08:	cmp	w0, #0x0
  406d0c:	b.eq	406db8 <printf@plt+0x5158>  // b.none
  406d10:	ldr	x0, [sp, #40]
  406d14:	add	x19, x0, #0x190
  406d18:	ldr	x0, [sp, #112]
  406d1c:	ldr	x1, [x0, #64]
  406d20:	ldr	x0, [sp, #112]
  406d24:	ldr	w0, [x0, #72]
  406d28:	mov	w2, w0
  406d2c:	add	x0, sp, #0x50
  406d30:	bl	425920 <_ZdlPvm@@Base+0x11a0>
  406d34:	add	x0, sp, #0x50
  406d38:	add	x1, sp, #0x40
  406d3c:	mov	x8, x1
  406d40:	mov	x1, x0
  406d44:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406d48:	add	x0, x0, #0xc8
  406d4c:	bl	410c00 <printf@plt+0xefa0>
  406d50:	add	x0, sp, #0x40
  406d54:	mov	x1, x0
  406d58:	mov	x0, x19
  406d5c:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  406d60:	add	x0, sp, #0x40
  406d64:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406d68:	add	x0, sp, #0x50
  406d6c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406d70:	ldr	x0, [sp, #40]
  406d74:	ldr	x0, [x0, #528]
  406d78:	bl	403c2c <printf@plt+0x1fcc>
  406d7c:	ldr	x0, [sp, #40]
  406d80:	ldr	x0, [x0, #528]
  406d84:	bl	403da8 <printf@plt+0x2148>
  406d88:	cmp	w0, #0x0
  406d8c:	b.ne	406dac <printf@plt+0x514c>  // b.any
  406d90:	ldr	x0, [sp, #40]
  406d94:	ldr	x0, [x0, #528]
  406d98:	bl	403df8 <printf@plt+0x2198>
  406d9c:	cmp	w0, #0x0
  406da0:	b.eq	406dac <printf@plt+0x514c>  // b.none
  406da4:	mov	w0, #0x1                   	// #1
  406da8:	b	406db0 <printf@plt+0x5150>
  406dac:	mov	w0, #0x0                   	// #0
  406db0:	str	w0, [sp, #124]
  406db4:	b	406e4c <printf@plt+0x51ec>
  406db8:	ldr	x0, [sp, #40]
  406dbc:	add	x19, x0, #0x190
  406dc0:	ldr	x0, [sp, #112]
  406dc4:	ldr	x1, [x0, #64]
  406dc8:	ldr	x0, [sp, #112]
  406dcc:	ldr	w0, [x0, #72]
  406dd0:	mov	w2, w0
  406dd4:	add	x0, sp, #0x60
  406dd8:	bl	425920 <_ZdlPvm@@Base+0x11a0>
  406ddc:	add	x0, sp, #0x60
  406de0:	mov	x1, x0
  406de4:	mov	x0, x19
  406de8:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  406dec:	add	x0, sp, #0x60
  406df0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406df4:	mov	w0, #0x1                   	// #1
  406df8:	str	w0, [sp, #120]
  406dfc:	ldr	x0, [sp, #40]
  406e00:	mov	w1, #0x1                   	// #1
  406e04:	str	w1, [x0, #388]
  406e08:	ldr	x0, [sp, #40]
  406e0c:	ldr	x0, [x0, #528]
  406e10:	bl	403c2c <printf@plt+0x1fcc>
  406e14:	ldr	x0, [sp, #40]
  406e18:	ldr	x0, [x0, #528]
  406e1c:	bl	403da8 <printf@plt+0x2148>
  406e20:	cmp	w0, #0x0
  406e24:	b.ne	406e44 <printf@plt+0x51e4>  // b.any
  406e28:	ldr	x0, [sp, #40]
  406e2c:	ldr	x0, [x0, #528]
  406e30:	bl	403df8 <printf@plt+0x2198>
  406e34:	cmp	w0, #0x0
  406e38:	b.eq	406e44 <printf@plt+0x51e4>  // b.none
  406e3c:	mov	w0, #0x1                   	// #1
  406e40:	b	406e48 <printf@plt+0x51e8>
  406e44:	mov	w0, #0x0                   	// #0
  406e48:	str	w0, [sp, #124]
  406e4c:	ldr	x0, [sp, #40]
  406e50:	ldr	x0, [x0, #528]
  406e54:	bl	403df8 <printf@plt+0x2198>
  406e58:	cmp	w0, #0x0
  406e5c:	b.eq	406e6c <printf@plt+0x520c>  // b.none
  406e60:	ldr	w0, [sp, #124]
  406e64:	cmp	w0, #0x0
  406e68:	b.eq	406e74 <printf@plt+0x5214>  // b.none
  406e6c:	mov	w0, #0x1                   	// #1
  406e70:	b	406e78 <printf@plt+0x5218>
  406e74:	mov	w0, #0x0                   	// #0
  406e78:	cmp	w0, #0x0
  406e7c:	b.eq	406ed0 <printf@plt+0x5270>  // b.none
  406e80:	b	406b68 <printf@plt+0x4f08>
  406e84:	mov	x19, x0
  406e88:	add	x0, sp, #0x30
  406e8c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406e90:	mov	x0, x19
  406e94:	bl	401be0 <_Unwind_Resume@plt>
  406e98:	mov	x19, x0
  406e9c:	add	x0, sp, #0x40
  406ea0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406ea4:	b	406eac <printf@plt+0x524c>
  406ea8:	mov	x19, x0
  406eac:	add	x0, sp, #0x50
  406eb0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406eb4:	mov	x0, x19
  406eb8:	bl	401be0 <_Unwind_Resume@plt>
  406ebc:	mov	x19, x0
  406ec0:	add	x0, sp, #0x60
  406ec4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406ec8:	mov	x0, x19
  406ecc:	bl	401be0 <_Unwind_Resume@plt>
  406ed0:	ldr	x19, [sp, #16]
  406ed4:	ldp	x29, x30, [sp], #128
  406ed8:	ret
  406edc:	stp	x29, x30, [sp, #-80]!
  406ee0:	mov	x29, sp
  406ee4:	str	x19, [sp, #16]
  406ee8:	str	x0, [sp, #40]
  406eec:	str	x1, [sp, #32]
  406ef0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  406ef4:	add	x0, x0, #0x23c
  406ef8:	ldr	w0, [x0]
  406efc:	cmp	w0, #0x1
  406f00:	b.ne	40700c <printf@plt+0x53ac>  // b.any
  406f04:	ldr	x0, [sp, #32]
  406f08:	cmp	x0, #0x0
  406f0c:	b.eq	40700c <printf@plt+0x53ac>  // b.none
  406f10:	ldr	x0, [sp, #40]
  406f14:	add	x2, x0, #0x50
  406f18:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406f1c:	add	x1, x0, #0xd0
  406f20:	mov	x0, x2
  406f24:	bl	4157c4 <printf@plt+0x13b64>
  406f28:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f2c:	add	x0, x0, #0xf3c
  406f30:	ldr	w0, [x0]
  406f34:	cmp	w0, #0x0
  406f38:	b.eq	406fac <printf@plt+0x534c>  // b.none
  406f3c:	add	x2, sp, #0x30
  406f40:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  406f44:	add	x1, x0, #0xda8
  406f48:	mov	x0, x2
  406f4c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  406f50:	ldr	x0, [sp, #40]
  406f54:	ldr	w0, [x0, #420]
  406f58:	add	x1, sp, #0x40
  406f5c:	mov	x8, x1
  406f60:	bl	426934 <_ZdlPvm@@Base+0x21b4>
  406f64:	add	x1, sp, #0x40
  406f68:	add	x0, sp, #0x30
  406f6c:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  406f70:	add	x0, sp, #0x40
  406f74:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406f78:	add	x0, sp, #0x30
  406f7c:	mov	w1, #0x0                   	// #0
  406f80:	bl	410e54 <printf@plt+0xf1f4>
  406f84:	ldr	x0, [sp, #40]
  406f88:	add	x19, x0, #0x50
  406f8c:	add	x0, sp, #0x30
  406f90:	bl	410b6c <printf@plt+0xef0c>
  406f94:	mov	x1, x0
  406f98:	mov	x0, x19
  406f9c:	bl	4157c4 <printf@plt+0x13b64>
  406fa0:	add	x0, sp, #0x30
  406fa4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406fa8:	b	406fc8 <printf@plt+0x5368>
  406fac:	ldr	x0, [sp, #40]
  406fb0:	add	x2, x0, #0x50
  406fb4:	ldr	x0, [sp, #40]
  406fb8:	add	x0, x0, #0x1f0
  406fbc:	mov	x1, x0
  406fc0:	mov	x0, x2
  406fc4:	bl	415808 <printf@plt+0x13ba8>
  406fc8:	ldr	x0, [sp, #40]
  406fcc:	add	x2, x0, #0x50
  406fd0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  406fd4:	add	x1, x0, #0xe0
  406fd8:	mov	x0, x2
  406fdc:	bl	4157c4 <printf@plt+0x13b64>
  406fe0:	bl	415640 <printf@plt+0x139e0>
  406fe4:	b	40700c <printf@plt+0x53ac>
  406fe8:	mov	x19, x0
  406fec:	add	x0, sp, #0x40
  406ff0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  406ff4:	b	406ffc <printf@plt+0x539c>
  406ff8:	mov	x19, x0
  406ffc:	add	x0, sp, #0x30
  407000:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407004:	mov	x0, x19
  407008:	bl	401be0 <_Unwind_Resume@plt>
  40700c:	nop
  407010:	ldr	x19, [sp, #16]
  407014:	ldp	x29, x30, [sp], #80
  407018:	ret
  40701c:	stp	x29, x30, [sp, #-80]!
  407020:	mov	x29, sp
  407024:	str	x19, [sp, #16]
  407028:	str	x0, [sp, #40]
  40702c:	str	x1, [sp, #32]
  407030:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  407034:	add	x0, x0, #0x23c
  407038:	ldr	w0, [x0]
  40703c:	cmp	w0, #0x0
  407040:	b.ne	407148 <printf@plt+0x54e8>  // b.any
  407044:	ldr	x0, [sp, #32]
  407048:	cmp	x0, #0x0
  40704c:	b.eq	407148 <printf@plt+0x54e8>  // b.none
  407050:	ldr	x0, [sp, #40]
  407054:	add	x2, x0, #0x50
  407058:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40705c:	add	x1, x0, #0xe8
  407060:	mov	x0, x2
  407064:	bl	4157c4 <printf@plt+0x13b64>
  407068:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40706c:	add	x0, x0, #0xf3c
  407070:	ldr	w0, [x0]
  407074:	cmp	w0, #0x0
  407078:	b.eq	4070ec <printf@plt+0x548c>  // b.none
  40707c:	add	x2, sp, #0x30
  407080:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  407084:	add	x1, x0, #0xda8
  407088:	mov	x0, x2
  40708c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  407090:	ldr	x0, [sp, #40]
  407094:	ldr	w0, [x0, #420]
  407098:	add	x1, sp, #0x40
  40709c:	mov	x8, x1
  4070a0:	bl	426934 <_ZdlPvm@@Base+0x21b4>
  4070a4:	add	x1, sp, #0x40
  4070a8:	add	x0, sp, #0x30
  4070ac:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  4070b0:	add	x0, sp, #0x40
  4070b4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4070b8:	add	x0, sp, #0x30
  4070bc:	mov	w1, #0x0                   	// #0
  4070c0:	bl	410e54 <printf@plt+0xf1f4>
  4070c4:	ldr	x0, [sp, #40]
  4070c8:	add	x19, x0, #0x50
  4070cc:	add	x0, sp, #0x30
  4070d0:	bl	410b6c <printf@plt+0xef0c>
  4070d4:	mov	x1, x0
  4070d8:	mov	x0, x19
  4070dc:	bl	4157c4 <printf@plt+0x13b64>
  4070e0:	add	x0, sp, #0x30
  4070e4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4070e8:	b	407108 <printf@plt+0x54a8>
  4070ec:	ldr	x0, [sp, #40]
  4070f0:	add	x2, x0, #0x50
  4070f4:	ldr	x0, [sp, #40]
  4070f8:	add	x0, x0, #0x1f0
  4070fc:	mov	x1, x0
  407100:	mov	x0, x2
  407104:	bl	415808 <printf@plt+0x13ba8>
  407108:	ldr	x0, [sp, #40]
  40710c:	add	x2, x0, #0x50
  407110:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407114:	add	x1, x0, #0xf0
  407118:	mov	x0, x2
  40711c:	bl	4157c4 <printf@plt+0x13b64>
  407120:	b	407148 <printf@plt+0x54e8>
  407124:	mov	x19, x0
  407128:	add	x0, sp, #0x40
  40712c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407130:	b	407138 <printf@plt+0x54d8>
  407134:	mov	x19, x0
  407138:	add	x0, sp, #0x30
  40713c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407140:	mov	x0, x19
  407144:	bl	401be0 <_Unwind_Resume@plt>
  407148:	nop
  40714c:	ldr	x19, [sp, #16]
  407150:	ldp	x29, x30, [sp], #80
  407154:	ret
  407158:	stp	x29, x30, [sp, #-176]!
  40715c:	mov	x29, sp
  407160:	stp	x19, x20, [sp, #16]
  407164:	str	x0, [sp, #40]
  407168:	ldr	x0, [sp, #40]
  40716c:	add	x0, x0, #0x1f0
  407170:	bl	410b48 <printf@plt+0xeee8>
  407174:	cmp	w0, #0x0
  407178:	cset	w0, eq  // eq = none
  40717c:	and	w0, w0, #0xff
  407180:	cmp	w0, #0x0
  407184:	b.eq	4076e4 <printf@plt+0x5a84>  // b.none
  407188:	str	xzr, [sp, #168]
  40718c:	ldr	x0, [sp, #40]
  407190:	ldr	x0, [x0, #536]
  407194:	bl	4146ac <printf@plt+0x12a4c>
  407198:	cmp	w0, #0x0
  40719c:	b.ne	4071b0 <printf@plt+0x5550>  // b.any
  4071a0:	ldr	x0, [sp, #40]
  4071a4:	ldr	w0, [x0, #656]
  4071a8:	cmp	w0, #0x0
  4071ac:	b.eq	4071b8 <printf@plt+0x5558>  // b.none
  4071b0:	mov	w0, #0x1                   	// #1
  4071b4:	b	4071bc <printf@plt+0x555c>
  4071b8:	mov	w0, #0x0                   	// #0
  4071bc:	str	w0, [sp, #164]
  4071c0:	ldr	x0, [sp, #40]
  4071c4:	ldr	w0, [x0, #488]
  4071c8:	cmp	w0, #0x7
  4071cc:	b.le	4071dc <printf@plt+0x557c>
  4071d0:	ldr	x0, [sp, #40]
  4071d4:	mov	w1, #0x7                   	// #7
  4071d8:	str	w1, [x0, #488]
  4071dc:	ldr	x0, [sp, #40]
  4071e0:	ldr	x0, [x0, #536]
  4071e4:	bl	414404 <printf@plt+0x127a4>
  4071e8:	ldr	x0, [sp, #40]
  4071ec:	mov	w1, #0x1                   	// #1
  4071f0:	str	w1, [x0, #516]
  4071f4:	ldr	x0, [sp, #40]
  4071f8:	ldr	w0, [x0, #520]
  4071fc:	add	w1, w0, #0x1
  407200:	ldr	x0, [sp, #40]
  407204:	ldr	w0, [x0, #488]
  407208:	cmp	w1, w0
  40720c:	b.lt	407314 <printf@plt+0x56b4>  // b.tstop
  407210:	ldr	x0, [sp, #40]
  407214:	ldr	w0, [x0, #420]
  407218:	add	w1, w0, #0x1
  40721c:	ldr	x0, [sp, #40]
  407220:	str	w1, [x0, #420]
  407224:	add	x0, sp, #0x38
  407228:	bl	4022d4 <printf@plt+0x674>
  40722c:	mov	x0, #0x78                  	// #120
  407230:	bl	4246c4 <_Znwm@@Base>
  407234:	mov	x19, x0
  407238:	mov	x0, x19
  40723c:	bl	40291c <printf@plt+0xcbc>
  407240:	str	x19, [sp, #168]
  407244:	ldr	x0, [sp, #40]
  407248:	add	x2, x0, #0x1a8
  40724c:	ldr	x0, [sp, #40]
  407250:	add	x0, x0, #0x1f0
  407254:	mov	x1, x0
  407258:	mov	x0, x2
  40725c:	bl	4027f4 <printf@plt+0xb94>
  407260:	mov	x19, x0
  407264:	ldr	x0, [sp, #40]
  407268:	add	x0, x0, #0x1f0
  40726c:	bl	410b30 <printf@plt+0xeed0>
  407270:	mov	w8, w0
  407274:	ldr	x0, [sp, #40]
  407278:	ldr	w1, [x0, #420]
  40727c:	ldr	x0, [sp, #40]
  407280:	ldr	w2, [x0, #488]
  407284:	ldr	x0, [sp, #40]
  407288:	ldr	w3, [x0, #420]
  40728c:	ldr	x0, [sp, #40]
  407290:	ldr	w4, [x0, #488]
  407294:	add	x0, sp, #0x38
  407298:	mov	w7, w4
  40729c:	mov	w6, w3
  4072a0:	mov	w5, w2
  4072a4:	mov	w4, w1
  4072a8:	mov	w3, w8
  4072ac:	mov	x2, x19
  4072b0:	mov	x1, x0
  4072b4:	ldr	x0, [sp, #168]
  4072b8:	bl	402a00 <printf@plt+0xda0>
  4072bc:	ldr	x0, [sp, #40]
  4072c0:	add	x7, x0, #0x1b8
  4072c4:	ldr	x0, [sp, #40]
  4072c8:	ldr	w1, [x0, #420]
  4072cc:	ldr	x0, [sp, #40]
  4072d0:	ldr	w2, [x0, #420]
  4072d4:	ldr	x0, [sp, #40]
  4072d8:	ldr	w3, [x0, #420]
  4072dc:	ldr	x0, [sp, #40]
  4072e0:	ldr	w4, [x0, #420]
  4072e4:	ldr	x0, [sp, #40]
  4072e8:	ldr	w0, [x0, #420]
  4072ec:	mov	w6, w0
  4072f0:	mov	w5, w4
  4072f4:	mov	w4, w3
  4072f8:	mov	w3, w2
  4072fc:	mov	w2, w1
  407300:	ldr	x1, [sp, #168]
  407304:	mov	x0, x7
  407308:	bl	403a40 <printf@plt+0x1de0>
  40730c:	add	x0, sp, #0x38
  407310:	bl	410ebc <printf@plt+0xf25c>
  407314:	ldr	x0, [sp, #40]
  407318:	add	x0, x0, #0x50
  40731c:	bl	415640 <printf@plt+0x139e0>
  407320:	bl	415640 <printf@plt+0x139e0>
  407324:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407328:	add	x0, x0, #0xf40
  40732c:	ldr	w0, [x0]
  407330:	cmp	w0, #0x0
  407334:	b.eq	407454 <printf@plt+0x57f4>  // b.none
  407338:	ldr	x0, [sp, #40]
  40733c:	ldr	x0, [x0, #536]
  407340:	bl	41464c <printf@plt+0x129ec>
  407344:	cmp	w0, #0x0
  407348:	cset	w0, eq  // eq = none
  40734c:	and	w0, w0, #0xff
  407350:	cmp	w0, #0x0
  407354:	b.eq	407364 <printf@plt+0x5704>  // b.none
  407358:	ldr	x0, [sp, #40]
  40735c:	ldr	x0, [x0, #536]
  407360:	bl	4144cc <printf@plt+0x1286c>
  407364:	ldr	x0, [sp, #40]
  407368:	ldr	w0, [x0, #488]
  40736c:	cmp	w0, #0x3
  407370:	b.gt	4073f0 <printf@plt+0x5790>
  407374:	ldr	x0, [sp, #40]
  407378:	add	x2, x0, #0x50
  40737c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407380:	add	x1, x0, #0xf8
  407384:	mov	x0, x2
  407388:	bl	4157c4 <printf@plt+0x13b64>
  40738c:	ldr	x0, [sp, #40]
  407390:	add	x2, x0, #0x50
  407394:	ldr	x0, [sp, #40]
  407398:	add	x0, x0, #0x1f0
  40739c:	mov	x1, x0
  4073a0:	mov	x0, x2
  4073a4:	bl	415808 <printf@plt+0x13ba8>
  4073a8:	ldr	x0, [sp, #40]
  4073ac:	add	x2, x0, #0x50
  4073b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4073b4:	add	x1, x0, #0x110
  4073b8:	mov	x0, x2
  4073bc:	bl	4157c4 <printf@plt+0x13b64>
  4073c0:	bl	415640 <printf@plt+0x139e0>
  4073c4:	ldr	x1, [sp, #168]
  4073c8:	ldr	x0, [sp, #40]
  4073cc:	bl	406edc <printf@plt+0x527c>
  4073d0:	ldr	x0, [sp, #40]
  4073d4:	add	x2, x0, #0x50
  4073d8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4073dc:	add	x1, x0, #0x118
  4073e0:	mov	x0, x2
  4073e4:	bl	4157c4 <printf@plt+0x13b64>
  4073e8:	bl	415640 <printf@plt+0x139e0>
  4073ec:	b	407528 <printf@plt+0x58c8>
  4073f0:	ldr	x0, [sp, #40]
  4073f4:	add	x2, x0, #0x50
  4073f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4073fc:	add	x1, x0, #0x120
  407400:	mov	x0, x2
  407404:	bl	4157c4 <printf@plt+0x13b64>
  407408:	ldr	x0, [sp, #40]
  40740c:	add	x2, x0, #0x50
  407410:	ldr	x0, [sp, #40]
  407414:	add	x0, x0, #0x1f0
  407418:	mov	x1, x0
  40741c:	mov	x0, x2
  407420:	bl	415808 <printf@plt+0x13ba8>
  407424:	bl	415640 <printf@plt+0x139e0>
  407428:	ldr	x1, [sp, #168]
  40742c:	ldr	x0, [sp, #40]
  407430:	bl	406edc <printf@plt+0x527c>
  407434:	ldr	x0, [sp, #40]
  407438:	add	x2, x0, #0x50
  40743c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407440:	add	x1, x0, #0x118
  407444:	mov	x0, x2
  407448:	bl	4157c4 <printf@plt+0x13b64>
  40744c:	bl	415640 <printf@plt+0x139e0>
  407450:	b	407528 <printf@plt+0x58c8>
  407454:	ldr	x0, [sp, #40]
  407458:	add	x2, x0, #0x50
  40745c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407460:	add	x1, x0, #0x128
  407464:	mov	x0, x2
  407468:	bl	4157c4 <printf@plt+0x13b64>
  40746c:	ldr	x0, [sp, #40]
  407470:	add	x2, x0, #0x50
  407474:	ldr	x0, [sp, #40]
  407478:	ldr	w0, [x0, #488]
  40747c:	mov	w1, w0
  407480:	mov	x0, x2
  407484:	bl	415858 <printf@plt+0x13bf8>
  407488:	ldr	x1, [sp, #168]
  40748c:	ldr	x0, [sp, #40]
  407490:	bl	40701c <printf@plt+0x53bc>
  407494:	ldr	x0, [sp, #40]
  407498:	add	x2, x0, #0x50
  40749c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4074a0:	add	x1, x0, #0xfb8
  4074a4:	mov	x0, x2
  4074a8:	bl	4157c4 <printf@plt+0x13b64>
  4074ac:	ldr	x0, [sp, #40]
  4074b0:	add	x2, x0, #0x50
  4074b4:	ldr	x0, [sp, #40]
  4074b8:	add	x0, x0, #0x1f0
  4074bc:	mov	x1, x0
  4074c0:	mov	x0, x2
  4074c4:	bl	415808 <printf@plt+0x13ba8>
  4074c8:	bl	415640 <printf@plt+0x139e0>
  4074cc:	ldr	x1, [sp, #168]
  4074d0:	ldr	x0, [sp, #40]
  4074d4:	bl	406edc <printf@plt+0x527c>
  4074d8:	ldr	x0, [sp, #40]
  4074dc:	add	x2, x0, #0x50
  4074e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4074e4:	add	x1, x0, #0x130
  4074e8:	mov	x0, x2
  4074ec:	bl	4157c4 <printf@plt+0x13b64>
  4074f0:	ldr	x0, [sp, #40]
  4074f4:	add	x2, x0, #0x50
  4074f8:	ldr	x0, [sp, #40]
  4074fc:	ldr	w0, [x0, #488]
  407500:	mov	w1, w0
  407504:	mov	x0, x2
  407508:	bl	415858 <printf@plt+0x13bf8>
  40750c:	ldr	x0, [sp, #40]
  407510:	add	x2, x0, #0x50
  407514:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  407518:	add	x1, x0, #0xfb8
  40751c:	mov	x0, x2
  407520:	bl	4157c4 <printf@plt+0x13b64>
  407524:	bl	415640 <printf@plt+0x139e0>
  407528:	add	x0, sp, #0x38
  40752c:	bl	4022d4 <printf@plt+0x674>
  407530:	mov	x0, #0x78                  	// #120
  407534:	bl	4246c4 <_Znwm@@Base>
  407538:	mov	x19, x0
  40753c:	mov	x0, x19
  407540:	bl	40291c <printf@plt+0xcbc>
  407544:	str	x19, [sp, #152]
  407548:	ldr	x0, [sp, #40]
  40754c:	add	x19, x0, #0x1a8
  407550:	ldr	x0, [sp, #40]
  407554:	add	x0, x0, #0x38
  407558:	add	x1, sp, #0x78
  40755c:	mov	x8, x1
  407560:	bl	4021fc <printf@plt+0x59c>
  407564:	add	x0, sp, #0x78
  407568:	mov	x1, x0
  40756c:	mov	x0, x19
  407570:	bl	4027f4 <printf@plt+0xb94>
  407574:	mov	x19, x0
  407578:	ldr	x0, [sp, #40]
  40757c:	add	x0, x0, #0x38
  407580:	add	x1, sp, #0x88
  407584:	mov	x8, x1
  407588:	bl	4021fc <printf@plt+0x59c>
  40758c:	add	x0, sp, #0x88
  407590:	bl	410b30 <printf@plt+0xeed0>
  407594:	mov	w8, w0
  407598:	ldr	x0, [sp, #40]
  40759c:	ldr	w1, [x0, #420]
  4075a0:	ldr	x0, [sp, #40]
  4075a4:	ldr	w2, [x0, #488]
  4075a8:	ldr	x0, [sp, #40]
  4075ac:	ldr	w3, [x0, #420]
  4075b0:	ldr	x0, [sp, #40]
  4075b4:	ldr	w4, [x0, #488]
  4075b8:	add	x0, sp, #0x38
  4075bc:	mov	w7, w4
  4075c0:	mov	w6, w3
  4075c4:	mov	w5, w2
  4075c8:	mov	w4, w1
  4075cc:	mov	w3, w8
  4075d0:	mov	x2, x19
  4075d4:	mov	x1, x0
  4075d8:	ldr	x0, [sp, #152]
  4075dc:	bl	402a00 <printf@plt+0xda0>
  4075e0:	add	x0, sp, #0x88
  4075e4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4075e8:	add	x0, sp, #0x78
  4075ec:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4075f0:	ldr	x0, [sp, #40]
  4075f4:	add	x7, x0, #0x1d0
  4075f8:	ldr	x0, [sp, #40]
  4075fc:	ldr	w1, [x0, #420]
  407600:	ldr	x0, [sp, #40]
  407604:	ldr	w2, [x0, #420]
  407608:	ldr	x0, [sp, #40]
  40760c:	ldr	w3, [x0, #420]
  407610:	ldr	x0, [sp, #40]
  407614:	ldr	w4, [x0, #420]
  407618:	ldr	x0, [sp, #40]
  40761c:	ldr	w0, [x0, #420]
  407620:	mov	w6, w0
  407624:	mov	w5, w4
  407628:	mov	w4, w3
  40762c:	mov	w3, w2
  407630:	mov	w2, w1
  407634:	ldr	x1, [sp, #152]
  407638:	mov	x0, x7
  40763c:	bl	403a40 <printf@plt+0x1de0>
  407640:	ldr	x0, [sp, #40]
  407644:	ldr	x19, [x0, #536]
  407648:	ldr	x0, [sp, #40]
  40764c:	add	x20, x0, #0x50
  407650:	ldr	x0, [sp, #40]
  407654:	bl	407d68 <printf@plt+0x6108>
  407658:	mov	w2, w0
  40765c:	ldr	x0, [sp, #40]
  407660:	ldr	w1, [x0, #584]
  407664:	ldr	x0, [sp, #40]
  407668:	ldr	w0, [x0, #580]
  40766c:	ldr	w6, [sp, #164]
  407670:	mov	w5, w0
  407674:	mov	w4, w1
  407678:	mov	w3, w2
  40767c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  407680:	add	x2, x0, #0xbe0
  407684:	mov	x1, x20
  407688:	mov	x0, x19
  40768c:	bl	414364 <printf@plt+0x12704>
  407690:	add	x0, sp, #0x38
  407694:	bl	410ebc <printf@plt+0xf25c>
  407698:	b	4076e4 <printf@plt+0x5a84>
  40769c:	mov	x19, x0
  4076a0:	add	x0, sp, #0x38
  4076a4:	bl	410ebc <printf@plt+0xf25c>
  4076a8:	mov	x0, x19
  4076ac:	bl	401be0 <_Unwind_Resume@plt>
  4076b0:	mov	x19, x0
  4076b4:	add	x0, sp, #0x88
  4076b8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4076bc:	b	4076c4 <printf@plt+0x5a64>
  4076c0:	mov	x19, x0
  4076c4:	add	x0, sp, #0x78
  4076c8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4076cc:	b	4076d4 <printf@plt+0x5a74>
  4076d0:	mov	x19, x0
  4076d4:	add	x0, sp, #0x38
  4076d8:	bl	410ebc <printf@plt+0xf25c>
  4076dc:	mov	x0, x19
  4076e0:	bl	401be0 <_Unwind_Resume@plt>
  4076e4:	nop
  4076e8:	ldp	x19, x20, [sp, #16]
  4076ec:	ldp	x29, x30, [sp], #176
  4076f0:	ret
  4076f4:	stp	x29, x30, [sp, #-48]!
  4076f8:	mov	x29, sp
  4076fc:	str	x0, [sp, #24]
  407700:	str	w1, [sp, #20]
  407704:	ldr	w0, [sp, #20]
  407708:	cmp	w0, #0x0
  40770c:	b.ne	4077c4 <printf@plt+0x5b64>  // b.any
  407710:	str	wzr, [sp, #44]
  407714:	ldr	x0, [sp, #24]
  407718:	add	x0, x0, #0x1f0
  40771c:	bl	410b30 <printf@plt+0xeed0>
  407720:	mov	w1, w0
  407724:	ldr	w0, [sp, #44]
  407728:	cmp	w0, w1
  40772c:	b.ge	407774 <printf@plt+0x5b14>  // b.tcont
  407730:	ldr	x0, [sp, #24]
  407734:	add	x0, x0, #0x1f0
  407738:	ldr	w1, [sp, #44]
  40773c:	bl	410a54 <printf@plt+0xedf4>
  407740:	ldrb	w0, [x0]
  407744:	cmp	w0, #0x2e
  407748:	b.eq	40776c <printf@plt+0x5b0c>  // b.none
  40774c:	ldr	x0, [sp, #24]
  407750:	add	x0, x0, #0x1f0
  407754:	ldr	w1, [sp, #44]
  407758:	bl	410a54 <printf@plt+0xedf4>
  40775c:	ldrb	w0, [x0]
  407760:	bl	401ee8 <printf@plt+0x288>
  407764:	cmp	w0, #0x0
  407768:	b.eq	407774 <printf@plt+0x5b14>  // b.none
  40776c:	mov	w0, #0x1                   	// #1
  407770:	b	407778 <printf@plt+0x5b18>
  407774:	mov	w0, #0x0                   	// #0
  407778:	cmp	w0, #0x0
  40777c:	b.eq	4077c4 <printf@plt+0x5b64>  // b.none
  407780:	ldr	x0, [sp, #24]
  407784:	add	x0, x0, #0x1f0
  407788:	ldr	w1, [sp, #44]
  40778c:	bl	410a54 <printf@plt+0xedf4>
  407790:	ldrb	w0, [x0]
  407794:	cmp	w0, #0x2e
  407798:	cset	w0, eq  // eq = none
  40779c:	and	w0, w0, #0xff
  4077a0:	cmp	w0, #0x0
  4077a4:	b.eq	4077b4 <printf@plt+0x5b54>  // b.none
  4077a8:	ldr	w0, [sp, #20]
  4077ac:	add	w0, w0, #0x1
  4077b0:	str	w0, [sp, #20]
  4077b4:	ldr	w0, [sp, #44]
  4077b8:	add	w0, w0, #0x1
  4077bc:	str	w0, [sp, #44]
  4077c0:	b	407714 <printf@plt+0x5ab4>
  4077c4:	ldr	w0, [sp, #20]
  4077c8:	add	w1, w0, #0x1
  4077cc:	ldr	x0, [sp, #24]
  4077d0:	str	w1, [x0, #488]
  4077d4:	ldr	x0, [sp, #24]
  4077d8:	ldr	w0, [x0, #488]
  4077dc:	cmp	w0, #0x1
  4077e0:	b.le	40781c <printf@plt+0x5bbc>
  4077e4:	ldr	x0, [sp, #24]
  4077e8:	ldr	w1, [x0, #488]
  4077ec:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4077f0:	add	x0, x0, #0x238
  4077f4:	ldr	w0, [x0]
  4077f8:	cmp	w1, w0
  4077fc:	b.gt	40781c <printf@plt+0x5bbc>
  407800:	ldr	x0, [sp, #24]
  407804:	ldr	w0, [x0, #416]
  407808:	add	w1, w0, #0x1
  40780c:	ldr	x0, [sp, #24]
  407810:	str	w1, [x0, #416]
  407814:	ldr	x0, [sp, #24]
  407818:	bl	408628 <printf@plt+0x69c8>
  40781c:	nop
  407820:	ldp	x29, x30, [sp], #48
  407824:	ret
  407828:	stp	x29, x30, [sp, #-96]!
  40782c:	mov	x29, sp
  407830:	str	x19, [sp, #16]
  407834:	str	x0, [sp, #40]
  407838:	str	x1, [sp, #32]
  40783c:	ldr	x0, [sp, #32]
  407840:	bl	4019b0 <atoi@plt>
  407844:	str	w0, [sp, #80]
  407848:	ldr	x0, [sp, #40]
  40784c:	add	x0, x0, #0x1f0
  407850:	bl	4265b0 <_ZdlPvm@@Base+0x1e30>
  407854:	ldr	x0, [sp, #40]
  407858:	ldr	x0, [x0, #528]
  40785c:	bl	403e4c <printf@plt+0x21ec>
  407860:	ldr	x0, [sp, #40]
  407864:	ldr	x0, [x0, #528]
  407868:	bl	403df8 <printf@plt+0x2198>
  40786c:	cmp	w0, #0x0
  407870:	cset	w0, eq  // eq = none
  407874:	and	w0, w0, #0xff
  407878:	cmp	w0, #0x0
  40787c:	b.eq	407b10 <printf@plt+0x5eb0>  // b.none
  407880:	ldr	x0, [sp, #40]
  407884:	ldr	x0, [x0, #528]
  407888:	bl	403e74 <printf@plt+0x2214>
  40788c:	str	x0, [sp, #88]
  407890:	ldr	x0, [sp, #88]
  407894:	ldr	w0, [x0, #80]
  407898:	str	w0, [sp, #84]
  40789c:	ldr	x0, [sp, #88]
  4078a0:	bl	403430 <printf@plt+0x17d0>
  4078a4:	cmp	w0, #0x0
  4078a8:	cset	w0, ne  // ne = any
  4078ac:	and	w0, w0, #0xff
  4078b0:	cmp	w0, #0x0
  4078b4:	b.eq	407948 <printf@plt+0x5ce8>  // b.none
  4078b8:	ldr	x0, [sp, #88]
  4078bc:	ldr	x0, [x0, #64]
  4078c0:	add	x0, x0, #0x14
  4078c4:	bl	406804 <printf@plt+0x4ba4>
  4078c8:	mov	x1, x0
  4078cc:	add	x0, sp, #0x30
  4078d0:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  4078d4:	add	x0, sp, #0x30
  4078d8:	bl	410b48 <printf@plt+0xeee8>
  4078dc:	cmp	w0, #0x0
  4078e0:	cset	w0, eq  // eq = none
  4078e4:	and	w0, w0, #0xff
  4078e8:	cmp	w0, #0x0
  4078ec:	b.eq	40793c <printf@plt+0x5cdc>  // b.none
  4078f0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4078f4:	add	x0, x0, #0xf3c
  4078f8:	mov	w1, #0x1                   	// #1
  4078fc:	str	w1, [x0]
  407900:	ldr	x0, [sp, #88]
  407904:	ldr	w0, [x0, #80]
  407908:	ldr	w1, [sp, #84]
  40790c:	cmp	w1, w0
  407910:	b.ge	40792c <printf@plt+0x5ccc>  // b.tcont
  407914:	ldr	x0, [sp, #40]
  407918:	add	x2, x0, #0x1f0
  40791c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407920:	add	x1, x0, #0xc8
  407924:	mov	x0, x2
  407928:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  40792c:	ldr	x0, [sp, #40]
  407930:	add	x0, x0, #0x1f0
  407934:	add	x1, sp, #0x30
  407938:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  40793c:	add	x0, sp, #0x30
  407940:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407944:	b	407ab8 <printf@plt+0x5e58>
  407948:	ldr	x0, [sp, #88]
  40794c:	bl	4030f0 <printf@plt+0x1490>
  407950:	cmp	w0, #0x0
  407954:	b.ne	407998 <printf@plt+0x5d38>  // b.any
  407958:	ldr	x0, [sp, #88]
  40795c:	bl	403198 <printf@plt+0x1538>
  407960:	cmp	w0, #0x0
  407964:	b.ne	407998 <printf@plt+0x5d38>  // b.any
  407968:	ldr	x0, [sp, #88]
  40796c:	bl	403144 <printf@plt+0x14e4>
  407970:	cmp	w0, #0x0
  407974:	b.ne	407998 <printf@plt+0x5d38>  // b.any
  407978:	ldr	x0, [sp, #88]
  40797c:	bl	40309c <printf@plt+0x143c>
  407980:	cmp	w0, #0x0
  407984:	b.ne	407998 <printf@plt+0x5d38>  // b.any
  407988:	ldr	x0, [sp, #88]
  40798c:	bl	4031ec <printf@plt+0x158c>
  407990:	cmp	w0, #0x0
  407994:	b.eq	4079a0 <printf@plt+0x5d40>  // b.none
  407998:	mov	w0, #0x1                   	// #1
  40799c:	b	4079a4 <printf@plt+0x5d44>
  4079a0:	mov	w0, #0x0                   	// #0
  4079a4:	cmp	w0, #0x0
  4079a8:	b.eq	4079bc <printf@plt+0x5d5c>  // b.none
  4079ac:	ldr	x1, [sp, #88]
  4079b0:	ldr	x0, [sp, #40]
  4079b4:	bl	408ea8 <printf@plt+0x7248>
  4079b8:	b	407ab8 <printf@plt+0x5e58>
  4079bc:	ldr	x0, [sp, #88]
  4079c0:	bl	402fe8 <printf@plt+0x1388>
  4079c4:	cmp	w0, #0x0
  4079c8:	cset	w0, ne  // ne = any
  4079cc:	and	w0, w0, #0xff
  4079d0:	cmp	w0, #0x0
  4079d4:	b.eq	4079e8 <printf@plt+0x5d88>  // b.none
  4079d8:	ldr	x0, [sp, #40]
  4079dc:	mov	w1, #0x1                   	// #1
  4079e0:	str	w1, [x0, #572]
  4079e4:	b	407ab8 <printf@plt+0x5e58>
  4079e8:	ldr	x0, [sp, #88]
  4079ec:	bl	402f84 <printf@plt+0x1324>
  4079f0:	cmp	w0, #0x0
  4079f4:	cset	w0, ne  // ne = any
  4079f8:	and	w0, w0, #0xff
  4079fc:	cmp	w0, #0x0
  407a00:	b.eq	407a10 <printf@plt+0x5db0>  // b.none
  407a04:	ldr	x0, [sp, #40]
  407a08:	str	wzr, [x0, #572]
  407a0c:	b	407ab8 <printf@plt+0x5e58>
  407a10:	ldr	x0, [sp, #88]
  407a14:	bl	402e14 <printf@plt+0x11b4>
  407a18:	cmp	w0, #0x0
  407a1c:	b.ne	407a38 <printf@plt+0x5dd8>  // b.any
  407a20:	ldr	x0, [sp, #88]
  407a24:	bl	402e2c <printf@plt+0x11cc>
  407a28:	cmp	w0, #0x0
  407a2c:	b.ne	407a38 <printf@plt+0x5dd8>  // b.any
  407a30:	mov	w0, #0x1                   	// #1
  407a34:	b	407a3c <printf@plt+0x5ddc>
  407a38:	mov	w0, #0x0                   	// #0
  407a3c:	cmp	w0, #0x0
  407a40:	b.eq	407ab8 <printf@plt+0x5e58>  // b.none
  407a44:	ldr	x0, [sp, #88]
  407a48:	ldr	w0, [x0, #80]
  407a4c:	ldr	w1, [sp, #84]
  407a50:	cmp	w1, w0
  407a54:	b.ge	407a70 <printf@plt+0x5e10>  // b.tcont
  407a58:	ldr	x0, [sp, #40]
  407a5c:	add	x2, x0, #0x1f0
  407a60:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  407a64:	add	x1, x0, #0xc8
  407a68:	mov	x0, x2
  407a6c:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  407a70:	ldr	x0, [sp, #88]
  407a74:	ldr	w0, [x0, #88]
  407a78:	str	w0, [sp, #84]
  407a7c:	ldr	x0, [sp, #40]
  407a80:	add	x19, x0, #0x1f0
  407a84:	ldr	x0, [sp, #88]
  407a88:	ldr	x1, [x0, #64]
  407a8c:	ldr	x0, [sp, #88]
  407a90:	ldr	w0, [x0, #72]
  407a94:	mov	w2, w0
  407a98:	add	x0, sp, #0x40
  407a9c:	bl	425920 <_ZdlPvm@@Base+0x11a0>
  407aa0:	add	x0, sp, #0x40
  407aa4:	mov	x1, x0
  407aa8:	mov	x0, x19
  407aac:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  407ab0:	add	x0, sp, #0x40
  407ab4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407ab8:	ldr	x0, [sp, #40]
  407abc:	ldr	x0, [x0, #528]
  407ac0:	bl	403e4c <printf@plt+0x21ec>
  407ac4:	ldr	x0, [sp, #40]
  407ac8:	ldr	x0, [x0, #528]
  407acc:	bl	403e74 <printf@plt+0x2214>
  407ad0:	str	x0, [sp, #88]
  407ad4:	ldr	x0, [sp, #40]
  407ad8:	ldr	x0, [x0, #528]
  407adc:	bl	403df8 <printf@plt+0x2198>
  407ae0:	cmp	w0, #0x0
  407ae4:	b.ne	407b00 <printf@plt+0x5ea0>  // b.any
  407ae8:	ldr	x0, [sp, #88]
  407aec:	bl	40304c <printf@plt+0x13ec>
  407af0:	cmp	w0, #0x0
  407af4:	b.ne	407b00 <printf@plt+0x5ea0>  // b.any
  407af8:	mov	w0, #0x1                   	// #1
  407afc:	b	407b04 <printf@plt+0x5ea4>
  407b00:	mov	w0, #0x0                   	// #0
  407b04:	cmp	w0, #0x0
  407b08:	b.eq	407b10 <printf@plt+0x5eb0>  // b.none
  407b0c:	b	40789c <printf@plt+0x5c3c>
  407b10:	ldr	w1, [sp, #80]
  407b14:	ldr	x0, [sp, #40]
  407b18:	bl	4076f4 <printf@plt+0x5a94>
  407b1c:	ldr	x0, [sp, #40]
  407b20:	bl	407158 <printf@plt+0x54f8>
  407b24:	ldr	x0, [sp, #40]
  407b28:	str	xzr, [x0, #272]
  407b2c:	ldr	x0, [sp, #40]
  407b30:	ldr	x0, [x0, #528]
  407b34:	bl	403e74 <printf@plt+0x2214>
  407b38:	str	x0, [sp, #88]
  407b3c:	ldr	x0, [sp, #40]
  407b40:	ldr	x0, [x0, #528]
  407b44:	bl	403e24 <printf@plt+0x21c4>
  407b48:	b	407b74 <printf@plt+0x5f14>
  407b4c:	mov	x19, x0
  407b50:	add	x0, sp, #0x30
  407b54:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407b58:	mov	x0, x19
  407b5c:	bl	401be0 <_Unwind_Resume@plt>
  407b60:	mov	x19, x0
  407b64:	add	x0, sp, #0x40
  407b68:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  407b6c:	mov	x0, x19
  407b70:	bl	401be0 <_Unwind_Resume@plt>
  407b74:	ldr	x19, [sp, #16]
  407b78:	ldp	x29, x30, [sp], #96
  407b7c:	ret
  407b80:	stp	x29, x30, [sp, #-64]!
  407b84:	mov	x29, sp
  407b88:	str	x0, [sp, #24]
  407b8c:	ldr	x0, [sp, #24]
  407b90:	ldr	x0, [x0, #528]
  407b94:	bl	403e74 <printf@plt+0x2214>
  407b98:	str	x0, [sp, #48]
  407b9c:	mov	w0, #0x1                   	// #1
  407ba0:	str	w0, [sp, #60]
  407ba4:	ldr	x0, [sp, #24]
  407ba8:	ldr	x0, [x0, #528]
  407bac:	bl	403dcc <printf@plt+0x216c>
  407bb0:	cmp	w0, #0x0
  407bb4:	cset	w0, eq  // eq = none
  407bb8:	and	w0, w0, #0xff
  407bbc:	cmp	w0, #0x0
  407bc0:	b.eq	407cc0 <printf@plt+0x6060>  // b.none
  407bc4:	ldr	x0, [sp, #24]
  407bc8:	ldr	x0, [x0, #528]
  407bcc:	bl	403e4c <printf@plt+0x21ec>
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	ldr	x0, [x0, #528]
  407bd8:	bl	403e74 <printf@plt+0x2214>
  407bdc:	str	x0, [sp, #40]
  407be0:	ldr	x0, [sp, #40]
  407be4:	bl	402e2c <printf@plt+0x11cc>
  407be8:	cmp	w0, #0x0
  407bec:	b.ne	407c14 <printf@plt+0x5fb4>  // b.any
  407bf0:	ldr	x0, [sp, #40]
  407bf4:	ldr	x0, [x0]
  407bf8:	mov	x1, x0
  407bfc:	ldr	x0, [sp, #24]
  407c00:	bl	40b0d8 <printf@plt+0x9478>
  407c04:	cmp	w0, #0x0
  407c08:	b.ne	407c14 <printf@plt+0x5fb4>  // b.any
  407c0c:	mov	w0, #0x1                   	// #1
  407c10:	b	407c18 <printf@plt+0x5fb8>
  407c14:	mov	w0, #0x0                   	// #0
  407c18:	cmp	w0, #0x0
  407c1c:	b.eq	407c24 <printf@plt+0x5fc4>  // b.none
  407c20:	str	wzr, [sp, #60]
  407c24:	ldr	x0, [sp, #24]
  407c28:	ldr	x0, [x0, #528]
  407c2c:	bl	403e4c <printf@plt+0x21ec>
  407c30:	ldr	w0, [sp, #60]
  407c34:	cmp	w0, #0x0
  407c38:	b.eq	407c78 <printf@plt+0x6018>  // b.none
  407c3c:	ldr	x0, [sp, #24]
  407c40:	ldr	x0, [x0, #528]
  407c44:	bl	403df8 <printf@plt+0x2198>
  407c48:	cmp	w0, #0x0
  407c4c:	b.ne	407c78 <printf@plt+0x6018>  // b.any
  407c50:	ldr	x0, [sp, #40]
  407c54:	bl	402fe8 <printf@plt+0x1388>
  407c58:	cmp	w0, #0x0
  407c5c:	b.ne	407c78 <printf@plt+0x6018>  // b.any
  407c60:	ldr	x0, [sp, #40]
  407c64:	bl	402e44 <printf@plt+0x11e4>
  407c68:	cmp	w0, #0x0
  407c6c:	b.ne	407c78 <printf@plt+0x6018>  // b.any
  407c70:	mov	w0, #0x1                   	// #1
  407c74:	b	407c7c <printf@plt+0x601c>
  407c78:	mov	w0, #0x0                   	// #0
  407c7c:	cmp	w0, #0x0
  407c80:	b.eq	407c88 <printf@plt+0x6028>  // b.none
  407c84:	b	407bd0 <printf@plt+0x5f70>
  407c88:	ldr	x0, [sp, #24]
  407c8c:	ldr	x0, [x0, #528]
  407c90:	bl	403e74 <printf@plt+0x2214>
  407c94:	mov	x1, x0
  407c98:	ldr	x0, [sp, #48]
  407c9c:	cmp	x0, x1
  407ca0:	cset	w0, ne  // ne = any
  407ca4:	and	w0, w0, #0xff
  407ca8:	cmp	w0, #0x0
  407cac:	b.eq	407cc0 <printf@plt+0x6060>  // b.none
  407cb0:	ldr	x0, [sp, #24]
  407cb4:	ldr	x0, [x0, #528]
  407cb8:	bl	403e24 <printf@plt+0x21c4>
  407cbc:	b	407c88 <printf@plt+0x6028>
  407cc0:	ldr	w0, [sp, #60]
  407cc4:	ldp	x29, x30, [sp], #64
  407cc8:	ret
  407ccc:	stp	x29, x30, [sp, #-32]!
  407cd0:	mov	x29, sp
  407cd4:	str	x0, [sp, #24]
  407cd8:	str	x1, [sp, #16]
  407cdc:	ldr	x0, [sp, #24]
  407ce0:	ldr	w0, [x0, #576]
  407ce4:	cmn	w0, #0x1
  407ce8:	b.ne	407d00 <printf@plt+0x60a0>  // b.any
  407cec:	ldr	x0, [sp, #16]
  407cf0:	bl	4019b0 <atoi@plt>
  407cf4:	mov	w1, w0
  407cf8:	ldr	x0, [sp, #24]
  407cfc:	str	w1, [x0, #576]
  407d00:	ldr	x0, [sp, #16]
  407d04:	bl	4019b0 <atoi@plt>
  407d08:	mov	w1, w0
  407d0c:	ldr	x0, [sp, #24]
  407d10:	str	w1, [x0, #644]
  407d14:	ldr	x0, [sp, #24]
  407d18:	mov	w1, #0x1                   	// #1
  407d1c:	str	w1, [x0, #640]
  407d20:	nop
  407d24:	ldp	x29, x30, [sp], #32
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-32]!
  407d30:	mov	x29, sp
  407d34:	str	x0, [sp, #24]
  407d38:	str	x1, [sp, #16]
  407d3c:	ldr	x0, [sp, #16]
  407d40:	bl	4019b0 <atoi@plt>
  407d44:	mov	w1, w0
  407d48:	ldr	x0, [sp, #24]
  407d4c:	str	w1, [x0, #636]
  407d50:	ldr	x0, [sp, #24]
  407d54:	mov	w1, #0x1                   	// #1
  407d58:	str	w1, [x0, #632]
  407d5c:	nop
  407d60:	ldp	x29, x30, [sp], #32
  407d64:	ret
  407d68:	sub	sp, sp, #0x10
  407d6c:	str	x0, [sp, #8]
  407d70:	ldr	x0, [sp, #8]
  407d74:	ldr	w0, [x0, #564]
  407d78:	cmp	w0, #0x0
  407d7c:	b.le	407d8c <printf@plt+0x612c>
  407d80:	ldr	x0, [sp, #8]
  407d84:	ldr	w0, [x0, #596]
  407d88:	b	407d94 <printf@plt+0x6134>
  407d8c:	ldr	x0, [sp, #8]
  407d90:	ldr	w0, [x0, #588]
  407d94:	add	sp, sp, #0x10
  407d98:	ret
  407d9c:	stp	x29, x30, [sp, #-32]!
  407da0:	mov	x29, sp
  407da4:	str	x0, [sp, #24]
  407da8:	str	x1, [sp, #16]
  407dac:	ldr	x0, [sp, #16]
  407db0:	bl	4019b0 <atoi@plt>
  407db4:	mov	w1, w0
  407db8:	ldr	x0, [sp, #24]
  407dbc:	str	w1, [x0, #628]
  407dc0:	ldr	x0, [sp, #24]
  407dc4:	mov	w1, #0x1                   	// #1
  407dc8:	str	w1, [x0, #624]
  407dcc:	nop
  407dd0:	ldp	x29, x30, [sp], #32
  407dd4:	ret
  407dd8:	stp	x29, x30, [sp, #-32]!
  407ddc:	mov	x29, sp
  407de0:	str	x0, [sp, #24]
  407de4:	str	x1, [sp, #16]
  407de8:	ldr	x0, [sp, #24]
  407dec:	ldr	w0, [x0, #572]
  407df0:	cmp	w0, #0x0
  407df4:	b.eq	407e18 <printf@plt+0x61b8>  // b.none
  407df8:	ldr	x0, [sp, #24]
  407dfc:	mov	w1, #0x2                   	// #2
  407e00:	str	w1, [x0, #564]
  407e04:	ldr	x0, [sp, #16]
  407e08:	bl	4019b0 <atoi@plt>
  407e0c:	mov	w1, w0
  407e10:	ldr	x0, [sp, #24]
  407e14:	str	w1, [x0, #596]
  407e18:	nop
  407e1c:	ldp	x29, x30, [sp], #32
  407e20:	ret
  407e24:	stp	x29, x30, [sp, #-32]!
  407e28:	mov	x29, sp
  407e2c:	str	x0, [sp, #24]
  407e30:	ldr	x0, [sp, #24]
  407e34:	ldr	x0, [x0, #552]
  407e38:	cmp	x0, #0x0
  407e3c:	b.eq	407e60 <printf@plt+0x6200>  // b.none
  407e40:	ldr	x0, [sp, #24]
  407e44:	ldr	x0, [x0, #536]
  407e48:	bl	414404 <printf@plt+0x127a4>
  407e4c:	ldr	x0, [sp, #24]
  407e50:	ldr	x0, [x0, #552]
  407e54:	bl	4121dc <printf@plt+0x1057c>
  407e58:	ldr	x0, [sp, #24]
  407e5c:	str	xzr, [x0, #552]
  407e60:	nop
  407e64:	ldp	x29, x30, [sp], #32
  407e68:	ret
  407e6c:	stp	x29, x30, [sp, #-64]!
  407e70:	mov	x29, sp
  407e74:	str	x0, [sp, #40]
  407e78:	str	w1, [sp, #36]
  407e7c:	str	w2, [sp, #32]
  407e80:	str	w3, [sp, #28]
  407e84:	ldr	x0, [sp, #40]
  407e88:	ldr	w0, [x0, #592]
  407e8c:	cmn	w0, #0x1
  407e90:	b.eq	407f7c <printf@plt+0x631c>  // b.none
  407e94:	ldr	x0, [sp, #40]
  407e98:	ldr	w1, [x0, #584]
  407e9c:	ldr	x0, [sp, #40]
  407ea0:	ldr	w0, [x0, #592]
  407ea4:	add	w1, w1, w0
  407ea8:	ldr	w2, [sp, #36]
  407eac:	ldr	w0, [sp, #32]
  407eb0:	add	w0, w2, w0
  407eb4:	cmp	w1, w0
  407eb8:	b.eq	407f7c <printf@plt+0x631c>  // b.none
  407ebc:	ldr	x0, [sp, #40]
  407ec0:	ldr	x0, [x0, #536]
  407ec4:	bl	4146ac <printf@plt+0x12a4c>
  407ec8:	cmp	w0, #0x0
  407ecc:	b.ne	407ee0 <printf@plt+0x6280>  // b.any
  407ed0:	ldr	x0, [sp, #40]
  407ed4:	ldr	w0, [x0, #656]
  407ed8:	cmp	w0, #0x0
  407edc:	b.eq	407ee8 <printf@plt+0x6288>  // b.none
  407ee0:	mov	w0, #0x1                   	// #1
  407ee4:	b	407eec <printf@plt+0x628c>
  407ee8:	mov	w0, #0x0                   	// #0
  407eec:	str	w0, [sp, #60]
  407ef0:	ldr	x0, [sp, #40]
  407ef4:	ldr	x0, [x0, #536]
  407ef8:	bl	414404 <printf@plt+0x127a4>
  407efc:	ldr	x0, [sp, #40]
  407f00:	ldr	w1, [sp, #36]
  407f04:	str	w1, [x0, #592]
  407f08:	ldr	x0, [sp, #40]
  407f0c:	ldr	w1, [sp, #32]
  407f10:	str	w1, [x0, #584]
  407f14:	ldr	x0, [sp, #40]
  407f18:	ldr	w0, [x0, #576]
  407f1c:	ldr	w1, [sp, #28]
  407f20:	cmp	w1, w0
  407f24:	b.gt	407f34 <printf@plt+0x62d4>
  407f28:	ldr	x0, [sp, #40]
  407f2c:	ldr	w1, [sp, #28]
  407f30:	str	w1, [x0, #580]
  407f34:	ldr	x0, [sp, #40]
  407f38:	ldr	x7, [x0, #536]
  407f3c:	ldr	x0, [sp, #40]
  407f40:	add	x1, x0, #0x50
  407f44:	ldr	x0, [sp, #40]
  407f48:	ldr	w2, [x0, #592]
  407f4c:	ldr	x0, [sp, #40]
  407f50:	ldr	w3, [x0, #584]
  407f54:	ldr	x0, [sp, #40]
  407f58:	ldr	w0, [x0, #576]
  407f5c:	ldr	w6, [sp, #60]
  407f60:	mov	w5, w0
  407f64:	mov	w4, w3
  407f68:	mov	w3, w2
  407f6c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  407f70:	add	x2, x0, #0xbe0
  407f74:	mov	x0, x7
  407f78:	bl	414364 <printf@plt+0x12704>
  407f7c:	nop
  407f80:	ldp	x29, x30, [sp], #64
  407f84:	ret
  407f88:	stp	x29, x30, [sp, #-32]!
  407f8c:	mov	x29, sp
  407f90:	str	x0, [sp, #24]
  407f94:	str	x1, [sp, #16]
  407f98:	ldr	x0, [sp, #16]
  407f9c:	bl	4019b0 <atoi@plt>
  407fa0:	mov	w1, w0
  407fa4:	ldr	x0, [sp, #24]
  407fa8:	str	w1, [x0, #604]
  407fac:	nop
  407fb0:	ldp	x29, x30, [sp], #32
  407fb4:	ret
  407fb8:	stp	x29, x30, [sp, #-48]!
  407fbc:	mov	x29, sp
  407fc0:	str	x0, [sp, #24]
  407fc4:	str	x1, [sp, #16]
  407fc8:	ldr	x0, [sp, #24]
  407fcc:	ldr	x0, [x0, #528]
  407fd0:	bl	403da8 <printf@plt+0x2148>
  407fd4:	cmp	w0, #0x0
  407fd8:	cset	w0, eq  // eq = none
  407fdc:	and	w0, w0, #0xff
  407fe0:	cmp	w0, #0x0
  407fe4:	b.eq	4080f8 <printf@plt+0x6498>  // b.none
  407fe8:	ldr	x0, [sp, #24]
  407fec:	ldr	x0, [x0, #528]
  407ff0:	bl	403e74 <printf@plt+0x2214>
  407ff4:	str	x0, [sp, #32]
  407ff8:	ldr	x0, [sp, #24]
  407ffc:	ldr	x0, [x0, #528]
  408000:	bl	403e74 <printf@plt+0x2214>
  408004:	str	x0, [sp, #40]
  408008:	ldr	x0, [sp, #40]
  40800c:	bl	402e2c <printf@plt+0x11cc>
  408010:	cmp	w0, #0x0
  408014:	b.eq	408034 <printf@plt+0x63d4>  // b.none
  408018:	ldr	x0, [sp, #24]
  40801c:	ldr	x0, [x0, #528]
  408020:	bl	403df8 <printf@plt+0x2198>
  408024:	cmp	w0, #0x0
  408028:	b.ne	408034 <printf@plt+0x63d4>  // b.any
  40802c:	mov	w0, #0x1                   	// #1
  408030:	b	408038 <printf@plt+0x63d8>
  408034:	mov	w0, #0x0                   	// #0
  408038:	cmp	w0, #0x0
  40803c:	b.eq	4080ac <printf@plt+0x644c>  // b.none
  408040:	ldr	x0, [sp, #40]
  408044:	bl	402ee4 <printf@plt+0x1284>
  408048:	cmp	w0, #0x0
  40804c:	cset	w0, ne  // ne = any
  408050:	and	w0, w0, #0xff
  408054:	cmp	w0, #0x0
  408058:	b.eq	40808c <printf@plt+0x642c>  // b.none
  40805c:	ldr	x1, [sp, #40]
  408060:	ldr	x0, [sp, #32]
  408064:	cmp	x1, x0
  408068:	b.eq	4080f4 <printf@plt+0x6494>  // b.none
  40806c:	ldr	x0, [sp, #24]
  408070:	ldr	x0, [x0, #528]
  408074:	bl	403e24 <printf@plt+0x21c4>
  408078:	ldr	x0, [sp, #24]
  40807c:	ldr	x0, [x0, #528]
  408080:	bl	403e74 <printf@plt+0x2214>
  408084:	str	x0, [sp, #40]
  408088:	b	40805c <printf@plt+0x63fc>
  40808c:	ldr	x0, [sp, #24]
  408090:	ldr	x0, [x0, #528]
  408094:	bl	403e4c <printf@plt+0x21ec>
  408098:	ldr	x0, [sp, #24]
  40809c:	ldr	x0, [x0, #528]
  4080a0:	bl	403e74 <printf@plt+0x2214>
  4080a4:	str	x0, [sp, #40]
  4080a8:	b	408008 <printf@plt+0x63a8>
  4080ac:	ldr	x1, [sp, #40]
  4080b0:	ldr	x0, [sp, #32]
  4080b4:	cmp	x1, x0
  4080b8:	b.eq	4080dc <printf@plt+0x647c>  // b.none
  4080bc:	ldr	x0, [sp, #24]
  4080c0:	ldr	x0, [x0, #528]
  4080c4:	bl	403e24 <printf@plt+0x21c4>
  4080c8:	ldr	x0, [sp, #24]
  4080cc:	ldr	x0, [x0, #528]
  4080d0:	bl	403e74 <printf@plt+0x2214>
  4080d4:	str	x0, [sp, #40]
  4080d8:	b	4080ac <printf@plt+0x644c>
  4080dc:	ldr	x0, [sp, #16]
  4080e0:	bl	4019b0 <atoi@plt>
  4080e4:	mov	w1, w0
  4080e8:	ldr	x0, [sp, #24]
  4080ec:	str	w1, [x0, #600]
  4080f0:	b	4080f8 <printf@plt+0x6498>
  4080f4:	nop
  4080f8:	ldp	x29, x30, [sp], #48
  4080fc:	ret
  408100:	stp	x29, x30, [sp, #-48]!
  408104:	mov	x29, sp
  408108:	str	x0, [sp, #24]
  40810c:	str	x1, [sp, #16]
  408110:	ldr	x0, [sp, #16]
  408114:	bl	4019b0 <atoi@plt>
  408118:	str	w0, [sp, #44]
  40811c:	ldr	x0, [sp, #24]
  408120:	bl	407d68 <printf@plt+0x6108>
  408124:	mov	w1, w0
  408128:	ldr	x0, [sp, #24]
  40812c:	ldr	w0, [x0, #584]
  408130:	add	w1, w1, w0
  408134:	ldr	x0, [sp, #24]
  408138:	str	w1, [x0, #336]
  40813c:	ldr	x0, [sp, #24]
  408140:	mov	w1, #0x1                   	// #1
  408144:	str	w1, [x0, #516]
  408148:	ldr	x0, [sp, #24]
  40814c:	ldr	w0, [x0, #572]
  408150:	ldr	w1, [sp, #44]
  408154:	cmp	w1, w0
  408158:	b.eq	408198 <printf@plt+0x6538>  // b.none
  40815c:	ldr	w0, [sp, #44]
  408160:	cmp	w0, #0x0
  408164:	b.eq	40818c <printf@plt+0x652c>  // b.none
  408168:	ldr	x0, [sp, #24]
  40816c:	ldr	x3, [x0, #536]
  408170:	ldr	x0, [sp, #24]
  408174:	ldr	w0, [x0, #656]
  408178:	mov	w2, w0
  40817c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  408180:	add	x1, x0, #0xbe0
  408184:	mov	x0, x3
  408188:	bl	414330 <printf@plt+0x126d0>
  40818c:	ldr	x0, [sp, #24]
  408190:	ldr	w1, [sp, #44]
  408194:	str	w1, [x0, #572]
  408198:	nop
  40819c:	ldp	x29, x30, [sp], #48
  4081a0:	ret
  4081a4:	stp	x29, x30, [sp, #-32]!
  4081a8:	mov	x29, sp
  4081ac:	str	x0, [sp, #24]
  4081b0:	ldr	x0, [sp, #24]
  4081b4:	ldr	w0, [x0, #572]
  4081b8:	cmp	w0, #0x0
  4081bc:	b.ne	4081f8 <printf@plt+0x6598>  // b.any
  4081c0:	ldr	x0, [sp, #24]
  4081c4:	ldr	x0, [x0, #536]
  4081c8:	bl	414670 <printf@plt+0x12a10>
  4081cc:	cmp	w0, #0x0
  4081d0:	cset	w0, ne  // ne = any
  4081d4:	and	w0, w0, #0xff
  4081d8:	cmp	w0, #0x0
  4081dc:	b.eq	4081f8 <printf@plt+0x6598>  // b.none
  4081e0:	ldr	x0, [sp, #24]
  4081e4:	ldr	x0, [x0, #536]
  4081e8:	bl	4145f4 <printf@plt+0x12994>
  4081ec:	ldr	x0, [sp, #24]
  4081f0:	ldr	x0, [x0, #536]
  4081f4:	bl	414568 <printf@plt+0x12908>
  4081f8:	ldr	x0, [sp, #24]
  4081fc:	bl	407d68 <printf@plt+0x6108>
  408200:	mov	w1, w0
  408204:	ldr	x0, [sp, #24]
  408208:	ldr	w0, [x0, #584]
  40820c:	add	w1, w1, w0
  408210:	ldr	x0, [sp, #24]
  408214:	str	w1, [x0, #336]
  408218:	nop
  40821c:	ldp	x29, x30, [sp], #32
  408220:	ret
  408224:	stp	x29, x30, [sp, #-48]!
  408228:	mov	x29, sp
  40822c:	str	x0, [sp, #24]
  408230:	ldr	x0, [sp, #24]
  408234:	ldr	w0, [x0, #648]
  408238:	cmp	w0, #0x0
  40823c:	b.eq	4084cc <printf@plt+0x686c>  // b.none
  408240:	ldr	x0, [sp, #24]
  408244:	str	wzr, [x0, #648]
  408248:	ldr	x0, [sp, #24]
  40824c:	ldr	w0, [x0, #652]
  408250:	cmp	w0, #0x0
  408254:	b.le	408434 <printf@plt+0x67d4>
  408258:	ldr	x0, [sp, #24]
  40825c:	ldr	w0, [x0, #560]
  408260:	cmp	w0, #0x0
  408264:	b.ne	408308 <printf@plt+0x66a8>  // b.any
  408268:	ldr	x0, [sp, #24]
  40826c:	ldr	x0, [x0, #536]
  408270:	bl	4146ac <printf@plt+0x12a4c>
  408274:	cmp	w0, #0x0
  408278:	b.ne	40828c <printf@plt+0x662c>  // b.any
  40827c:	ldr	x0, [sp, #24]
  408280:	ldr	w0, [x0, #656]
  408284:	cmp	w0, #0x0
  408288:	b.eq	408294 <printf@plt+0x6634>  // b.none
  40828c:	mov	w0, #0x1                   	// #1
  408290:	b	408298 <printf@plt+0x6638>
  408294:	mov	w0, #0x0                   	// #0
  408298:	str	w0, [sp, #40]
  40829c:	ldr	x0, [sp, #24]
  4082a0:	ldr	x0, [x0, #536]
  4082a4:	bl	414404 <printf@plt+0x127a4>
  4082a8:	ldr	x0, [sp, #24]
  4082ac:	mov	w1, #0x1                   	// #1
  4082b0:	str	w1, [x0, #516]
  4082b4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4082b8:	add	x0, x0, #0x23c
  4082bc:	ldr	w0, [x0]
  4082c0:	cmp	w0, #0x1
  4082c4:	b.ne	4082e8 <printf@plt+0x6688>  // b.any
  4082c8:	ldr	x0, [sp, #24]
  4082cc:	ldr	x3, [x0, #536]
  4082d0:	ldr	w2, [sp, #40]
  4082d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4082d8:	add	x1, x0, #0x18
  4082dc:	mov	x0, x3
  4082e0:	bl	414330 <printf@plt+0x126d0>
  4082e4:	b	4084bc <printf@plt+0x685c>
  4082e8:	ldr	x0, [sp, #24]
  4082ec:	ldr	x3, [x0, #536]
  4082f0:	ldr	w2, [sp, #40]
  4082f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4082f8:	add	x1, x0, #0x28
  4082fc:	mov	x0, x3
  408300:	bl	414330 <printf@plt+0x126d0>
  408304:	b	4084bc <printf@plt+0x685c>
  408308:	ldr	x0, [sp, #24]
  40830c:	ldr	x0, [x0, #536]
  408310:	bl	414c10 <printf@plt+0x12fb0>
  408314:	mov	x1, x0
  408318:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40831c:	add	x0, x0, #0x18
  408320:	bl	401b10 <strcmp@plt>
  408324:	cmp	w0, #0x0
  408328:	b.eq	408358 <printf@plt+0x66f8>  // b.none
  40832c:	ldr	x0, [sp, #24]
  408330:	ldr	x0, [x0, #536]
  408334:	bl	414c10 <printf@plt+0x12fb0>
  408338:	mov	x1, x0
  40833c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  408340:	add	x0, x0, #0x28
  408344:	bl	401b10 <strcmp@plt>
  408348:	cmp	w0, #0x0
  40834c:	b.eq	408358 <printf@plt+0x66f8>  // b.none
  408350:	mov	w0, #0x1                   	// #1
  408354:	b	40835c <printf@plt+0x66fc>
  408358:	mov	w0, #0x0                   	// #0
  40835c:	cmp	w0, #0x0
  408360:	b.eq	408404 <printf@plt+0x67a4>  // b.none
  408364:	ldr	x0, [sp, #24]
  408368:	ldr	x0, [x0, #536]
  40836c:	bl	4146ac <printf@plt+0x12a4c>
  408370:	cmp	w0, #0x0
  408374:	b.ne	408388 <printf@plt+0x6728>  // b.any
  408378:	ldr	x0, [sp, #24]
  40837c:	ldr	w0, [x0, #656]
  408380:	cmp	w0, #0x0
  408384:	b.eq	408390 <printf@plt+0x6730>  // b.none
  408388:	mov	w0, #0x1                   	// #1
  40838c:	b	408394 <printf@plt+0x6734>
  408390:	mov	w0, #0x0                   	// #0
  408394:	str	w0, [sp, #44]
  408398:	ldr	x0, [sp, #24]
  40839c:	ldr	x0, [x0, #536]
  4083a0:	bl	414404 <printf@plt+0x127a4>
  4083a4:	ldr	x0, [sp, #24]
  4083a8:	mov	w1, #0x1                   	// #1
  4083ac:	str	w1, [x0, #516]
  4083b0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4083b4:	add	x0, x0, #0x23c
  4083b8:	ldr	w0, [x0]
  4083bc:	cmp	w0, #0x1
  4083c0:	b.ne	4083e4 <printf@plt+0x6784>  // b.any
  4083c4:	ldr	x0, [sp, #24]
  4083c8:	ldr	x3, [x0, #536]
  4083cc:	ldr	w2, [sp, #44]
  4083d0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4083d4:	add	x1, x0, #0x18
  4083d8:	mov	x0, x3
  4083dc:	bl	414330 <printf@plt+0x126d0>
  4083e0:	b	4084bc <printf@plt+0x685c>
  4083e4:	ldr	x0, [sp, #24]
  4083e8:	ldr	x3, [x0, #536]
  4083ec:	ldr	w2, [sp, #44]
  4083f0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4083f4:	add	x1, x0, #0x28
  4083f8:	mov	x0, x3
  4083fc:	bl	414330 <printf@plt+0x126d0>
  408400:	b	4084bc <printf@plt+0x685c>
  408404:	ldr	x0, [sp, #24]
  408408:	ldr	x0, [x0, #536]
  40840c:	bl	41464c <printf@plt+0x129ec>
  408410:	cmp	w0, #0x0
  408414:	cset	w0, ne  // ne = any
  408418:	and	w0, w0, #0xff
  40841c:	cmp	w0, #0x0
  408420:	b.eq	4084bc <printf@plt+0x685c>  // b.none
  408424:	ldr	x0, [sp, #24]
  408428:	ldr	x0, [x0, #536]
  40842c:	bl	414568 <printf@plt+0x12908>
  408430:	b	4084bc <printf@plt+0x685c>
  408434:	ldr	x0, [sp, #24]
  408438:	ldr	w0, [x0, #560]
  40843c:	cmp	w0, #0x0
  408440:	b.le	4084bc <printf@plt+0x685c>
  408444:	ldr	x0, [sp, #24]
  408448:	ldr	w0, [x0, #656]
  40844c:	cmp	w0, #0x0
  408450:	b.ne	408468 <printf@plt+0x6808>  // b.any
  408454:	ldr	x0, [sp, #24]
  408458:	ldr	x0, [x0, #536]
  40845c:	bl	4146ac <printf@plt+0x12a4c>
  408460:	cmp	w0, #0x0
  408464:	b.eq	408470 <printf@plt+0x6810>  // b.none
  408468:	mov	w0, #0x1                   	// #1
  40846c:	b	408474 <printf@plt+0x6814>
  408470:	mov	w0, #0x0                   	// #0
  408474:	mov	w1, w0
  408478:	ldr	x0, [sp, #24]
  40847c:	str	w1, [x0, #656]
  408480:	ldr	x0, [sp, #24]
  408484:	ldr	x0, [x0, #536]
  408488:	bl	414404 <printf@plt+0x127a4>
  40848c:	ldr	x0, [sp, #24]
  408490:	mov	w1, #0x1                   	// #1
  408494:	str	w1, [x0, #516]
  408498:	ldr	x0, [sp, #24]
  40849c:	ldr	x3, [x0, #536]
  4084a0:	ldr	x0, [sp, #24]
  4084a4:	ldr	w0, [x0, #656]
  4084a8:	mov	w2, w0
  4084ac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4084b0:	add	x1, x0, #0xbe0
  4084b4:	mov	x0, x3
  4084b8:	bl	414330 <printf@plt+0x126d0>
  4084bc:	ldr	x0, [sp, #24]
  4084c0:	ldr	w1, [x0, #652]
  4084c4:	ldr	x0, [sp, #24]
  4084c8:	str	w1, [x0, #560]
  4084cc:	nop
  4084d0:	ldp	x29, x30, [sp], #48
  4084d4:	ret
  4084d8:	stp	x29, x30, [sp, #-32]!
  4084dc:	mov	x29, sp
  4084e0:	str	x0, [sp, #24]
  4084e4:	ldr	x0, [sp, #24]
  4084e8:	ldr	w0, [x0, #560]
  4084ec:	cmp	w0, #0x0
  4084f0:	b.le	40856c <printf@plt+0x690c>
  4084f4:	ldr	x0, [sp, #24]
  4084f8:	ldr	w0, [x0, #560]
  4084fc:	cmp	w0, #0x1
  408500:	b.le	408530 <printf@plt+0x68d0>
  408504:	ldr	x0, [sp, #24]
  408508:	ldr	x0, [x0, #536]
  40850c:	bl	41464c <printf@plt+0x129ec>
  408510:	cmp	w0, #0x0
  408514:	cset	w0, ne  // ne = any
  408518:	and	w0, w0, #0xff
  40851c:	cmp	w0, #0x0
  408520:	b.eq	408530 <printf@plt+0x68d0>  // b.none
  408524:	ldr	x0, [sp, #24]
  408528:	ldr	x0, [x0, #536]
  40852c:	bl	414568 <printf@plt+0x12908>
  408530:	ldr	x0, [sp, #24]
  408534:	ldr	w0, [x0, #560]
  408538:	sub	w1, w0, #0x1
  40853c:	ldr	x0, [sp, #24]
  408540:	str	w1, [x0, #560]
  408544:	ldr	x0, [sp, #24]
  408548:	ldr	w0, [x0, #560]
  40854c:	cmp	w0, #0x0
  408550:	b.ne	40856c <printf@plt+0x690c>  // b.any
  408554:	ldr	x0, [sp, #24]
  408558:	ldr	x0, [x0, #536]
  40855c:	bl	414404 <printf@plt+0x127a4>
  408560:	ldr	x0, [sp, #24]
  408564:	mov	w1, #0x1                   	// #1
  408568:	str	w1, [x0, #516]
  40856c:	nop
  408570:	ldp	x29, x30, [sp], #32
  408574:	ret
  408578:	stp	x29, x30, [sp, #-32]!
  40857c:	mov	x29, sp
  408580:	str	x0, [sp, #24]
  408584:	ldr	x0, [sp, #24]
  408588:	ldr	x0, [x0, #536]
  40858c:	bl	414404 <printf@plt+0x127a4>
  408590:	nop
  408594:	ldp	x29, x30, [sp], #32
  408598:	ret
  40859c:	stp	x29, x30, [sp, #-48]!
  4085a0:	mov	x29, sp
  4085a4:	str	x19, [sp, #16]
  4085a8:	str	x0, [sp, #40]
  4085ac:	ldr	x0, [sp, #40]
  4085b0:	add	x0, x0, #0x50
  4085b4:	bl	4151e4 <printf@plt+0x13584>
  4085b8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4085bc:	add	x0, x0, #0x230
  4085c0:	str	wzr, [x0]
  4085c4:	ldr	x0, [sp, #40]
  4085c8:	add	x19, x0, #0x38
  4085cc:	mov	w3, #0x1                   	// #1
  4085d0:	mov	x2, #0x0                   	// #0
  4085d4:	mov	x1, #0x0                   	// #0
  4085d8:	mov	x0, #0x0                   	// #0
  4085dc:	bl	427674 <_ZdlPvm@@Base+0x2ef4>
  4085e0:	mov	x1, x0
  4085e4:	mov	x0, x19
  4085e8:	bl	402030 <printf@plt+0x3d0>
  4085ec:	ldr	x0, [sp, #40]
  4085f0:	add	x0, x0, #0x38
  4085f4:	bl	402160 <printf@plt+0x500>
  4085f8:	ldr	x0, [sp, #40]
  4085fc:	add	x19, x0, #0x50
  408600:	ldr	x0, [sp, #40]
  408604:	add	x0, x0, #0x38
  408608:	bl	401fa0 <printf@plt+0x340>
  40860c:	mov	x1, x0
  408610:	mov	x0, x19
  408614:	bl	415148 <printf@plt+0x134e8>
  408618:	nop
  40861c:	ldr	x19, [sp, #16]
  408620:	ldp	x29, x30, [sp], #48
  408624:	ret
  408628:	stp	x29, x30, [sp, #-144]!
  40862c:	mov	x29, sp
  408630:	str	x19, [sp, #16]
  408634:	str	x0, [sp, #40]
  408638:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40863c:	add	x0, x0, #0xf60
  408640:	ldr	w0, [x0]
  408644:	cmp	w0, #0x0
  408648:	b.eq	408840 <printf@plt+0x6be0>  // b.none
  40864c:	ldr	x0, [sp, #40]
  408650:	ldr	x0, [x0, #536]
  408654:	bl	414404 <printf@plt+0x127a4>
  408658:	ldr	x0, [sp, #40]
  40865c:	add	x0, x0, #0x50
  408660:	bl	4151e4 <printf@plt+0x13584>
  408664:	ldr	x0, [sp, #40]
  408668:	add	x19, x0, #0x50
  40866c:	ldr	x0, [sp, #40]
  408670:	add	x0, x0, #0x38
  408674:	bl	401fa0 <printf@plt+0x340>
  408678:	mov	x1, x0
  40867c:	mov	x0, x19
  408680:	bl	415148 <printf@plt+0x134e8>
  408684:	ldr	x0, [sp, #40]
  408688:	add	x19, x0, #0x38
  40868c:	mov	w3, #0x1                   	// #1
  408690:	mov	x2, #0x0                   	// #0
  408694:	mov	x1, #0x0                   	// #0
  408698:	mov	x0, #0x0                   	// #0
  40869c:	bl	427674 <_ZdlPvm@@Base+0x2ef4>
  4086a0:	mov	x1, x0
  4086a4:	mov	x0, x19
  4086a8:	bl	402030 <printf@plt+0x3d0>
  4086ac:	add	x2, sp, #0x30
  4086b0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4086b4:	add	x1, x0, #0xf50
  4086b8:	mov	x0, x2
  4086bc:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  4086c0:	add	x2, sp, #0x40
  4086c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4086c8:	add	x1, x0, #0x138
  4086cc:	mov	x0, x2
  4086d0:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  4086d4:	add	x1, sp, #0x40
  4086d8:	add	x0, sp, #0x30
  4086dc:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  4086e0:	add	x0, sp, #0x40
  4086e4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	ldr	w0, [x0, #416]
  4086f0:	add	x1, sp, #0x50
  4086f4:	mov	x8, x1
  4086f8:	bl	426934 <_ZdlPvm@@Base+0x21b4>
  4086fc:	add	x1, sp, #0x50
  408700:	add	x0, sp, #0x30
  408704:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  408708:	add	x0, sp, #0x50
  40870c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408710:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  408714:	add	x0, x0, #0x23c
  408718:	ldr	w0, [x0]
  40871c:	cmp	w0, #0x0
  408720:	b.ne	408750 <printf@plt+0x6af0>  // b.any
  408724:	add	x2, sp, #0x60
  408728:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40872c:	add	x1, x0, #0x140
  408730:	mov	x0, x2
  408734:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  408738:	add	x1, sp, #0x60
  40873c:	add	x0, sp, #0x30
  408740:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  408744:	add	x0, sp, #0x60
  408748:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40874c:	b	408778 <printf@plt+0x6b18>
  408750:	add	x2, sp, #0x70
  408754:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  408758:	add	x1, x0, #0x148
  40875c:	mov	x0, x2
  408760:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  408764:	add	x1, sp, #0x70
  408768:	add	x0, sp, #0x30
  40876c:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  408770:	add	x0, sp, #0x70
  408774:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408778:	add	x0, sp, #0x30
  40877c:	mov	w1, #0x0                   	// #0
  408780:	bl	410e54 <printf@plt+0xf1f4>
  408784:	ldr	x0, [sp, #40]
  408788:	add	x19, x0, #0x38
  40878c:	add	x1, sp, #0x30
  408790:	add	x0, sp, #0x80
  408794:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  408798:	add	x0, sp, #0x80
  40879c:	mov	x1, x0
  4087a0:	mov	x0, x19
  4087a4:	bl	402110 <printf@plt+0x4b0>
  4087a8:	add	x0, sp, #0x80
  4087ac:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4087b0:	ldr	x0, [sp, #40]
  4087b4:	add	x19, x0, #0x50
  4087b8:	ldr	x0, [sp, #40]
  4087bc:	add	x0, x0, #0x38
  4087c0:	bl	401fa0 <printf@plt+0x340>
  4087c4:	mov	x1, x0
  4087c8:	mov	x0, x19
  4087cc:	bl	415148 <printf@plt+0x134e8>
  4087d0:	add	x0, sp, #0x30
  4087d4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4087d8:	b	408840 <printf@plt+0x6be0>
  4087dc:	mov	x19, x0
  4087e0:	add	x0, sp, #0x40
  4087e4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4087e8:	b	408830 <printf@plt+0x6bd0>
  4087ec:	mov	x19, x0
  4087f0:	add	x0, sp, #0x50
  4087f4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4087f8:	b	408830 <printf@plt+0x6bd0>
  4087fc:	mov	x19, x0
  408800:	add	x0, sp, #0x60
  408804:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408808:	b	408830 <printf@plt+0x6bd0>
  40880c:	mov	x19, x0
  408810:	add	x0, sp, #0x70
  408814:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408818:	b	408830 <printf@plt+0x6bd0>
  40881c:	mov	x19, x0
  408820:	add	x0, sp, #0x80
  408824:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408828:	b	408830 <printf@plt+0x6bd0>
  40882c:	mov	x19, x0
  408830:	add	x0, sp, #0x30
  408834:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408838:	mov	x0, x19
  40883c:	bl	401be0 <_Unwind_Resume@plt>
  408840:	nop
  408844:	ldr	x19, [sp, #16]
  408848:	ldp	x29, x30, [sp], #144
  40884c:	ret
  408850:	stp	x29, x30, [sp, #-32]!
  408854:	mov	x29, sp
  408858:	str	x0, [sp, #24]
  40885c:	str	x1, [sp, #16]
  408860:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408864:	add	x0, x0, #0xf60
  408868:	ldr	w0, [x0]
  40886c:	cmp	w0, #0x0
  408870:	b.ne	4088d0 <printf@plt+0x6c70>  // b.any
  408874:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408878:	add	x0, x0, #0xf60
  40887c:	mov	w1, #0x1                   	// #1
  408880:	str	w1, [x0]
  408884:	ldr	x0, [sp, #16]
  408888:	cmp	x0, #0x0
  40888c:	b.eq	4088c0 <printf@plt+0x6c60>  // b.none
  408890:	ldr	x0, [sp, #16]
  408894:	ldrb	w0, [x0]
  408898:	cmp	w0, #0x0
  40889c:	b.eq	4088c0 <printf@plt+0x6c60>  // b.none
  4088a0:	ldr	x0, [sp, #16]
  4088a4:	ldrb	w0, [x0]
  4088a8:	cmp	w0, #0x20
  4088ac:	b.ne	4088c0 <printf@plt+0x6c60>  // b.any
  4088b0:	ldr	x0, [sp, #16]
  4088b4:	add	x0, x0, #0x1
  4088b8:	str	x0, [sp, #16]
  4088bc:	b	408884 <printf@plt+0x6c24>
  4088c0:	ldr	x1, [sp, #16]
  4088c4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4088c8:	add	x0, x0, #0xf50
  4088cc:	bl	425c20 <_ZdlPvm@@Base+0x14a0>
  4088d0:	nop
  4088d4:	ldp	x29, x30, [sp], #32
  4088d8:	ret
  4088dc:	stp	x29, x30, [sp, #-64]!
  4088e0:	mov	x29, sp
  4088e4:	str	x19, [sp, #16]
  4088e8:	str	x0, [sp, #40]
  4088ec:	str	x1, [sp, #32]
  4088f0:	add	x0, sp, #0x30
  4088f4:	ldr	x1, [sp, #32]
  4088f8:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  4088fc:	add	x0, sp, #0x30
  408900:	mov	x1, x0
  408904:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408908:	add	x0, x0, #0xf68
  40890c:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  408910:	add	x0, sp, #0x30
  408914:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408918:	mov	w1, #0xa                   	// #10
  40891c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408920:	add	x0, x0, #0xf68
  408924:	bl	410e54 <printf@plt+0xf1f4>
  408928:	b	408940 <printf@plt+0x6ce0>
  40892c:	mov	x19, x0
  408930:	add	x0, sp, #0x30
  408934:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  408938:	mov	x0, x19
  40893c:	bl	401be0 <_Unwind_Resume@plt>
  408940:	ldr	x19, [sp, #16]
  408944:	ldp	x29, x30, [sp], #64
  408948:	ret
  40894c:	stp	x29, x30, [sp, #-48]!
  408950:	mov	x29, sp
  408954:	str	x0, [sp, #24]
  408958:	str	wzr, [sp, #44]
  40895c:	ldr	x0, [sp, #24]
  408960:	ldr	x0, [x0, #536]
  408964:	bl	414568 <printf@plt+0x12908>
  408968:	ldr	x0, [sp, #24]
  40896c:	ldr	w0, [x0, #564]
  408970:	cmp	w0, #0x0
  408974:	b.le	4089a4 <printf@plt+0x6d44>
  408978:	ldr	x0, [sp, #24]
  40897c:	ldr	w0, [x0, #564]
  408980:	sub	w1, w0, #0x1
  408984:	ldr	x0, [sp, #24]
  408988:	str	w1, [x0, #564]
  40898c:	ldr	x0, [sp, #24]
  408990:	ldr	w0, [x0, #564]
  408994:	cmp	w0, #0x0
  408998:	b.le	4089a4 <printf@plt+0x6d44>
  40899c:	mov	w0, #0x1                   	// #1
  4089a0:	str	w0, [sp, #44]
  4089a4:	ldr	x0, [sp, #24]
  4089a8:	ldr	w0, [x0, #624]
  4089ac:	cmp	w0, #0x0
  4089b0:	b.ne	4089e0 <printf@plt+0x6d80>  // b.any
  4089b4:	ldr	x0, [sp, #24]
  4089b8:	ldr	w0, [x0, #632]
  4089bc:	cmp	w0, #0x0
  4089c0:	b.ne	4089e0 <printf@plt+0x6d80>  // b.any
  4089c4:	ldr	x0, [sp, #24]
  4089c8:	ldr	w0, [x0, #640]
  4089cc:	cmp	w0, #0x0
  4089d0:	b.ne	4089e0 <printf@plt+0x6d80>  // b.any
  4089d4:	ldr	w0, [sp, #44]
  4089d8:	cmp	w0, #0x0
  4089dc:	b.eq	408a7c <printf@plt+0x6e1c>  // b.none
  4089e0:	ldr	x0, [sp, #24]
  4089e4:	ldr	w0, [x0, #624]
  4089e8:	cmp	w0, #0x0
  4089ec:	b.eq	408a0c <printf@plt+0x6dac>  // b.none
  4089f0:	ldr	w0, [sp, #44]
  4089f4:	cmp	w0, #0x0
  4089f8:	b.ne	408a0c <printf@plt+0x6dac>  // b.any
  4089fc:	ldr	x0, [sp, #24]
  408a00:	ldr	w1, [x0, #628]
  408a04:	ldr	x0, [sp, #24]
  408a08:	str	w1, [x0, #588]
  408a0c:	ldr	x0, [sp, #24]
  408a10:	ldr	w0, [x0, #632]
  408a14:	cmp	w0, #0x0
  408a18:	b.ne	408a2c <printf@plt+0x6dcc>  // b.any
  408a1c:	ldr	x0, [sp, #24]
  408a20:	ldr	w1, [x0, #584]
  408a24:	ldr	x0, [sp, #24]
  408a28:	str	w1, [x0, #636]
  408a2c:	ldr	x0, [sp, #24]
  408a30:	ldr	w0, [x0, #640]
  408a34:	cmp	w0, #0x0
  408a38:	b.ne	408a4c <printf@plt+0x6dec>  // b.any
  408a3c:	ldr	x0, [sp, #24]
  408a40:	ldr	w1, [x0, #580]
  408a44:	ldr	x0, [sp, #24]
  408a48:	str	w1, [x0, #644]
  408a4c:	ldr	x0, [sp, #24]
  408a50:	bl	407d68 <printf@plt+0x6108>
  408a54:	mov	w4, w0
  408a58:	ldr	x0, [sp, #24]
  408a5c:	ldr	w1, [x0, #636]
  408a60:	ldr	x0, [sp, #24]
  408a64:	ldr	w0, [x0, #644]
  408a68:	mov	w3, w0
  408a6c:	mov	w2, w1
  408a70:	mov	w1, w4
  408a74:	ldr	x0, [sp, #24]
  408a78:	bl	407e6c <printf@plt+0x620c>
  408a7c:	ldr	x0, [sp, #24]
  408a80:	ldr	w1, [sp, #44]
  408a84:	str	w1, [x0, #624]
  408a88:	ldr	x0, [sp, #24]
  408a8c:	str	wzr, [x0, #640]
  408a90:	ldr	x0, [sp, #24]
  408a94:	str	wzr, [x0, #632]
  408a98:	ldr	x0, [sp, #24]
  408a9c:	bl	408224 <printf@plt+0x65c4>
  408aa0:	ldr	x0, [sp, #24]
  408aa4:	bl	407d68 <printf@plt+0x6108>
  408aa8:	mov	w1, w0
  408aac:	ldr	x0, [sp, #24]
  408ab0:	ldr	w0, [x0, #584]
  408ab4:	add	w1, w1, w0
  408ab8:	ldr	x0, [sp, #24]
  408abc:	str	w1, [x0, #336]
  408ac0:	ldr	x0, [sp, #24]
  408ac4:	mov	w1, #0x1                   	// #1
  408ac8:	str	w1, [x0, #516]
  408acc:	nop
  408ad0:	ldp	x29, x30, [sp], #48
  408ad4:	ret
  408ad8:	stp	x29, x30, [sp, #-48]!
  408adc:	mov	x29, sp
  408ae0:	str	x0, [sp, #24]
  408ae4:	str	x1, [sp, #16]
  408ae8:	ldr	x0, [sp, #16]
  408aec:	bl	4019b0 <atoi@plt>
  408af0:	str	w0, [sp, #44]
  408af4:	ldr	x0, [sp, #16]
  408af8:	bl	4019b0 <atoi@plt>
  408afc:	mov	w1, w0
  408b00:	ldr	x0, [sp, #24]
  408b04:	str	w1, [x0, #656]
  408b08:	ldr	x0, [sp, #24]
  408b0c:	add	x2, x0, #0x2a0
  408b10:	ldr	x0, [sp, #24]
  408b14:	ldr	w0, [x0, #656]
  408b18:	mov	w1, w0
  408b1c:	mov	x0, x2
  408b20:	bl	405ef4 <printf@plt+0x4294>
  408b24:	ldr	w0, [sp, #44]
  408b28:	cmp	w0, #0x0
  408b2c:	b.le	408b4c <printf@plt+0x6eec>
  408b30:	ldr	x0, [sp, #24]
  408b34:	ldr	x0, [x0, #536]
  408b38:	bl	4144cc <printf@plt+0x1286c>
  408b3c:	ldr	w0, [sp, #44]
  408b40:	sub	w0, w0, #0x1
  408b44:	str	w0, [sp, #44]
  408b48:	b	408b24 <printf@plt+0x6ec4>
  408b4c:	ldr	x0, [sp, #24]
  408b50:	mov	w1, #0x1                   	// #1
  408b54:	str	w1, [x0, #516]
  408b58:	nop
  408b5c:	ldp	x29, x30, [sp], #48
  408b60:	ret
  408b64:	stp	x29, x30, [sp, #-48]!
  408b68:	mov	x29, sp
  408b6c:	str	x0, [sp, #24]
  408b70:	str	x1, [sp, #16]
  408b74:	ldr	x0, [sp, #16]
  408b78:	bl	403744 <printf@plt+0x1ae4>
  408b7c:	str	x0, [sp, #40]
  408b80:	ldr	x0, [sp, #40]
  408b84:	cmp	x0, #0x0
  408b88:	b.eq	408c30 <printf@plt+0x6fd0>  // b.none
  408b8c:	ldr	x0, [sp, #24]
  408b90:	str	wzr, [x0, #664]
  408b94:	ldr	x0, [sp, #24]
  408b98:	ldr	x0, [x0, #536]
  408b9c:	bl	413fdc <printf@plt+0x1237c>
  408ba0:	ldr	x0, [sp, #24]
  408ba4:	ldr	x0, [x0, #536]
  408ba8:	bl	414404 <printf@plt+0x127a4>
  408bac:	ldr	x0, [sp, #24]
  408bb0:	ldr	x0, [x0, #536]
  408bb4:	bl	4144b0 <printf@plt+0x12850>
  408bb8:	ldr	x0, [sp, #24]
  408bbc:	ldr	w0, [x0, #576]
  408bc0:	mov	w1, w0
  408bc4:	ldr	x0, [sp, #40]
  408bc8:	bl	41167c <printf@plt+0xfa1c>
  408bcc:	ldr	x0, [sp, #24]
  408bd0:	ldr	w0, [x0, #584]
  408bd4:	mov	w1, w0
  408bd8:	ldr	x0, [sp, #40]
  408bdc:	bl	4117c0 <printf@plt+0xfb60>
  408be0:	mov	w1, #0x0                   	// #0
  408be4:	ldr	x0, [sp, #40]
  408be8:	bl	411828 <printf@plt+0xfbc8>
  408bec:	ldr	x0, [sp, #24]
  408bf0:	ldr	x0, [x0, #536]
  408bf4:	bl	4146ac <printf@plt+0x12a4c>
  408bf8:	cmp	w0, #0x0
  408bfc:	b.ne	408c10 <printf@plt+0x6fb0>  // b.any
  408c00:	ldr	x0, [sp, #24]
  408c04:	ldr	w0, [x0, #656]
  408c08:	cmp	w0, #0x0
  408c0c:	b.eq	408c18 <printf@plt+0x6fb8>  // b.none
  408c10:	mov	w0, #0x1                   	// #1
  408c14:	b	408c1c <printf@plt+0x6fbc>
  408c18:	mov	w0, #0x0                   	// #0
  408c1c:	mov	w1, w0
  408c20:	ldr	x0, [sp, #24]
  408c24:	str	w1, [x0, #668]
  408c28:	ldr	x0, [sp, #24]
  408c2c:	str	wzr, [x0, #656]
  408c30:	ldr	x0, [sp, #24]
  408c34:	ldr	x1, [sp, #40]
  408c38:	str	x1, [x0, #552]
  408c3c:	nop
  408c40:	ldp	x29, x30, [sp], #48
  408c44:	ret
  408c48:	stp	x29, x30, [sp, #-32]!
  408c4c:	mov	x29, sp
  408c50:	str	x0, [sp, #24]
  408c54:	ldr	x0, [sp, #24]
  408c58:	ldr	x0, [x0, #552]
  408c5c:	cmp	x0, #0x0
  408c60:	b.eq	408c88 <printf@plt+0x7028>  // b.none
  408c64:	ldr	x0, [sp, #24]
  408c68:	ldr	x0, [x0, #536]
  408c6c:	bl	414404 <printf@plt+0x127a4>
  408c70:	ldr	x0, [sp, #24]
  408c74:	ldr	x0, [x0, #536]
  408c78:	bl	4144b0 <printf@plt+0x12850>
  408c7c:	ldr	x0, [sp, #24]
  408c80:	ldr	x0, [x0, #552]
  408c84:	bl	4121dc <printf@plt+0x1057c>
  408c88:	ldr	x0, [sp, #24]
  408c8c:	str	xzr, [x0, #552]
  408c90:	ldr	x0, [sp, #24]
  408c94:	bl	4062d8 <printf@plt+0x4678>
  408c98:	nop
  408c9c:	ldp	x29, x30, [sp], #32
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-64]!
  408ca8:	mov	x29, sp
  408cac:	stp	x19, x20, [sp, #16]
  408cb0:	str	x0, [sp, #40]
  408cb4:	str	x1, [sp, #32]
  408cb8:	ldr	x0, [sp, #40]
  408cbc:	ldr	x0, [x0, #552]
  408cc0:	cmp	x0, #0x0
  408cc4:	b.eq	408d5c <printf@plt+0x70fc>  // b.none
  408cc8:	ldr	x0, [sp, #32]
  408ccc:	ldrb	w0, [x0]
  408cd0:	bl	4018e0 <isspace@plt>
  408cd4:	cmp	w0, #0x0
  408cd8:	b.eq	408cec <printf@plt+0x708c>  // b.none
  408cdc:	ldr	x0, [sp, #32]
  408ce0:	add	x0, x0, #0x1
  408ce4:	str	x0, [sp, #32]
  408ce8:	b	408cc8 <printf@plt+0x7068>
  408cec:	ldr	x0, [sp, #32]
  408cf0:	add	x0, x0, #0x1
  408cf4:	str	x0, [sp, #32]
  408cf8:	ldr	x0, [sp, #40]
  408cfc:	ldr	x20, [x0, #552]
  408d00:	ldr	x0, [sp, #32]
  408d04:	bl	4019b0 <atoi@plt>
  408d08:	mov	w1, w0
  408d0c:	ldr	x0, [sp, #40]
  408d10:	ldr	w0, [x0, #584]
  408d14:	add	w19, w1, w0
  408d18:	ldr	x0, [sp, #40]
  408d1c:	bl	407d68 <printf@plt+0x6108>
  408d20:	add	w0, w19, w0
  408d24:	mov	w1, w0
  408d28:	mov	x0, x20
  408d2c:	bl	412620 <printf@plt+0x109c0>
  408d30:	str	w0, [sp, #60]
  408d34:	ldr	w0, [sp, #60]
  408d38:	cmp	w0, #0x0
  408d3c:	b.le	408d5c <printf@plt+0x70fc>
  408d40:	ldr	x0, [sp, #40]
  408d44:	ldr	x0, [x0, #536]
  408d48:	bl	414404 <printf@plt+0x127a4>
  408d4c:	ldr	x0, [sp, #40]
  408d50:	ldr	x0, [x0, #552]
  408d54:	ldr	w1, [sp, #60]
  408d58:	bl	411d54 <printf@plt+0x100f4>
  408d5c:	nop
  408d60:	ldp	x19, x20, [sp, #16]
  408d64:	ldp	x29, x30, [sp], #64
  408d68:	ret
  408d6c:	stp	x29, x30, [sp, #-64]!
  408d70:	mov	x29, sp
  408d74:	stp	x19, x20, [sp, #16]
  408d78:	str	x0, [sp, #40]
  408d7c:	ldr	x0, [sp, #40]
  408d80:	ldr	x0, [x0, #552]
  408d84:	cmp	x0, #0x0
  408d88:	b.eq	408de0 <printf@plt+0x7180>  // b.none
  408d8c:	ldr	x0, [sp, #40]
  408d90:	ldr	x20, [x0, #552]
  408d94:	ldr	x0, [sp, #40]
  408d98:	ldr	w19, [x0, #584]
  408d9c:	ldr	x0, [sp, #40]
  408da0:	bl	407d68 <printf@plt+0x6108>
  408da4:	add	w0, w19, w0
  408da8:	mov	w1, w0
  408dac:	mov	x0, x20
  408db0:	bl	412620 <printf@plt+0x109c0>
  408db4:	str	w0, [sp, #60]
  408db8:	ldr	w0, [sp, #60]
  408dbc:	cmp	w0, #0x0
  408dc0:	b.le	408de0 <printf@plt+0x7180>
  408dc4:	ldr	x0, [sp, #40]
  408dc8:	ldr	x0, [x0, #536]
  408dcc:	bl	414404 <printf@plt+0x127a4>
  408dd0:	ldr	x0, [sp, #40]
  408dd4:	ldr	x0, [x0, #552]
  408dd8:	ldr	w1, [sp, #60]
  408ddc:	bl	411d54 <printf@plt+0x100f4>
  408de0:	nop
  408de4:	ldp	x19, x20, [sp, #16]
  408de8:	ldp	x29, x30, [sp], #64
  408dec:	ret
  408df0:	stp	x29, x30, [sp, #-32]!
  408df4:	mov	x29, sp
  408df8:	str	x0, [sp, #24]
  408dfc:	str	x1, [sp, #16]
  408e00:	ldr	x0, [sp, #24]
  408e04:	ldr	x0, [x0, #552]
  408e08:	cmp	x0, #0x0
  408e0c:	b.eq	408e9c <printf@plt+0x723c>  // b.none
  408e10:	ldr	x0, [sp, #16]
  408e14:	bl	4019b0 <atoi@plt>
  408e18:	mov	w1, w0
  408e1c:	ldr	x0, [sp, #24]
  408e20:	ldr	w0, [x0, #664]
  408e24:	cmp	w1, w0
  408e28:	b.ge	408e3c <printf@plt+0x71dc>  // b.tcont
  408e2c:	ldr	x0, [sp, #24]
  408e30:	ldr	w1, [x0, #656]
  408e34:	ldr	x0, [sp, #24]
  408e38:	str	w1, [x0, #668]
  408e3c:	ldr	x0, [sp, #16]
  408e40:	bl	4019b0 <atoi@plt>
  408e44:	mov	w1, w0
  408e48:	ldr	x0, [sp, #24]
  408e4c:	str	w1, [x0, #664]
  408e50:	ldr	x0, [sp, #24]
  408e54:	ldr	x0, [x0, #536]
  408e58:	bl	414404 <printf@plt+0x127a4>
  408e5c:	ldr	x0, [sp, #24]
  408e60:	ldr	x2, [x0, #552]
  408e64:	ldr	x0, [sp, #24]
  408e68:	ldr	w0, [x0, #664]
  408e6c:	mov	w1, w0
  408e70:	mov	x0, x2
  408e74:	bl	411d54 <printf@plt+0x100f4>
  408e78:	ldr	x0, [sp, #24]
  408e7c:	ldr	x3, [x0, #536]
  408e80:	ldr	x0, [sp, #24]
  408e84:	ldr	w0, [x0, #668]
  408e88:	mov	w2, w0
  408e8c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  408e90:	add	x1, x0, #0xbe0
  408e94:	mov	x0, x3
  408e98:	bl	414330 <printf@plt+0x126d0>
  408e9c:	nop
  408ea0:	ldp	x29, x30, [sp], #32
  408ea4:	ret
  408ea8:	stp	x29, x30, [sp, #-160]!
  408eac:	mov	x29, sp
  408eb0:	str	x0, [sp, #24]
  408eb4:	str	x1, [sp, #16]
  408eb8:	ldr	x0, [sp, #16]
  408ebc:	ldr	x0, [x0, #64]
  408ec0:	add	x0, x0, #0x7
  408ec4:	str	x0, [sp, #152]
  408ec8:	ldr	x0, [sp, #16]
  408ecc:	ldr	x3, [x0, #64]
  408ed0:	mov	x2, #0x9                   	// #9
  408ed4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  408ed8:	add	x1, x0, #0x150
  408edc:	mov	x0, x3
  408ee0:	bl	401a10 <strncmp@plt>
  408ee4:	cmp	w0, #0x0
  408ee8:	b.ne	408efc <printf@plt+0x729c>  // b.any
  408eec:	ldr	x1, [sp, #16]
  408ef0:	ldr	x0, [sp, #24]
  408ef4:	bl	40bc28 <printf@plt+0x9fc8>
  408ef8:	b	409558 <printf@plt+0x78f8>
  408efc:	ldr	x0, [sp, #16]
  408f00:	ldr	x3, [x0, #64]
  408f04:	mov	x2, #0x9                   	// #9
  408f08:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  408f0c:	add	x1, x0, #0x160
  408f10:	mov	x0, x3
  408f14:	bl	401a10 <strncmp@plt>
  408f18:	cmp	w0, #0x0
  408f1c:	b.ne	408f74 <printf@plt+0x7314>  // b.any
  408f20:	ldr	x0, [sp, #24]
  408f24:	ldr	x0, [x0, #536]
  408f28:	bl	41464c <printf@plt+0x129ec>
  408f2c:	cmp	w0, #0x0
  408f30:	cset	w0, ne  // ne = any
  408f34:	and	w0, w0, #0xff
  408f38:	cmp	w0, #0x0
  408f3c:	b.eq	408f64 <printf@plt+0x7304>  // b.none
  408f40:	ldr	x0, [sp, #24]
  408f44:	add	x2, x0, #0x50
  408f48:	ldr	x0, [sp, #16]
  408f4c:	ldr	x0, [x0, #64]
  408f50:	add	x0, x0, #0x9
  408f54:	mov	x1, x0
  408f58:	mov	x0, x2
  408f5c:	bl	4157c4 <printf@plt+0x13b64>
  408f60:	b	409558 <printf@plt+0x78f8>
  408f64:	ldr	x1, [sp, #16]
  408f68:	ldr	x0, [sp, #24]
  408f6c:	bl	40bc28 <printf@plt+0x9fc8>
  408f70:	b	409558 <printf@plt+0x78f8>
  408f74:	ldr	x0, [sp, #16]
  408f78:	ldr	x3, [x0, #64]
  408f7c:	mov	x2, #0x9                   	// #9
  408f80:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  408f84:	add	x1, x0, #0x170
  408f88:	mov	x0, x3
  408f8c:	bl	401a10 <strncmp@plt>
  408f90:	cmp	w0, #0x0
  408f94:	b.ne	408fa8 <printf@plt+0x7348>  // b.any
  408f98:	ldr	x1, [sp, #16]
  408f9c:	ldr	x0, [sp, #24]
  408fa0:	bl	409564 <printf@plt+0x7904>
  408fa4:	b	409558 <printf@plt+0x78f8>
  408fa8:	ldr	x0, [sp, #16]
  408fac:	bl	402e44 <printf@plt+0x11e4>
  408fb0:	cmp	w0, #0x0
  408fb4:	cset	w0, ne  // ne = any
  408fb8:	and	w0, w0, #0xff
  408fbc:	cmp	w0, #0x0
  408fc0:	b.eq	408fd0 <printf@plt+0x7370>  // b.none
  408fc4:	ldr	x0, [sp, #24]
  408fc8:	bl	4081a4 <printf@plt+0x6544>
  408fcc:	b	409558 <printf@plt+0x78f8>
  408fd0:	ldr	x0, [sp, #16]
  408fd4:	bl	402e94 <printf@plt+0x1234>
  408fd8:	cmp	w0, #0x0
  408fdc:	cset	w0, ne  // ne = any
  408fe0:	and	w0, w0, #0xff
  408fe4:	cmp	w0, #0x0
  408fe8:	b.eq	408ff8 <printf@plt+0x7398>  // b.none
  408fec:	ldr	x0, [sp, #24]
  408ff0:	bl	4084d8 <printf@plt+0x6878>
  408ff4:	b	409558 <printf@plt+0x78f8>
  408ff8:	mov	x2, #0x3                   	// #3
  408ffc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409000:	add	x1, x0, #0x180
  409004:	ldr	x0, [sp, #152]
  409008:	bl	401a10 <strncmp@plt>
  40900c:	cmp	w0, #0x0
  409010:	b.ne	409030 <printf@plt+0x73d0>  // b.any
  409014:	ldr	x0, [sp, #152]
  409018:	add	x0, x0, #0x3
  40901c:	str	x0, [sp, #32]
  409020:	ldr	x1, [sp, #32]
  409024:	ldr	x0, [sp, #24]
  409028:	bl	408ad8 <printf@plt+0x6e78>
  40902c:	b	409558 <printf@plt+0x78f8>
  409030:	mov	x2, #0x3                   	// #3
  409034:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409038:	add	x1, x0, #0x188
  40903c:	ldr	x0, [sp, #152]
  409040:	bl	401a10 <strncmp@plt>
  409044:	cmp	w0, #0x0
  409048:	b.ne	409074 <printf@plt+0x7414>  // b.any
  40904c:	ldr	x0, [sp, #24]
  409050:	mov	w1, #0x1                   	// #1
  409054:	str	w1, [x0, #660]
  409058:	ldr	x0, [sp, #24]
  40905c:	add	x0, x0, #0x2a0
  409060:	mov	w1, #0x1                   	// #1
  409064:	bl	405fcc <printf@plt+0x436c>
  409068:	ldr	x0, [sp, #24]
  40906c:	bl	40894c <printf@plt+0x6cec>
  409070:	b	409558 <printf@plt+0x78f8>
  409074:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409078:	add	x1, x0, #0x190
  40907c:	ldr	x0, [sp, #152]
  409080:	bl	401b10 <strcmp@plt>
  409084:	cmp	w0, #0x0
  409088:	b.ne	409098 <printf@plt+0x7438>  // b.any
  40908c:	ldr	x0, [sp, #24]
  409090:	bl	406760 <printf@plt+0x4b00>
  409094:	b	409558 <printf@plt+0x78f8>
  409098:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40909c:	add	x1, x0, #0x1a0
  4090a0:	ldr	x0, [sp, #152]
  4090a4:	bl	401b10 <strcmp@plt>
  4090a8:	cmp	w0, #0x0
  4090ac:	b.ne	4090bc <printf@plt+0x745c>  // b.any
  4090b0:	ldr	x0, [sp, #24]
  4090b4:	bl	40677c <printf@plt+0x4b1c>
  4090b8:	b	409558 <printf@plt+0x78f8>
  4090bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4090c0:	add	x1, x0, #0x1b0
  4090c4:	ldr	x0, [sp, #152]
  4090c8:	bl	401b10 <strcmp@plt>
  4090cc:	cmp	w0, #0x0
  4090d0:	b.ne	4090e0 <printf@plt+0x7480>  // b.any
  4090d4:	ldr	x0, [sp, #24]
  4090d8:	bl	40679c <printf@plt+0x4b3c>
  4090dc:	b	409558 <printf@plt+0x78f8>
  4090e0:	mov	x2, #0xb                   	// #11
  4090e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4090e8:	add	x1, x0, #0x1c0
  4090ec:	ldr	x0, [sp, #152]
  4090f0:	bl	401a10 <strncmp@plt>
  4090f4:	cmp	w0, #0x0
  4090f8:	b.ne	40911c <printf@plt+0x74bc>  // b.any
  4090fc:	ldr	x0, [sp, #152]
  409100:	add	x0, x0, #0xb
  409104:	str	x0, [sp, #40]
  409108:	ldr	x2, [sp, #40]
  40910c:	ldr	x1, [sp, #16]
  409110:	ldr	x0, [sp, #24]
  409114:	bl	406a00 <printf@plt+0x4da0>
  409118:	b	409558 <printf@plt+0x78f8>
  40911c:	mov	x2, #0x3                   	// #3
  409120:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409124:	add	x1, x0, #0x1d0
  409128:	ldr	x0, [sp, #152]
  40912c:	bl	401a10 <strncmp@plt>
  409130:	cmp	w0, #0x0
  409134:	b.ne	409160 <printf@plt+0x7500>  // b.any
  409138:	ldr	x0, [sp, #152]
  40913c:	add	x0, x0, #0x3
  409140:	str	x0, [sp, #48]
  409144:	ldr	x0, [sp, #24]
  409148:	mov	w1, #0x1                   	// #1
  40914c:	str	w1, [x0, #516]
  409150:	ldr	x1, [sp, #48]
  409154:	ldr	x0, [sp, #24]
  409158:	bl	406724 <printf@plt+0x4ac4>
  40915c:	b	409558 <printf@plt+0x78f8>
  409160:	ldr	x0, [sp, #16]
  409164:	bl	402ee4 <printf@plt+0x1284>
  409168:	cmp	w0, #0x0
  40916c:	cset	w0, ne  // ne = any
  409170:	and	w0, w0, #0xff
  409174:	cmp	w0, #0x0
  409178:	b.eq	4091a0 <printf@plt+0x7540>  // b.none
  40917c:	ldr	x0, [sp, #24]
  409180:	mov	w1, #0x1                   	// #1
  409184:	str	w1, [x0, #516]
  409188:	ldr	x0, [sp, #24]
  40918c:	mov	w1, #0x1                   	// #1
  409190:	str	w1, [x0, #392]
  409194:	ldr	x0, [sp, #24]
  409198:	bl	406b18 <printf@plt+0x4eb8>
  40919c:	b	409558 <printf@plt+0x78f8>
  4091a0:	mov	x2, #0x8                   	// #8
  4091a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4091a8:	add	x1, x0, #0x1d8
  4091ac:	ldr	x0, [sp, #152]
  4091b0:	bl	401a10 <strncmp@plt>
  4091b4:	cmp	w0, #0x0
  4091b8:	b.ne	4091dc <printf@plt+0x757c>  // b.any
  4091bc:	ldr	x0, [sp, #24]
  4091c0:	mov	w1, #0x1                   	// #1
  4091c4:	str	w1, [x0, #516]
  4091c8:	ldr	x0, [sp, #24]
  4091cc:	str	wzr, [x0, #392]
  4091d0:	ldr	x0, [sp, #24]
  4091d4:	bl	406b18 <printf@plt+0x4eb8>
  4091d8:	b	409558 <printf@plt+0x78f8>
  4091dc:	mov	x2, #0x3                   	// #3
  4091e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4091e4:	add	x1, x0, #0x1e8
  4091e8:	ldr	x0, [sp, #152]
  4091ec:	bl	401a10 <strncmp@plt>
  4091f0:	cmp	w0, #0x0
  4091f4:	b.ne	409214 <printf@plt+0x75b4>  // b.any
  4091f8:	ldr	x0, [sp, #152]
  4091fc:	add	x0, x0, #0x3
  409200:	str	x0, [sp, #56]
  409204:	ldr	x1, [sp, #56]
  409208:	ldr	x0, [sp, #24]
  40920c:	bl	408100 <printf@plt+0x64a0>
  409210:	b	409558 <printf@plt+0x78f8>
  409214:	mov	x2, #0x3                   	// #3
  409218:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40921c:	add	x1, x0, #0x1f0
  409220:	ldr	x0, [sp, #152]
  409224:	bl	401a10 <strncmp@plt>
  409228:	cmp	w0, #0x0
  40922c:	b.eq	40924c <printf@plt+0x75ec>  // b.none
  409230:	mov	x2, #0x3                   	// #3
  409234:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409238:	add	x1, x0, #0x1f8
  40923c:	ldr	x0, [sp, #152]
  409240:	bl	401a10 <strncmp@plt>
  409244:	cmp	w0, #0x0
  409248:	b.ne	40926c <printf@plt+0x760c>  // b.any
  40924c:	ldr	x0, [sp, #152]
  409250:	add	x0, x0, #0x3
  409254:	str	x0, [sp, #64]
  409258:	ldr	x1, [sp, #64]
  40925c:	ldr	x0, [sp, #24]
  409260:	bl	407828 <printf@plt+0x5bc8>
  409264:	nop
  409268:	b	409558 <printf@plt+0x78f8>
  40926c:	mov	x2, #0x3                   	// #3
  409270:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409274:	add	x1, x0, #0x200
  409278:	ldr	x0, [sp, #152]
  40927c:	bl	401a10 <strncmp@plt>
  409280:	cmp	w0, #0x0
  409284:	b.ne	4092a4 <printf@plt+0x7644>  // b.any
  409288:	ldr	x0, [sp, #152]
  40928c:	add	x0, x0, #0x3
  409290:	str	x0, [sp, #72]
  409294:	ldr	x1, [sp, #72]
  409298:	ldr	x0, [sp, #24]
  40929c:	bl	407ccc <printf@plt+0x606c>
  4092a0:	b	409558 <printf@plt+0x78f8>
  4092a4:	mov	x2, #0x3                   	// #3
  4092a8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4092ac:	add	x1, x0, #0x208
  4092b0:	ldr	x0, [sp, #152]
  4092b4:	bl	401a10 <strncmp@plt>
  4092b8:	cmp	w0, #0x0
  4092bc:	b.ne	4092dc <printf@plt+0x767c>  // b.any
  4092c0:	ldr	x0, [sp, #152]
  4092c4:	add	x0, x0, #0x3
  4092c8:	str	x0, [sp, #80]
  4092cc:	ldr	x1, [sp, #80]
  4092d0:	ldr	x0, [sp, #24]
  4092d4:	bl	407d2c <printf@plt+0x60cc>
  4092d8:	b	409558 <printf@plt+0x78f8>
  4092dc:	mov	x2, #0x3                   	// #3
  4092e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4092e4:	add	x1, x0, #0x210
  4092e8:	ldr	x0, [sp, #152]
  4092ec:	bl	401a10 <strncmp@plt>
  4092f0:	cmp	w0, #0x0
  4092f4:	b.ne	409314 <printf@plt+0x76b4>  // b.any
  4092f8:	ldr	x0, [sp, #152]
  4092fc:	add	x0, x0, #0x3
  409300:	str	x0, [sp, #88]
  409304:	ldr	x1, [sp, #88]
  409308:	ldr	x0, [sp, #24]
  40930c:	bl	407d9c <printf@plt+0x613c>
  409310:	b	409558 <printf@plt+0x78f8>
  409314:	mov	x2, #0x3                   	// #3
  409318:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40931c:	add	x1, x0, #0x218
  409320:	ldr	x0, [sp, #152]
  409324:	bl	401a10 <strncmp@plt>
  409328:	cmp	w0, #0x0
  40932c:	b.ne	40934c <printf@plt+0x76ec>  // b.any
  409330:	ldr	x0, [sp, #152]
  409334:	add	x0, x0, #0x3
  409338:	str	x0, [sp, #96]
  40933c:	ldr	x1, [sp, #96]
  409340:	ldr	x0, [sp, #24]
  409344:	bl	407dd8 <printf@plt+0x6178>
  409348:	b	409558 <printf@plt+0x78f8>
  40934c:	mov	x2, #0x3                   	// #3
  409350:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409354:	add	x1, x0, #0x220
  409358:	ldr	x0, [sp, #152]
  40935c:	bl	401a10 <strncmp@plt>
  409360:	cmp	w0, #0x0
  409364:	b.ne	409384 <printf@plt+0x7724>  // b.any
  409368:	ldr	x0, [sp, #152]
  40936c:	add	x0, x0, #0x3
  409370:	str	x0, [sp, #104]
  409374:	ldr	x1, [sp, #104]
  409378:	ldr	x0, [sp, #24]
  40937c:	bl	407f88 <printf@plt+0x6328>
  409380:	b	409558 <printf@plt+0x78f8>
  409384:	mov	x2, #0x3                   	// #3
  409388:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40938c:	add	x1, x0, #0x228
  409390:	ldr	x0, [sp, #152]
  409394:	bl	401a10 <strncmp@plt>
  409398:	cmp	w0, #0x0
  40939c:	b.ne	4093bc <printf@plt+0x775c>  // b.any
  4093a0:	ldr	x0, [sp, #152]
  4093a4:	add	x0, x0, #0x3
  4093a8:	str	x0, [sp, #112]
  4093ac:	ldr	x1, [sp, #112]
  4093b0:	ldr	x0, [sp, #24]
  4093b4:	bl	407fb8 <printf@plt+0x6358>
  4093b8:	b	409558 <printf@plt+0x78f8>
  4093bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4093c0:	add	x1, x0, #0x230
  4093c4:	ldr	x0, [sp, #152]
  4093c8:	bl	401b10 <strcmp@plt>
  4093cc:	cmp	w0, #0x0
  4093d0:	b.ne	4093e0 <printf@plt+0x7780>  // b.any
  4093d4:	ldr	x0, [sp, #24]
  4093d8:	bl	40859c <printf@plt+0x693c>
  4093dc:	b	409558 <printf@plt+0x78f8>
  4093e0:	mov	x2, #0x9                   	// #9
  4093e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4093e8:	add	x1, x0, #0x238
  4093ec:	ldr	x0, [sp, #152]
  4093f0:	bl	401a10 <strncmp@plt>
  4093f4:	cmp	w0, #0x0
  4093f8:	b.ne	409418 <printf@plt+0x77b8>  // b.any
  4093fc:	ldr	x0, [sp, #152]
  409400:	add	x0, x0, #0x9
  409404:	str	x0, [sp, #120]
  409408:	ldr	x1, [sp, #120]
  40940c:	ldr	x0, [sp, #24]
  409410:	bl	408850 <printf@plt+0x6bf0>
  409414:	b	409558 <printf@plt+0x78f8>
  409418:	mov	x2, #0x5                   	// #5
  40941c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409420:	add	x1, x0, #0x248
  409424:	ldr	x0, [sp, #152]
  409428:	bl	401a10 <strncmp@plt>
  40942c:	cmp	w0, #0x0
  409430:	b.ne	409450 <printf@plt+0x77f0>  // b.any
  409434:	ldr	x0, [sp, #152]
  409438:	add	x0, x0, #0x5
  40943c:	str	x0, [sp, #128]
  409440:	ldr	x1, [sp, #128]
  409444:	ldr	x0, [sp, #24]
  409448:	bl	4088dc <printf@plt+0x6c7c>
  40944c:	b	409558 <printf@plt+0x78f8>
  409450:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409454:	add	x1, x0, #0x250
  409458:	ldr	x0, [sp, #152]
  40945c:	bl	401b10 <strcmp@plt>
  409460:	cmp	w0, #0x0
  409464:	b.ne	409478 <printf@plt+0x7818>  // b.any
  409468:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40946c:	add	x0, x0, #0x234
  409470:	str	wzr, [x0]
  409474:	b	409558 <printf@plt+0x78f8>
  409478:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40947c:	add	x1, x0, #0x260
  409480:	ldr	x0, [sp, #152]
  409484:	bl	401b10 <strcmp@plt>
  409488:	cmp	w0, #0x0
  40948c:	b.ne	4094a0 <printf@plt+0x7840>  // b.any
  409490:	ldr	x1, [sp, #16]
  409494:	ldr	x0, [sp, #24]
  409498:	bl	408b64 <printf@plt+0x6f04>
  40949c:	b	409558 <printf@plt+0x78f8>
  4094a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4094a4:	add	x1, x0, #0x268
  4094a8:	ldr	x0, [sp, #152]
  4094ac:	bl	401b10 <strcmp@plt>
  4094b0:	cmp	w0, #0x0
  4094b4:	b.ne	4094c4 <printf@plt+0x7864>  // b.any
  4094b8:	ldr	x0, [sp, #24]
  4094bc:	bl	408c48 <printf@plt+0x6fe8>
  4094c0:	b	409558 <printf@plt+0x78f8>
  4094c4:	mov	x2, #0x5                   	// #5
  4094c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4094cc:	add	x1, x0, #0x270
  4094d0:	ldr	x0, [sp, #152]
  4094d4:	bl	401a10 <strncmp@plt>
  4094d8:	cmp	w0, #0x0
  4094dc:	b.ne	4094fc <printf@plt+0x789c>  // b.any
  4094e0:	ldr	x0, [sp, #152]
  4094e4:	add	x0, x0, #0x4
  4094e8:	str	x0, [sp, #136]
  4094ec:	ldr	x1, [sp, #136]
  4094f0:	ldr	x0, [sp, #24]
  4094f4:	bl	408df0 <printf@plt+0x7190>
  4094f8:	b	409558 <printf@plt+0x78f8>
  4094fc:	mov	x2, #0x4                   	// #4
  409500:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  409504:	add	x1, x0, #0x278
  409508:	ldr	x0, [sp, #152]
  40950c:	bl	401a10 <strncmp@plt>
  409510:	cmp	w0, #0x0
  409514:	b.ne	409534 <printf@plt+0x78d4>  // b.any
  409518:	ldr	x0, [sp, #152]
  40951c:	add	x0, x0, #0x3
  409520:	str	x0, [sp, #144]
  409524:	ldr	x1, [sp, #144]
  409528:	ldr	x0, [sp, #24]
  40952c:	bl	408ca4 <printf@plt+0x7044>
  409530:	b	409558 <printf@plt+0x78f8>
  409534:	mov	x2, #0x4                   	// #4
  409538:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40953c:	add	x1, x0, #0x280
  409540:	ldr	x0, [sp, #152]
  409544:	bl	401a10 <strncmp@plt>
  409548:	cmp	w0, #0x0
  40954c:	b.ne	409558 <printf@plt+0x78f8>  // b.any
  409550:	ldr	x0, [sp, #24]
  409554:	bl	408d6c <printf@plt+0x710c>
  409558:	nop
  40955c:	ldp	x29, x30, [sp], #160
  409560:	ret
  409564:	stp	x29, x30, [sp, #-32]!
  409568:	mov	x29, sp
  40956c:	str	x0, [sp, #24]
  409570:	str	x1, [sp, #16]
  409574:	ldr	x1, [sp, #16]
  409578:	ldr	x0, [sp, #24]
  40957c:	bl	40b688 <printf@plt+0x9a28>
  409580:	ldr	x0, [sp, #24]
  409584:	ldr	x0, [x0, #536]
  409588:	bl	41464c <printf@plt+0x129ec>
  40958c:	cmp	w0, #0x0
  409590:	cset	w0, ne  // ne = any
  409594:	and	w0, w0, #0xff
  409598:	cmp	w0, #0x0
  40959c:	b.eq	4095c4 <printf@plt+0x7964>  // b.none
  4095a0:	ldr	x0, [sp, #24]
  4095a4:	add	x2, x0, #0x50
  4095a8:	ldr	x0, [sp, #16]
  4095ac:	ldr	x0, [x0, #64]
  4095b0:	add	x0, x0, #0x9
  4095b4:	mov	x1, x0
  4095b8:	mov	x0, x2
  4095bc:	bl	4157c4 <printf@plt+0x13b64>
  4095c0:	b	4095d0 <printf@plt+0x7970>
  4095c4:	ldr	x1, [sp, #16]
  4095c8:	ldr	x0, [sp, #24]
  4095cc:	bl	40bc28 <printf@plt+0x9fc8>
  4095d0:	nop
  4095d4:	ldp	x29, x30, [sp], #32
  4095d8:	ret
  4095dc:	sub	sp, sp, #0x10
  4095e0:	str	x0, [sp, #8]
  4095e4:	str	w1, [sp, #4]
  4095e8:	str	w2, [sp]
  4095ec:	ldr	x0, [sp, #8]
  4095f0:	ldr	w0, [x0, #584]
  4095f4:	ldr	w1, [sp, #4]
  4095f8:	sub	w0, w1, w0
  4095fc:	cmp	w0, #0x0
  409600:	cneg	w1, w0, lt  // lt = tstop
  409604:	ldr	x0, [sp, #8]
  409608:	ldr	w2, [x0, #584]
  40960c:	ldr	x0, [sp, #8]
  409610:	ldr	w0, [x0, #580]
  409614:	add	w2, w2, w0
  409618:	ldr	w0, [sp]
  40961c:	sub	w0, w2, w0
  409620:	cmp	w0, #0x0
  409624:	cneg	w0, w0, lt  // lt = tstop
  409628:	sub	w0, w1, w0
  40962c:	cmp	w0, #0x0
  409630:	cneg	w0, w0, lt  // lt = tstop
  409634:	cmp	w0, #0x2
  409638:	cset	w0, le
  40963c:	and	w0, w0, #0xff
  409640:	add	sp, sp, #0x10
  409644:	ret
  409648:	stp	x29, x30, [sp, #-48]!
  40964c:	mov	x29, sp
  409650:	str	x0, [sp, #24]
  409654:	ldr	x0, [sp, #24]
  409658:	ldr	x0, [x0, #528]
  40965c:	bl	403da8 <printf@plt+0x2148>
  409660:	cmp	w0, #0x0
  409664:	cset	w0, eq  // eq = none
  409668:	and	w0, w0, #0xff
  40966c:	cmp	w0, #0x0
  409670:	b.eq	4097f4 <printf@plt+0x7b94>  // b.none
  409674:	ldr	x0, [sp, #24]
  409678:	ldr	x0, [x0, #528]
  40967c:	bl	403d60 <printf@plt+0x2100>
  409680:	ldr	x0, [sp, #24]
  409684:	ldr	x0, [x0, #528]
  409688:	bl	403e74 <printf@plt+0x2214>
  40968c:	str	x0, [sp, #40]
  409690:	ldr	x1, [sp, #40]
  409694:	ldr	x0, [sp, #24]
  409698:	bl	40fbbc <printf@plt+0xdf5c>
  40969c:	ldr	x0, [sp, #40]
  4096a0:	ldr	x2, [x0, #64]
  4096a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4096a8:	add	x1, x0, #0x288
  4096ac:	mov	x0, x2
  4096b0:	bl	401b10 <strcmp@plt>
  4096b4:	cmp	w0, #0x0
  4096b8:	b.ne	4096c0 <printf@plt+0x7a60>  // b.any
  4096bc:	bl	401e38 <printf@plt+0x1d8>
  4096c0:	ldr	x0, [sp, #40]
  4096c4:	bl	402e2c <printf@plt+0x11cc>
  4096c8:	cmp	w0, #0x0
  4096cc:	cset	w0, ne  // ne = any
  4096d0:	and	w0, w0, #0xff
  4096d4:	cmp	w0, #0x0
  4096d8:	b.eq	4096ec <printf@plt+0x7a8c>  // b.none
  4096dc:	ldr	x1, [sp, #40]
  4096e0:	ldr	x0, [sp, #24]
  4096e4:	bl	408ea8 <printf@plt+0x7248>
  4096e8:	b	40976c <printf@plt+0x7b0c>
  4096ec:	ldr	x0, [sp, #40]
  4096f0:	bl	402e14 <printf@plt+0x11b4>
  4096f4:	cmp	w0, #0x0
  4096f8:	cset	w0, ne  // ne = any
  4096fc:	and	w0, w0, #0xff
  409700:	cmp	w0, #0x0
  409704:	b.eq	409718 <printf@plt+0x7ab8>  // b.none
  409708:	ldr	x1, [sp, #40]
  40970c:	ldr	x0, [sp, #24]
  409710:	bl	406274 <printf@plt+0x4614>
  409714:	b	40976c <printf@plt+0x7b0c>
  409718:	ldr	x0, [sp, #24]
  40971c:	add	x2, x0, #0x2a0
  409720:	ldr	x0, [sp, #24]
  409724:	ldr	w0, [x0, #656]
  409728:	mov	w1, w0
  40972c:	mov	x0, x2
  409730:	bl	405ef4 <printf@plt+0x4294>
  409734:	ldr	x0, [sp, #24]
  409738:	add	x2, x0, #0x2a0
  40973c:	ldr	x0, [sp, #24]
  409740:	ldr	w0, [x0, #660]
  409744:	mov	w1, w0
  409748:	mov	x0, x2
  40974c:	bl	405fcc <printf@plt+0x436c>
  409750:	ldr	x0, [sp, #24]
  409754:	str	wzr, [x0, #660]
  409758:	ldr	x0, [sp, #24]
  40975c:	str	wzr, [x0, #656]
  409760:	ldr	x1, [sp, #40]
  409764:	ldr	x0, [sp, #24]
  409768:	bl	40bcc0 <printf@plt+0xa060>
  40976c:	ldr	x0, [sp, #24]
  409770:	add	x2, x0, #0x2a0
  409774:	ldr	x0, [sp, #24]
  409778:	ldr	w0, [x0, #572]
  40977c:	mov	w1, w0
  409780:	mov	x0, x2
  409784:	bl	405f60 <printf@plt+0x4300>
  409788:	ldr	x0, [sp, #24]
  40978c:	add	x2, x0, #0x2a0
  409790:	ldr	x0, [sp, #24]
  409794:	ldr	w0, [x0, #560]
  409798:	mov	w1, w0
  40979c:	mov	x0, x2
  4097a0:	bl	406034 <printf@plt+0x43d4>
  4097a4:	ldr	x0, [sp, #24]
  4097a8:	ldr	x0, [x0, #528]
  4097ac:	bl	403da8 <printf@plt+0x2148>
  4097b0:	cmp	w0, #0x0
  4097b4:	cset	w0, eq  // eq = none
  4097b8:	and	w0, w0, #0xff
  4097bc:	cmp	w0, #0x0
  4097c0:	b.eq	4097d0 <printf@plt+0x7b70>  // b.none
  4097c4:	ldr	x0, [sp, #24]
  4097c8:	ldr	x0, [x0, #528]
  4097cc:	bl	403e4c <printf@plt+0x21ec>
  4097d0:	ldr	x0, [sp, #24]
  4097d4:	ldr	x0, [x0, #528]
  4097d8:	bl	403df8 <printf@plt+0x2198>
  4097dc:	cmp	w0, #0x0
  4097e0:	cset	w0, eq  // eq = none
  4097e4:	and	w0, w0, #0xff
  4097e8:	cmp	w0, #0x0
  4097ec:	b.eq	4097f4 <printf@plt+0x7b94>  // b.none
  4097f0:	b	409680 <printf@plt+0x7a20>
  4097f4:	nop
  4097f8:	ldp	x29, x30, [sp], #48
  4097fc:	ret
  409800:	stp	x29, x30, [sp, #-48]!
  409804:	mov	x29, sp
  409808:	str	x0, [sp, #40]
  40980c:	str	x1, [sp, #32]
  409810:	str	w2, [sp, #28]
  409814:	ldr	x0, [sp, #32]
  409818:	cmp	x0, #0x0
  40981c:	b.eq	409888 <printf@plt+0x7c28>  // b.none
  409820:	ldr	x0, [sp, #32]
  409824:	bl	402fe8 <printf@plt+0x1388>
  409828:	cmp	w0, #0x0
  40982c:	cset	w0, ne  // ne = any
  409830:	and	w0, w0, #0xff
  409834:	cmp	w0, #0x0
  409838:	b.eq	409854 <printf@plt+0x7bf4>  // b.none
  40983c:	ldr	x0, [sp, #40]
  409840:	add	x0, x0, #0x2a0
  409844:	mov	w1, #0x1                   	// #1
  409848:	bl	405f60 <printf@plt+0x4300>
  40984c:	mov	w0, #0x0                   	// #0
  409850:	b	4098b0 <printf@plt+0x7c50>
  409854:	ldr	x0, [sp, #32]
  409858:	bl	402f84 <printf@plt+0x1324>
  40985c:	cmp	w0, #0x0
  409860:	cset	w0, ne  // ne = any
  409864:	and	w0, w0, #0xff
  409868:	cmp	w0, #0x0
  40986c:	b.eq	409888 <printf@plt+0x7c28>  // b.none
  409870:	ldr	x0, [sp, #40]
  409874:	add	x0, x0, #0x2a0
  409878:	mov	w1, #0x0                   	// #0
  40987c:	bl	405f60 <printf@plt+0x4300>
  409880:	mov	w0, #0x1                   	// #1
  409884:	b	4098b0 <printf@plt+0x7c50>
  409888:	ldr	x0, [sp, #40]
  40988c:	add	x2, x0, #0x2a0
  409890:	ldr	w0, [sp, #28]
  409894:	cmp	w0, #0x0
  409898:	cset	w0, eq  // eq = none
  40989c:	and	w0, w0, #0xff
  4098a0:	mov	w1, w0
  4098a4:	mov	x0, x2
  4098a8:	bl	405f60 <printf@plt+0x4300>
  4098ac:	ldr	w0, [sp, #28]
  4098b0:	ldp	x29, x30, [sp], #48
  4098b4:	ret
  4098b8:	stp	x29, x30, [sp, #-48]!
  4098bc:	mov	x29, sp
  4098c0:	str	x0, [sp, #40]
  4098c4:	str	x1, [sp, #32]
  4098c8:	str	w2, [sp, #28]
  4098cc:	ldr	x0, [sp, #32]
  4098d0:	bl	4030f0 <printf@plt+0x1490>
  4098d4:	cmp	w0, #0x0
  4098d8:	cset	w0, ne  // ne = any
  4098dc:	and	w0, w0, #0xff
  4098e0:	cmp	w0, #0x0
  4098e4:	b.eq	409900 <printf@plt+0x7ca0>  // b.none
  4098e8:	ldr	x0, [sp, #32]
  4098ec:	bl	4034bc <printf@plt+0x185c>
  4098f0:	mov	w1, w0
  4098f4:	ldr	x0, [sp, #40]
  4098f8:	str	w1, [x0, #588]
  4098fc:	b	4099d8 <printf@plt+0x7d78>
  409900:	ldr	x0, [sp, #32]
  409904:	bl	403144 <printf@plt+0x14e4>
  409908:	cmp	w0, #0x0
  40990c:	cset	w0, ne  // ne = any
  409910:	and	w0, w0, #0xff
  409914:	cmp	w0, #0x0
  409918:	b.eq	409934 <printf@plt+0x7cd4>  // b.none
  40991c:	ldr	x0, [sp, #32]
  409920:	bl	4034bc <printf@plt+0x185c>
  409924:	mov	w1, w0
  409928:	ldr	x0, [sp, #40]
  40992c:	str	w1, [x0, #584]
  409930:	b	4099d8 <printf@plt+0x7d78>
  409934:	ldr	x0, [sp, #32]
  409938:	bl	403198 <printf@plt+0x1538>
  40993c:	cmp	w0, #0x0
  409940:	cset	w0, ne  // ne = any
  409944:	and	w0, w0, #0xff
  409948:	cmp	w0, #0x0
  40994c:	b.eq	409974 <printf@plt+0x7d14>  // b.none
  409950:	ldr	x0, [sp, #32]
  409954:	bl	4034bc <printf@plt+0x185c>
  409958:	mov	w1, w0
  40995c:	ldr	x0, [sp, #40]
  409960:	str	w1, [x0, #596]
  409964:	ldr	x0, [sp, #40]
  409968:	mov	w1, #0x2                   	// #2
  40996c:	str	w1, [x0, #564]
  409970:	b	4099d8 <printf@plt+0x7d78>
  409974:	ldr	x0, [sp, #32]
  409978:	bl	403448 <printf@plt+0x17e8>
  40997c:	cmp	w0, #0x0
  409980:	b.ne	4099a0 <printf@plt+0x7d40>  // b.any
  409984:	ldr	w0, [sp, #28]
  409988:	cmp	w0, #0x0
  40998c:	b.eq	4099a8 <printf@plt+0x7d48>  // b.none
  409990:	ldr	x0, [sp, #32]
  409994:	bl	402e44 <printf@plt+0x11e4>
  409998:	cmp	w0, #0x0
  40999c:	b.eq	4099a8 <printf@plt+0x7d48>  // b.none
  4099a0:	mov	w0, #0x1                   	// #1
  4099a4:	b	4099ac <printf@plt+0x7d4c>
  4099a8:	mov	w0, #0x0                   	// #0
  4099ac:	cmp	w0, #0x0
  4099b0:	b.eq	4099d8 <printf@plt+0x7d78>  // b.none
  4099b4:	ldr	x0, [sp, #40]
  4099b8:	ldr	w0, [x0, #564]
  4099bc:	cmp	w0, #0x0
  4099c0:	b.le	4099d8 <printf@plt+0x7d78>
  4099c4:	ldr	x0, [sp, #40]
  4099c8:	ldr	w0, [x0, #564]
  4099cc:	sub	w1, w0, #0x1
  4099d0:	ldr	x0, [sp, #40]
  4099d4:	str	w1, [x0, #564]
  4099d8:	nop
  4099dc:	ldp	x29, x30, [sp], #48
  4099e0:	ret
  4099e4:	stp	x29, x30, [sp, #-64]!
  4099e8:	mov	x29, sp
  4099ec:	str	x0, [sp, #40]
  4099f0:	str	x1, [sp, #32]
  4099f4:	str	w2, [sp, #28]
  4099f8:	mov	w0, #0xffffffff            	// #-1
  4099fc:	str	w0, [sp, #60]
  409a00:	ldr	x0, [sp, #32]
  409a04:	cmp	x0, #0x0
  409a08:	b.eq	409a40 <printf@plt+0x7de0>  // b.none
  409a0c:	ldr	x0, [sp, #32]
  409a10:	bl	403448 <printf@plt+0x17e8>
  409a14:	cmp	w0, #0x0
  409a18:	b.ne	409a38 <printf@plt+0x7dd8>  // b.any
  409a1c:	ldr	w0, [sp, #28]
  409a20:	cmp	w0, #0x0
  409a24:	b.eq	409a40 <printf@plt+0x7de0>  // b.none
  409a28:	ldr	x0, [sp, #32]
  409a2c:	bl	402e44 <printf@plt+0x11e4>
  409a30:	cmp	w0, #0x0
  409a34:	b.eq	409a40 <printf@plt+0x7de0>  // b.none
  409a38:	mov	w0, #0x1                   	// #1
  409a3c:	b	409a44 <printf@plt+0x7de4>
  409a40:	mov	w0, #0x0                   	// #0
  409a44:	cmp	w0, #0x0
  409a48:	b.eq	409ab8 <printf@plt+0x7e58>  // b.none
  409a4c:	ldr	x0, [sp, #40]
  409a50:	ldr	x0, [x0, #528]
  409a54:	bl	403da8 <printf@plt+0x2148>
  409a58:	cmp	w0, #0x0
  409a5c:	cset	w0, eq  // eq = none
  409a60:	and	w0, w0, #0xff
  409a64:	cmp	w0, #0x0
  409a68:	b.eq	409ab8 <printf@plt+0x7e58>  // b.none
  409a6c:	ldr	x0, [sp, #40]
  409a70:	ldr	x0, [x0, #528]
  409a74:	bl	403e90 <printf@plt+0x2230>
  409a78:	ldr	x0, [sp, #32]
  409a7c:	cmp	x0, #0x0
  409a80:	b.ne	409aa0 <printf@plt+0x7e40>  // b.any
  409a84:	ldr	x0, [sp, #40]
  409a88:	ldr	x0, [x0, #528]
  409a8c:	bl	403d60 <printf@plt+0x2100>
  409a90:	ldr	x0, [sp, #40]
  409a94:	add	x0, x0, #0x2a0
  409a98:	bl	4050ec <printf@plt+0x348c>
  409a9c:	b	409ab8 <printf@plt+0x7e58>
  409aa0:	ldr	x0, [sp, #32]
  409aa4:	ldr	w0, [x0, #80]
  409aa8:	str	w0, [sp, #60]
  409aac:	ldr	x0, [sp, #40]
  409ab0:	ldr	x0, [x0, #528]
  409ab4:	bl	403e24 <printf@plt+0x21c4>
  409ab8:	ldr	w0, [sp, #60]
  409abc:	ldp	x29, x30, [sp], #64
  409ac0:	ret
  409ac4:	stp	x29, x30, [sp, #-80]!
  409ac8:	mov	x29, sp
  409acc:	str	x19, [sp, #16]
  409ad0:	str	x0, [sp, #40]
  409ad4:	str	x1, [sp, #32]
  409ad8:	ldr	x0, [sp, #40]
  409adc:	ldr	x0, [x0, #528]
  409ae0:	bl	403e74 <printf@plt+0x2214>
  409ae4:	str	x0, [sp, #72]
  409ae8:	ldr	x0, [sp, #40]
  409aec:	ldr	x0, [x0, #528]
  409af0:	ldr	x1, [sp, #32]
  409af4:	bl	404090 <printf@plt+0x2430>
  409af8:	ldr	x0, [sp, #40]
  409afc:	ldr	x0, [x0, #528]
  409b00:	bl	403e24 <printf@plt+0x21c4>
  409b04:	ldr	x0, [sp, #40]
  409b08:	ldr	x19, [x0, #528]
  409b0c:	add	x2, sp, #0x30
  409b10:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  409b14:	add	x1, x0, #0xcc0
  409b18:	mov	x0, x2
  409b1c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  409b20:	add	x0, sp, #0x30
  409b24:	mov	x1, x0
  409b28:	mov	x0, x19
  409b2c:	bl	40412c <printf@plt+0x24cc>
  409b30:	add	x0, sp, #0x30
  409b34:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409b38:	ldr	x0, [sp, #40]
  409b3c:	ldr	x0, [x0, #528]
  409b40:	bl	403e4c <printf@plt+0x21ec>
  409b44:	ldr	x0, [sp, #40]
  409b48:	ldr	x0, [x0, #528]
  409b4c:	bl	403e74 <printf@plt+0x2214>
  409b50:	str	x0, [sp, #64]
  409b54:	ldr	x0, [sp, #40]
  409b58:	ldr	x0, [x0, #528]
  409b5c:	ldr	x1, [sp, #72]
  409b60:	bl	404090 <printf@plt+0x2430>
  409b64:	ldr	x0, [sp, #64]
  409b68:	b	409b80 <printf@plt+0x7f20>
  409b6c:	mov	x19, x0
  409b70:	add	x0, sp, #0x30
  409b74:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409b78:	mov	x0, x19
  409b7c:	bl	401be0 <_Unwind_Resume@plt>
  409b80:	ldr	x19, [sp, #16]
  409b84:	ldp	x29, x30, [sp], #80
  409b88:	ret
  409b8c:	stp	x29, x30, [sp, #-80]!
  409b90:	mov	x29, sp
  409b94:	str	x19, [sp, #16]
  409b98:	str	x0, [sp, #40]
  409b9c:	ldr	x0, [sp, #40]
  409ba0:	ldr	x0, [x0, #528]
  409ba4:	bl	403e74 <printf@plt+0x2214>
  409ba8:	str	x0, [sp, #72]
  409bac:	ldr	x0, [sp, #40]
  409bb0:	ldr	x0, [x0, #528]
  409bb4:	bl	404980 <printf@plt+0x2d20>
  409bb8:	ldr	x0, [sp, #40]
  409bbc:	ldr	x0, [x0, #528]
  409bc0:	bl	403e74 <printf@plt+0x2214>
  409bc4:	bl	402e2c <printf@plt+0x11cc>
  409bc8:	cmp	w0, #0x0
  409bcc:	cset	w0, ne  // ne = any
  409bd0:	and	w0, w0, #0xff
  409bd4:	cmp	w0, #0x0
  409bd8:	b.eq	409bec <printf@plt+0x7f8c>  // b.none
  409bdc:	ldr	x0, [sp, #40]
  409be0:	ldr	x0, [x0, #528]
  409be4:	bl	403e24 <printf@plt+0x21c4>
  409be8:	b	409bb8 <printf@plt+0x7f58>
  409bec:	ldr	x0, [sp, #40]
  409bf0:	ldr	x19, [x0, #528]
  409bf4:	add	x2, sp, #0x38
  409bf8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  409bfc:	add	x1, x0, #0xcd0
  409c00:	mov	x0, x2
  409c04:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  409c08:	add	x0, sp, #0x38
  409c0c:	mov	x1, x0
  409c10:	mov	x0, x19
  409c14:	bl	40412c <printf@plt+0x24cc>
  409c18:	add	x0, sp, #0x38
  409c1c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409c20:	ldr	x0, [sp, #40]
  409c24:	ldr	x0, [x0, #528]
  409c28:	bl	403e74 <printf@plt+0x2214>
  409c2c:	mov	x1, x0
  409c30:	ldr	x0, [sp, #72]
  409c34:	cmp	x0, x1
  409c38:	cset	w0, ne  // ne = any
  409c3c:	and	w0, w0, #0xff
  409c40:	cmp	w0, #0x0
  409c44:	b.eq	409c58 <printf@plt+0x7ff8>  // b.none
  409c48:	ldr	x0, [sp, #40]
  409c4c:	ldr	x0, [x0, #528]
  409c50:	bl	403e4c <printf@plt+0x21ec>
  409c54:	b	409c20 <printf@plt+0x7fc0>
  409c58:	ldr	x0, [sp, #40]
  409c5c:	ldr	x0, [x0, #528]
  409c60:	bl	404980 <printf@plt+0x2d20>
  409c64:	b	409c7c <printf@plt+0x801c>
  409c68:	mov	x19, x0
  409c6c:	add	x0, sp, #0x38
  409c70:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409c74:	mov	x0, x19
  409c78:	bl	401be0 <_Unwind_Resume@plt>
  409c7c:	ldr	x19, [sp, #16]
  409c80:	ldp	x29, x30, [sp], #80
  409c84:	ret
  409c88:	stp	x29, x30, [sp, #-80]!
  409c8c:	mov	x29, sp
  409c90:	str	x19, [sp, #16]
  409c94:	str	x0, [sp, #40]
  409c98:	str	x1, [sp, #32]
  409c9c:	ldr	x0, [sp, #40]
  409ca0:	ldr	x0, [x0, #528]
  409ca4:	bl	403e74 <printf@plt+0x2214>
  409ca8:	str	x0, [sp, #72]
  409cac:	ldr	x0, [sp, #40]
  409cb0:	ldr	x0, [x0, #528]
  409cb4:	ldr	x1, [sp, #32]
  409cb8:	bl	404090 <printf@plt+0x2430>
  409cbc:	ldr	x0, [sp, #40]
  409cc0:	ldr	x0, [x0, #528]
  409cc4:	bl	403e24 <printf@plt+0x21c4>
  409cc8:	ldr	x0, [sp, #40]
  409ccc:	ldr	x19, [x0, #528]
  409cd0:	add	x2, sp, #0x38
  409cd4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  409cd8:	add	x1, x0, #0xd00
  409cdc:	mov	x0, x2
  409ce0:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  409ce4:	add	x0, sp, #0x38
  409ce8:	mov	x1, x0
  409cec:	mov	x0, x19
  409cf0:	bl	40412c <printf@plt+0x24cc>
  409cf4:	add	x0, sp, #0x38
  409cf8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409cfc:	ldr	x0, [sp, #40]
  409d00:	ldr	x0, [x0, #528]
  409d04:	bl	403e4c <printf@plt+0x21ec>
  409d08:	ldr	x0, [sp, #40]
  409d0c:	ldr	x0, [x0, #528]
  409d10:	ldr	x1, [sp, #72]
  409d14:	bl	404090 <printf@plt+0x2430>
  409d18:	b	409d30 <printf@plt+0x80d0>
  409d1c:	mov	x19, x0
  409d20:	add	x0, sp, #0x38
  409d24:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  409d28:	mov	x0, x19
  409d2c:	bl	401be0 <_Unwind_Resume@plt>
  409d30:	ldr	x19, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #80
  409d38:	ret
  409d3c:	stp	x29, x30, [sp, #-48]!
  409d40:	mov	x29, sp
  409d44:	str	x0, [sp, #24]
  409d48:	ldr	x0, [sp, #24]
  409d4c:	ldr	x0, [x0, #528]
  409d50:	bl	403e74 <printf@plt+0x2214>
  409d54:	str	x0, [sp, #40]
  409d58:	ldr	x0, [sp, #24]
  409d5c:	ldr	x0, [x0, #528]
  409d60:	bl	403dcc <printf@plt+0x216c>
  409d64:	cmp	w0, #0x0
  409d68:	cset	w0, eq  // eq = none
  409d6c:	and	w0, w0, #0xff
  409d70:	cmp	w0, #0x0
  409d74:	b.eq	409e54 <printf@plt+0x81f4>  // b.none
  409d78:	ldr	x0, [sp, #24]
  409d7c:	ldr	x0, [x0, #528]
  409d80:	bl	403e74 <printf@plt+0x2214>
  409d84:	str	x0, [sp, #32]
  409d88:	ldr	x0, [sp, #32]
  409d8c:	bl	403388 <printf@plt+0x1728>
  409d90:	cmp	w0, #0x0
  409d94:	cset	w0, ne  // ne = any
  409d98:	and	w0, w0, #0xff
  409d9c:	cmp	w0, #0x0
  409da0:	b.eq	409dd4 <printf@plt+0x8174>  // b.none
  409da4:	ldr	x0, [sp, #24]
  409da8:	ldr	x0, [x0, #528]
  409dac:	bl	403c2c <printf@plt+0x1fcc>
  409db0:	ldr	x1, [sp, #32]
  409db4:	ldr	x0, [sp, #40]
  409db8:	cmp	x1, x0
  409dbc:	b.ne	409de0 <printf@plt+0x8180>  // b.any
  409dc0:	ldr	x0, [sp, #24]
  409dc4:	ldr	x0, [x0, #528]
  409dc8:	bl	403e74 <printf@plt+0x2214>
  409dcc:	str	x0, [sp, #40]
  409dd0:	b	409de0 <printf@plt+0x8180>
  409dd4:	ldr	x0, [sp, #24]
  409dd8:	ldr	x0, [x0, #528]
  409ddc:	bl	403e4c <printf@plt+0x21ec>
  409de0:	ldr	x0, [sp, #24]
  409de4:	ldr	x0, [x0, #528]
  409de8:	bl	403df8 <printf@plt+0x2198>
  409dec:	cmp	w0, #0x0
  409df0:	b.ne	409e0c <printf@plt+0x81ac>  // b.any
  409df4:	ldr	x0, [sp, #32]
  409df8:	bl	402e44 <printf@plt+0x11e4>
  409dfc:	cmp	w0, #0x0
  409e00:	b.ne	409e0c <printf@plt+0x81ac>  // b.any
  409e04:	mov	w0, #0x1                   	// #1
  409e08:	b	409e10 <printf@plt+0x81b0>
  409e0c:	mov	w0, #0x0                   	// #0
  409e10:	cmp	w0, #0x0
  409e14:	b.eq	409e1c <printf@plt+0x81bc>  // b.none
  409e18:	b	409d78 <printf@plt+0x8118>
  409e1c:	ldr	x0, [sp, #24]
  409e20:	ldr	x0, [x0, #528]
  409e24:	bl	403e74 <printf@plt+0x2214>
  409e28:	mov	x1, x0
  409e2c:	ldr	x0, [sp, #40]
  409e30:	cmp	x0, x1
  409e34:	cset	w0, ne  // ne = any
  409e38:	and	w0, w0, #0xff
  409e3c:	cmp	w0, #0x0
  409e40:	b.eq	409e54 <printf@plt+0x81f4>  // b.none
  409e44:	ldr	x0, [sp, #24]
  409e48:	ldr	x0, [x0, #528]
  409e4c:	bl	403e24 <printf@plt+0x21c4>
  409e50:	b	409e1c <printf@plt+0x81bc>
  409e54:	nop
  409e58:	ldp	x29, x30, [sp], #48
  409e5c:	ret
  409e60:	stp	x29, x30, [sp, #-48]!
  409e64:	mov	x29, sp
  409e68:	str	x0, [sp, #24]
  409e6c:	mov	w0, #0x1                   	// #1
  409e70:	str	w0, [sp, #36]
  409e74:	str	wzr, [sp, #32]
  409e78:	ldr	x0, [sp, #24]
  409e7c:	ldr	x0, [x0, #528]
  409e80:	bl	403da8 <printf@plt+0x2148>
  409e84:	cmp	w0, #0x0
  409e88:	cset	w0, eq  // eq = none
  409e8c:	and	w0, w0, #0xff
  409e90:	cmp	w0, #0x0
  409e94:	b.eq	409fb4 <printf@plt+0x8354>  // b.none
  409e98:	ldr	x0, [sp, #24]
  409e9c:	ldr	x0, [x0, #528]
  409ea0:	bl	403d60 <printf@plt+0x2100>
  409ea4:	ldr	x0, [sp, #24]
  409ea8:	add	x0, x0, #0x2a0
  409eac:	bl	4050ec <printf@plt+0x348c>
  409eb0:	mov	w0, #0x1                   	// #1
  409eb4:	str	w0, [sp, #36]
  409eb8:	ldr	x0, [sp, #24]
  409ebc:	ldr	x0, [x0, #528]
  409ec0:	bl	403e74 <printf@plt+0x2214>
  409ec4:	str	x0, [sp, #40]
  409ec8:	ldr	x1, [sp, #40]
  409ecc:	ldr	x0, [sp, #24]
  409ed0:	bl	40fbbc <printf@plt+0xdf5c>
  409ed4:	ldr	w2, [sp, #32]
  409ed8:	ldr	x1, [sp, #40]
  409edc:	ldr	x0, [sp, #24]
  409ee0:	bl	409800 <printf@plt+0x7ba0>
  409ee4:	str	w0, [sp, #32]
  409ee8:	ldr	w0, [sp, #36]
  409eec:	cmp	w0, #0x0
  409ef0:	b.eq	409f48 <printf@plt+0x82e8>  // b.none
  409ef4:	ldr	w0, [sp, #36]
  409ef8:	cmp	w0, #0x0
  409efc:	b.eq	409f24 <printf@plt+0x82c4>  // b.none
  409f00:	ldr	w0, [sp, #32]
  409f04:	cmp	w0, #0x0
  409f08:	b.eq	409f24 <printf@plt+0x82c4>  // b.none
  409f0c:	ldr	x0, [sp, #24]
  409f10:	bl	407b80 <printf@plt+0x5f20>
  409f14:	cmp	w0, #0x0
  409f18:	b.eq	409f24 <printf@plt+0x82c4>  // b.none
  409f1c:	mov	w0, #0x1                   	// #1
  409f20:	b	409f28 <printf@plt+0x82c8>
  409f24:	mov	w0, #0x0                   	// #0
  409f28:	cmp	w0, #0x0
  409f2c:	b.eq	409f48 <printf@plt+0x82e8>  // b.none
  409f30:	ldr	x0, [sp, #24]
  409f34:	bl	409d3c <printf@plt+0x80dc>
  409f38:	ldr	x0, [sp, #24]
  409f3c:	ldr	x0, [x0, #528]
  409f40:	bl	403e74 <printf@plt+0x2214>
  409f44:	str	x0, [sp, #40]
  409f48:	ldr	x0, [sp, #40]
  409f4c:	bl	403448 <printf@plt+0x17e8>
  409f50:	cmp	w0, #0x0
  409f54:	b.ne	409f74 <printf@plt+0x8314>  // b.any
  409f58:	ldr	w0, [sp, #32]
  409f5c:	cmp	w0, #0x0
  409f60:	b.eq	409f7c <printf@plt+0x831c>  // b.none
  409f64:	ldr	x0, [sp, #40]
  409f68:	bl	402e44 <printf@plt+0x11e4>
  409f6c:	cmp	w0, #0x0
  409f70:	b.eq	409f7c <printf@plt+0x831c>  // b.none
  409f74:	mov	w0, #0x1                   	// #1
  409f78:	b	409f80 <printf@plt+0x8320>
  409f7c:	mov	w0, #0x0                   	// #0
  409f80:	str	w0, [sp, #36]
  409f84:	ldr	x0, [sp, #24]
  409f88:	ldr	x0, [x0, #528]
  409f8c:	bl	403e4c <printf@plt+0x21ec>
  409f90:	ldr	x0, [sp, #24]
  409f94:	ldr	x0, [x0, #528]
  409f98:	bl	403df8 <printf@plt+0x2198>
  409f9c:	cmp	w0, #0x0
  409fa0:	cset	w0, eq  // eq = none
  409fa4:	and	w0, w0, #0xff
  409fa8:	cmp	w0, #0x0
  409fac:	b.eq	409fb4 <printf@plt+0x8354>  // b.none
  409fb0:	b	409eb8 <printf@plt+0x8258>
  409fb4:	nop
  409fb8:	ldp	x29, x30, [sp], #48
  409fbc:	ret
  409fc0:	stp	x29, x30, [sp, #-64]!
  409fc4:	mov	x29, sp
  409fc8:	str	x0, [sp, #24]
  409fcc:	str	xzr, [sp, #56]
  409fd0:	str	xzr, [sp, #32]
  409fd4:	str	wzr, [sp, #52]
  409fd8:	str	wzr, [sp, #48]
  409fdc:	str	wzr, [sp, #44]
  409fe0:	ldr	x0, [sp, #24]
  409fe4:	ldr	x0, [x0, #528]
  409fe8:	bl	403da8 <printf@plt+0x2148>
  409fec:	cmp	w0, #0x0
  409ff0:	cset	w0, eq  // eq = none
  409ff4:	and	w0, w0, #0xff
  409ff8:	cmp	w0, #0x0
  409ffc:	b.eq	40a258 <printf@plt+0x85f8>  // b.none
  40a000:	ldr	x0, [sp, #24]
  40a004:	ldr	x0, [x0, #528]
  40a008:	bl	403d60 <printf@plt+0x2100>
  40a00c:	ldr	x0, [sp, #24]
  40a010:	add	x0, x0, #0x2a0
  40a014:	bl	4050ec <printf@plt+0x348c>
  40a018:	ldr	x0, [sp, #24]
  40a01c:	ldr	x0, [x0, #528]
  40a020:	bl	403e74 <printf@plt+0x2214>
  40a024:	str	x0, [sp, #56]
  40a028:	ldr	x0, [sp, #24]
  40a02c:	ldr	x0, [x0, #528]
  40a030:	bl	403e74 <printf@plt+0x2214>
  40a034:	str	x0, [sp, #32]
  40a038:	ldr	x1, [sp, #32]
  40a03c:	ldr	x0, [sp, #24]
  40a040:	bl	40fbbc <printf@plt+0xdf5c>
  40a044:	ldr	w2, [sp, #44]
  40a048:	ldr	x1, [sp, #32]
  40a04c:	ldr	x0, [sp, #24]
  40a050:	bl	409800 <printf@plt+0x7ba0>
  40a054:	str	w0, [sp, #44]
  40a058:	ldr	x0, [sp, #32]
  40a05c:	bl	403388 <printf@plt+0x1728>
  40a060:	cmp	w0, #0x0
  40a064:	cset	w0, ne  // ne = any
  40a068:	and	w0, w0, #0xff
  40a06c:	cmp	w0, #0x0
  40a070:	b.eq	40a07c <printf@plt+0x841c>  // b.none
  40a074:	mov	w0, #0x1                   	// #1
  40a078:	str	w0, [sp, #52]
  40a07c:	ldr	x0, [sp, #32]
  40a080:	bl	403240 <printf@plt+0x15e0>
  40a084:	cmp	w0, #0x0
  40a088:	cset	w0, ne  // ne = any
  40a08c:	and	w0, w0, #0xff
  40a090:	cmp	w0, #0x0
  40a094:	b.eq	40a0a0 <printf@plt+0x8440>  // b.none
  40a098:	mov	w0, #0x1                   	// #1
  40a09c:	str	w0, [sp, #48]
  40a0a0:	ldr	x0, [sp, #32]
  40a0a4:	bl	403448 <printf@plt+0x17e8>
  40a0a8:	cmp	w0, #0x0
  40a0ac:	b.ne	40a0cc <printf@plt+0x846c>  // b.any
  40a0b0:	ldr	w0, [sp, #44]
  40a0b4:	cmp	w0, #0x0
  40a0b8:	b.eq	40a0d4 <printf@plt+0x8474>  // b.none
  40a0bc:	ldr	x0, [sp, #32]
  40a0c0:	bl	402e44 <printf@plt+0x11e4>
  40a0c4:	cmp	w0, #0x0
  40a0c8:	b.eq	40a0d4 <printf@plt+0x8474>  // b.none
  40a0cc:	mov	w0, #0x1                   	// #1
  40a0d0:	b	40a0d8 <printf@plt+0x8478>
  40a0d4:	mov	w0, #0x0                   	// #0
  40a0d8:	cmp	w0, #0x0
  40a0dc:	b.eq	40a1fc <printf@plt+0x859c>  // b.none
  40a0e0:	ldr	x0, [sp, #24]
  40a0e4:	ldr	x0, [x0, #528]
  40a0e8:	bl	403e4c <printf@plt+0x21ec>
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	ldr	x0, [x0, #528]
  40a0f4:	bl	403e74 <printf@plt+0x2214>
  40a0f8:	str	x0, [sp, #32]
  40a0fc:	ldr	x1, [sp, #32]
  40a100:	ldr	x0, [sp, #24]
  40a104:	bl	40fbbc <printf@plt+0xdf5c>
  40a108:	ldr	w2, [sp, #44]
  40a10c:	ldr	x1, [sp, #32]
  40a110:	ldr	x0, [sp, #24]
  40a114:	bl	409800 <printf@plt+0x7ba0>
  40a118:	str	w0, [sp, #44]
  40a11c:	ldr	x0, [sp, #24]
  40a120:	ldr	x0, [x0, #528]
  40a124:	bl	403df8 <printf@plt+0x2198>
  40a128:	cmp	w0, #0x0
  40a12c:	cset	w0, ne  // ne = any
  40a130:	and	w0, w0, #0xff
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a164 <printf@plt+0x8504>  // b.none
  40a13c:	ldr	w0, [sp, #52]
  40a140:	cmp	w0, #0x0
  40a144:	b.eq	40a254 <printf@plt+0x85f4>  // b.none
  40a148:	ldr	w0, [sp, #48]
  40a14c:	cmp	w0, #0x0
  40a150:	b.ne	40a254 <printf@plt+0x85f4>  // b.any
  40a154:	ldr	x1, [sp, #56]
  40a158:	ldr	x0, [sp, #24]
  40a15c:	bl	409c88 <printf@plt+0x8028>
  40a160:	b	40a254 <printf@plt+0x85f4>
  40a164:	ldr	x0, [sp, #32]
  40a168:	bl	403448 <printf@plt+0x17e8>
  40a16c:	cmp	w0, #0x0
  40a170:	b.ne	40a1a0 <printf@plt+0x8540>  // b.any
  40a174:	ldr	w0, [sp, #44]
  40a178:	cmp	w0, #0x0
  40a17c:	b.eq	40a190 <printf@plt+0x8530>  // b.none
  40a180:	ldr	x0, [sp, #32]
  40a184:	bl	402e44 <printf@plt+0x11e4>
  40a188:	cmp	w0, #0x0
  40a18c:	b.ne	40a1a0 <printf@plt+0x8540>  // b.any
  40a190:	ldr	x0, [sp, #32]
  40a194:	bl	403334 <printf@plt+0x16d4>
  40a198:	cmp	w0, #0x0
  40a19c:	b.eq	40a1a8 <printf@plt+0x8548>  // b.none
  40a1a0:	mov	w0, #0x1                   	// #1
  40a1a4:	b	40a1ac <printf@plt+0x854c>
  40a1a8:	mov	w0, #0x0                   	// #0
  40a1ac:	cmp	w0, #0x0
  40a1b0:	b.eq	40a1b8 <printf@plt+0x8558>  // b.none
  40a1b4:	b	40a0e0 <printf@plt+0x8480>
  40a1b8:	ldr	w0, [sp, #52]
  40a1bc:	cmp	w0, #0x0
  40a1c0:	b.eq	40a1ec <printf@plt+0x858c>  // b.none
  40a1c4:	ldr	w0, [sp, #48]
  40a1c8:	cmp	w0, #0x0
  40a1cc:	b.ne	40a1ec <printf@plt+0x858c>  // b.any
  40a1d0:	ldr	x1, [sp, #56]
  40a1d4:	ldr	x0, [sp, #24]
  40a1d8:	bl	409c88 <printf@plt+0x8028>
  40a1dc:	ldr	x0, [sp, #24]
  40a1e0:	ldr	x0, [x0, #528]
  40a1e4:	ldr	x1, [sp, #32]
  40a1e8:	bl	404090 <printf@plt+0x2430>
  40a1ec:	str	wzr, [sp, #52]
  40a1f0:	str	wzr, [sp, #48]
  40a1f4:	ldr	x0, [sp, #32]
  40a1f8:	str	x0, [sp, #56]
  40a1fc:	ldr	x0, [sp, #24]
  40a200:	ldr	x0, [x0, #528]
  40a204:	bl	403e4c <printf@plt+0x21ec>
  40a208:	ldr	x0, [sp, #24]
  40a20c:	ldr	x0, [x0, #528]
  40a210:	bl	403df8 <printf@plt+0x2198>
  40a214:	cmp	w0, #0x0
  40a218:	cset	w0, eq  // eq = none
  40a21c:	and	w0, w0, #0xff
  40a220:	cmp	w0, #0x0
  40a224:	b.eq	40a22c <printf@plt+0x85cc>  // b.none
  40a228:	b	40a028 <printf@plt+0x83c8>
  40a22c:	ldr	w0, [sp, #52]
  40a230:	cmp	w0, #0x0
  40a234:	b.eq	40a258 <printf@plt+0x85f8>  // b.none
  40a238:	ldr	w0, [sp, #48]
  40a23c:	cmp	w0, #0x0
  40a240:	b.ne	40a258 <printf@plt+0x85f8>  // b.any
  40a244:	ldr	x1, [sp, #56]
  40a248:	ldr	x0, [sp, #24]
  40a24c:	bl	409c88 <printf@plt+0x8028>
  40a250:	b	40a258 <printf@plt+0x85f8>
  40a254:	nop
  40a258:	ldp	x29, x30, [sp], #64
  40a25c:	ret
  40a260:	sub	sp, sp, #0x30
  40a264:	str	x0, [sp, #40]
  40a268:	str	w1, [sp, #36]
  40a26c:	str	x2, [sp, #24]
  40a270:	str	x3, [sp, #16]
  40a274:	str	x4, [sp, #8]
  40a278:	ldr	w0, [sp, #36]
  40a27c:	cmp	w0, #0x2
  40a280:	b.eq	40a29c <printf@plt+0x863c>  // b.none
  40a284:	cmp	w0, #0x2
  40a288:	b.gt	40a2d4 <printf@plt+0x8674>
  40a28c:	cmp	w0, #0x0
  40a290:	b.eq	40a2b0 <printf@plt+0x8650>  // b.none
  40a294:	cmp	w0, #0x1
  40a298:	b	40a2d4 <printf@plt+0x8674>
  40a29c:	ldr	x0, [sp, #8]
  40a2a0:	ldr	w1, [x0, #80]
  40a2a4:	ldr	x0, [sp, #24]
  40a2a8:	str	w1, [x0]
  40a2ac:	b	40a2d8 <printf@plt+0x8678>
  40a2b0:	ldr	x0, [sp, #8]
  40a2b4:	ldr	w1, [x0, #80]
  40a2b8:	ldr	x0, [sp, #24]
  40a2bc:	str	w1, [x0]
  40a2c0:	ldr	x0, [sp, #8]
  40a2c4:	ldr	w1, [x0, #88]
  40a2c8:	ldr	x0, [sp, #16]
  40a2cc:	str	w1, [x0]
  40a2d0:	b	40a2d8 <printf@plt+0x8678>
  40a2d4:	nop
  40a2d8:	nop
  40a2dc:	add	sp, sp, #0x30
  40a2e0:	ret
  40a2e4:	stp	x29, x30, [sp, #-32]!
  40a2e8:	mov	x29, sp
  40a2ec:	str	x0, [sp, #24]
  40a2f0:	str	x1, [sp, #16]
  40a2f4:	ldr	x0, [sp, #24]
  40a2f8:	ldr	x0, [x0, #528]
  40a2fc:	bl	403e24 <printf@plt+0x21c4>
  40a300:	ldr	x0, [sp, #24]
  40a304:	bl	409b8c <printf@plt+0x7f2c>
  40a308:	nop
  40a30c:	ldp	x29, x30, [sp], #32
  40a310:	ret
  40a314:	stp	x29, x30, [sp, #-192]!
  40a318:	mov	x29, sp
  40a31c:	stp	x19, x20, [sp, #16]
  40a320:	str	x0, [sp, #40]
  40a324:	str	xzr, [sp, #176]
  40a328:	str	xzr, [sp, #168]
  40a32c:	str	xzr, [sp, #160]
  40a330:	mov	w0, #0x3                   	// #3
  40a334:	str	w0, [sp, #156]
  40a338:	str	wzr, [sp, #152]
  40a33c:	str	wzr, [sp, #148]
  40a340:	str	wzr, [sp, #68]
  40a344:	str	wzr, [sp, #64]
  40a348:	mov	x0, #0x30                  	// #48
  40a34c:	bl	4246c4 <_Znwm@@Base>
  40a350:	mov	x19, x0
  40a354:	ldr	x0, [sp, #40]
  40a358:	add	x0, x0, #0x50
  40a35c:	mov	w2, #0xffffffff            	// #-1
  40a360:	mov	x1, x0
  40a364:	mov	x0, x19
  40a368:	bl	41150c <printf@plt+0xf8ac>
  40a36c:	str	x19, [sp, #136]
  40a370:	str	xzr, [sp, #128]
  40a374:	mov	w0, #0x4c                  	// #76
  40a378:	strb	w0, [sp, #63]
  40a37c:	str	wzr, [sp, #124]
  40a380:	ldr	x0, [sp, #40]
  40a384:	ldr	w0, [x0, #584]
  40a388:	str	w0, [sp, #120]
  40a38c:	ldr	x0, [sp, #40]
  40a390:	bl	409e60 <printf@plt+0x8200>
  40a394:	ldr	x0, [sp, #40]
  40a398:	ldr	x0, [x0, #528]
  40a39c:	bl	404980 <printf@plt+0x2d20>
  40a3a0:	ldr	x0, [sp, #40]
  40a3a4:	bl	409fc0 <printf@plt+0x8360>
  40a3a8:	ldr	x0, [sp, #40]
  40a3ac:	ldr	x0, [x0, #528]
  40a3b0:	bl	404980 <printf@plt+0x2d20>
  40a3b4:	ldr	x0, [sp, #40]
  40a3b8:	ldr	x0, [x0, #528]
  40a3bc:	bl	403da8 <printf@plt+0x2148>
  40a3c0:	cmp	w0, #0x0
  40a3c4:	cset	w0, eq  // eq = none
  40a3c8:	and	w0, w0, #0xff
  40a3cc:	cmp	w0, #0x0
  40a3d0:	b.eq	40accc <printf@plt+0x906c>  // b.none
  40a3d4:	ldr	x0, [sp, #40]
  40a3d8:	ldr	x0, [x0, #528]
  40a3dc:	bl	403d60 <printf@plt+0x2100>
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	add	x0, x0, #0x2a0
  40a3e8:	bl	4050ec <printf@plt+0x348c>
  40a3ec:	ldr	x0, [sp, #40]
  40a3f0:	ldr	x0, [x0, #528]
  40a3f4:	bl	403e74 <printf@plt+0x2214>
  40a3f8:	str	x0, [sp, #184]
  40a3fc:	ldr	x0, [sp, #184]
  40a400:	bl	403448 <printf@plt+0x17e8>
  40a404:	cmp	w0, #0x0
  40a408:	cset	w0, ne  // ne = any
  40a40c:	and	w0, w0, #0xff
  40a410:	cmp	w0, #0x0
  40a414:	b.eq	40a4ac <printf@plt+0x884c>  // b.none
  40a418:	ldr	x0, [sp, #40]
  40a41c:	ldr	x0, [x0, #528]
  40a420:	bl	403e90 <printf@plt+0x2230>
  40a424:	str	x0, [sp, #184]
  40a428:	ldr	x1, [sp, #184]
  40a42c:	ldr	x0, [sp, #40]
  40a430:	bl	40fbbc <printf@plt+0xdf5c>
  40a434:	ldr	x0, [sp, #40]
  40a438:	ldr	x0, [x0, #528]
  40a43c:	bl	403df8 <printf@plt+0x2198>
  40a440:	cmp	w0, #0x0
  40a444:	cset	w0, ne  // ne = any
  40a448:	and	w0, w0, #0xff
  40a44c:	cmp	w0, #0x0
  40a450:	b.eq	40a488 <printf@plt+0x8828>  // b.none
  40a454:	ldr	x0, [sp, #136]
  40a458:	cmp	x0, #0x0
  40a45c:	b.eq	40adf0 <printf@plt+0x9190>  // b.none
  40a460:	ldr	x19, [sp, #136]
  40a464:	cmp	x19, #0x0
  40a468:	b.eq	40a480 <printf@plt+0x8820>  // b.none
  40a46c:	mov	x0, x19
  40a470:	bl	411580 <printf@plt+0xf920>
  40a474:	mov	x1, #0x30                  	// #48
  40a478:	mov	x0, x19
  40a47c:	bl	424780 <_ZdlPvm@@Base>
  40a480:	str	xzr, [sp, #136]
  40a484:	b	40adf4 <printf@plt+0x9194>
  40a488:	ldr	x0, [sp, #184]
  40a48c:	str	x0, [sp, #176]
  40a490:	str	wzr, [sp, #148]
  40a494:	ldr	w0, [sp, #152]
  40a498:	cmp	w0, #0x0
  40a49c:	b.eq	40a4a8 <printf@plt+0x8848>  // b.none
  40a4a0:	ldr	x0, [sp, #184]
  40a4a4:	str	x0, [sp, #160]
  40a4a8:	str	wzr, [sp, #152]
  40a4ac:	ldr	w2, [sp, #124]
  40a4b0:	ldr	x1, [sp, #184]
  40a4b4:	ldr	x0, [sp, #40]
  40a4b8:	bl	409800 <printf@plt+0x7ba0>
  40a4bc:	str	w0, [sp, #124]
  40a4c0:	ldr	w2, [sp, #124]
  40a4c4:	ldr	x1, [sp, #184]
  40a4c8:	ldr	x0, [sp, #40]
  40a4cc:	bl	4098b8 <printf@plt+0x7c58>
  40a4d0:	ldr	x0, [sp, #184]
  40a4d4:	bl	403240 <printf@plt+0x15e0>
  40a4d8:	cmp	w0, #0x0
  40a4dc:	cset	w0, ne  // ne = any
  40a4e0:	and	w0, w0, #0xff
  40a4e4:	cmp	w0, #0x0
  40a4e8:	b.eq	40a5d0 <printf@plt+0x8970>  // b.none
  40a4ec:	ldr	w0, [sp, #156]
  40a4f0:	cmp	w0, #0x1
  40a4f4:	b.ne	40a5a4 <printf@plt+0x8944>  // b.any
  40a4f8:	ldr	x0, [sp, #168]
  40a4fc:	cmp	x0, #0x0
  40a500:	b.eq	40a5a4 <printf@plt+0x8944>  // b.none
  40a504:	ldr	x0, [sp, #40]
  40a508:	ldr	x0, [x0, #528]
  40a50c:	bl	403e24 <printf@plt+0x21c4>
  40a510:	ldr	x0, [sp, #40]
  40a514:	bl	409b8c <printf@plt+0x7f2c>
  40a518:	ldr	x1, [sp, #136]
  40a51c:	ldr	x0, [sp, #168]
  40a520:	bl	4036e0 <printf@plt+0x1a80>
  40a524:	mov	x0, #0x30                  	// #48
  40a528:	bl	4246c4 <_Znwm@@Base>
  40a52c:	mov	x19, x0
  40a530:	ldr	x0, [sp, #40]
  40a534:	add	x0, x0, #0x50
  40a538:	mov	w2, #0xffffffff            	// #-1
  40a53c:	mov	x1, x0
  40a540:	mov	x0, x19
  40a544:	bl	41150c <printf@plt+0xf8ac>
  40a548:	str	x19, [sp, #136]
  40a54c:	ldr	x0, [sp, #40]
  40a550:	ldr	x19, [x0, #528]
  40a554:	add	x2, sp, #0x48
  40a558:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40a55c:	add	x1, x0, #0x290
  40a560:	mov	x0, x2
  40a564:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40a568:	add	x0, sp, #0x48
  40a56c:	mov	x1, x0
  40a570:	mov	x0, x19
  40a574:	bl	40412c <printf@plt+0x24cc>
  40a578:	add	x0, sp, #0x48
  40a57c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40a580:	ldr	x0, [sp, #128]
  40a584:	cmp	x0, #0x0
  40a588:	b.eq	40a59c <printf@plt+0x893c>  // b.none
  40a58c:	ldr	x0, [sp, #136]
  40a590:	ldr	x0, [x0]
  40a594:	ldr	x1, [sp, #128]
  40a598:	bl	41115c <printf@plt+0xf4fc>
  40a59c:	str	xzr, [sp, #168]
  40a5a0:	str	xzr, [sp, #160]
  40a5a4:	str	wzr, [sp, #156]
  40a5a8:	mov	w0, #0x1                   	// #1
  40a5ac:	str	w0, [sp, #152]
  40a5b0:	ldr	x0, [sp, #184]
  40a5b4:	bl	4034bc <printf@plt+0x185c>
  40a5b8:	str	w0, [sp, #148]
  40a5bc:	mov	w0, #0x4c                  	// #76
  40a5c0:	strb	w0, [sp, #63]
  40a5c4:	str	wzr, [sp, #68]
  40a5c8:	str	wzr, [sp, #64]
  40a5cc:	b	40a7e0 <printf@plt+0x8b80>
  40a5d0:	ldr	x0, [sp, #184]
  40a5d4:	bl	403388 <printf@plt+0x1728>
  40a5d8:	cmp	w0, #0x0
  40a5dc:	cset	w0, ne  // ne = any
  40a5e0:	and	w0, w0, #0xff
  40a5e4:	cmp	w0, #0x0
  40a5e8:	b.eq	40a68c <printf@plt+0x8a2c>  // b.none
  40a5ec:	mov	w0, #0x1                   	// #1
  40a5f0:	str	w0, [sp, #156]
  40a5f4:	add	x0, sp, #0x3f
  40a5f8:	mov	x1, x0
  40a5fc:	ldr	x0, [sp, #184]
  40a600:	bl	403590 <printf@plt+0x1930>
  40a604:	str	w0, [sp, #68]
  40a608:	mov	w0, #0x4c                  	// #76
  40a60c:	strb	w0, [sp, #63]
  40a610:	ldr	w0, [sp, #68]
  40a614:	mov	w1, w0
  40a618:	ldr	x0, [sp, #136]
  40a61c:	bl	4125f4 <printf@plt+0x10994>
  40a620:	str	w0, [sp, #148]
  40a624:	ldr	x0, [sp, #40]
  40a628:	ldr	w19, [x0, #584]
  40a62c:	ldr	x0, [sp, #40]
  40a630:	bl	407d68 <printf@plt+0x6108>
  40a634:	add	w1, w19, w0
  40a638:	ldr	w0, [sp, #68]
  40a63c:	add	w0, w1, w0
  40a640:	str	w0, [sp, #68]
  40a644:	ldr	w0, [sp, #148]
  40a648:	add	w0, w0, #0x1
  40a64c:	mov	w1, w0
  40a650:	ldr	x0, [sp, #136]
  40a654:	bl	41280c <printf@plt+0x10bac>
  40a658:	str	w0, [sp, #64]
  40a65c:	ldr	w0, [sp, #64]
  40a660:	cmp	w0, #0x0
  40a664:	b.le	40a7e0 <printf@plt+0x8b80>
  40a668:	ldr	x0, [sp, #40]
  40a66c:	ldr	w19, [x0, #584]
  40a670:	ldr	x0, [sp, #40]
  40a674:	bl	407d68 <printf@plt+0x6108>
  40a678:	add	w1, w19, w0
  40a67c:	ldr	w0, [sp, #64]
  40a680:	add	w0, w1, w0
  40a684:	str	w0, [sp, #64]
  40a688:	b	40a7e0 <printf@plt+0x8b80>
  40a68c:	ldr	x0, [sp, #184]
  40a690:	bl	4033dc <printf@plt+0x177c>
  40a694:	cmp	w0, #0x0
  40a698:	cset	w0, ne  // ne = any
  40a69c:	and	w0, w0, #0xff
  40a6a0:	cmp	w0, #0x0
  40a6a4:	b.eq	40a7a4 <printf@plt+0x8b44>  // b.none
  40a6a8:	ldr	w0, [sp, #156]
  40a6ac:	cmp	w0, #0x0
  40a6b0:	b.ne	40a744 <printf@plt+0x8ae4>  // b.any
  40a6b4:	ldr	x0, [sp, #168]
  40a6b8:	cmp	x0, #0x0
  40a6bc:	b.eq	40a744 <printf@plt+0x8ae4>  // b.none
  40a6c0:	ldr	x0, [sp, #40]
  40a6c4:	ldr	x0, [x0, #528]
  40a6c8:	bl	403e24 <printf@plt+0x21c4>
  40a6cc:	ldr	x0, [sp, #40]
  40a6d0:	bl	409b8c <printf@plt+0x7f2c>
  40a6d4:	ldr	x1, [sp, #136]
  40a6d8:	ldr	x0, [sp, #168]
  40a6dc:	bl	4036e0 <printf@plt+0x1a80>
  40a6e0:	mov	x0, #0x30                  	// #48
  40a6e4:	bl	4246c4 <_Znwm@@Base>
  40a6e8:	mov	x19, x0
  40a6ec:	ldr	x0, [sp, #40]
  40a6f0:	add	x0, x0, #0x50
  40a6f4:	mov	w2, #0xffffffff            	// #-1
  40a6f8:	mov	x1, x0
  40a6fc:	mov	x0, x19
  40a700:	bl	41150c <printf@plt+0xf8ac>
  40a704:	str	x19, [sp, #136]
  40a708:	ldr	x0, [sp, #40]
  40a70c:	ldr	x19, [x0, #528]
  40a710:	add	x2, sp, #0x58
  40a714:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40a718:	add	x1, x0, #0x2a8
  40a71c:	mov	x0, x2
  40a720:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40a724:	add	x0, sp, #0x58
  40a728:	mov	x1, x0
  40a72c:	mov	x0, x19
  40a730:	bl	40412c <printf@plt+0x24cc>
  40a734:	add	x0, sp, #0x58
  40a738:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40a73c:	str	xzr, [sp, #168]
  40a740:	str	xzr, [sp, #160]
  40a744:	ldr	x0, [sp, #128]
  40a748:	cmp	x0, #0x0
  40a74c:	b.eq	40a760 <printf@plt+0x8b00>  // b.none
  40a750:	ldr	x0, [sp, #136]
  40a754:	ldr	x0, [x0]
  40a758:	ldr	x1, [sp, #128]
  40a75c:	bl	41115c <printf@plt+0xf4fc>
  40a760:	mov	w0, #0x2                   	// #2
  40a764:	str	w0, [sp, #156]
  40a768:	mov	w0, #0x1                   	// #1
  40a76c:	str	w0, [sp, #148]
  40a770:	str	wzr, [sp, #68]
  40a774:	mov	w1, #0x2                   	// #2
  40a778:	ldr	x0, [sp, #136]
  40a77c:	bl	41280c <printf@plt+0x10bac>
  40a780:	mov	w1, w0
  40a784:	ldr	x0, [sp, #40]
  40a788:	ldr	w0, [x0, #584]
  40a78c:	add	w19, w1, w0
  40a790:	ldr	x0, [sp, #40]
  40a794:	bl	407d68 <printf@plt+0x6108>
  40a798:	add	w0, w19, w0
  40a79c:	str	w0, [sp, #64]
  40a7a0:	b	40a7e0 <printf@plt+0x8b80>
  40a7a4:	ldr	x0, [sp, #184]
  40a7a8:	bl	402e2c <printf@plt+0x11cc>
  40a7ac:	cmp	w0, #0x0
  40a7b0:	cset	w0, eq  // eq = none
  40a7b4:	and	w0, w0, #0xff
  40a7b8:	cmp	w0, #0x0
  40a7bc:	b.eq	40a7e0 <printf@plt+0x8b80>  // b.none
  40a7c0:	add	x1, sp, #0x40
  40a7c4:	add	x0, sp, #0x44
  40a7c8:	ldr	x4, [sp, #184]
  40a7cc:	mov	x3, x1
  40a7d0:	mov	x2, x0
  40a7d4:	ldr	w1, [sp, #156]
  40a7d8:	ldr	x0, [sp, #40]
  40a7dc:	bl	40a260 <printf@plt+0x8600>
  40a7e0:	ldr	x0, [sp, #184]
  40a7e4:	bl	403240 <printf@plt+0x15e0>
  40a7e8:	cmp	w0, #0x0
  40a7ec:	b.ne	40a810 <printf@plt+0x8bb0>  // b.any
  40a7f0:	ldr	x0, [sp, #184]
  40a7f4:	bl	403388 <printf@plt+0x1728>
  40a7f8:	cmp	w0, #0x0
  40a7fc:	b.ne	40a810 <printf@plt+0x8bb0>  // b.any
  40a800:	ldr	x0, [sp, #184]
  40a804:	bl	4033dc <printf@plt+0x177c>
  40a808:	cmp	w0, #0x0
  40a80c:	b.eq	40a830 <printf@plt+0x8bd0>  // b.none
  40a810:	ldr	x0, [sp, #176]
  40a814:	cmp	x0, #0x0
  40a818:	b.eq	40a830 <printf@plt+0x8bd0>  // b.none
  40a81c:	ldr	x0, [sp, #168]
  40a820:	cmp	x0, #0x0
  40a824:	b.ne	40a830 <printf@plt+0x8bd0>  // b.any
  40a828:	mov	w0, #0x1                   	// #1
  40a82c:	b	40a834 <printf@plt+0x8bd4>
  40a830:	mov	w0, #0x0                   	// #0
  40a834:	cmp	w0, #0x0
  40a838:	b.eq	40a854 <printf@plt+0x8bf4>  // b.none
  40a83c:	ldr	x1, [sp, #176]
  40a840:	ldr	x0, [sp, #40]
  40a844:	bl	409ac4 <printf@plt+0x7e64>
  40a848:	str	x0, [sp, #168]
  40a84c:	str	xzr, [sp, #176]
  40a850:	b	40a9ac <printf@plt+0x8d4c>
  40a854:	ldr	x0, [sp, #184]
  40a858:	bl	40309c <printf@plt+0x143c>
  40a85c:	cmp	w0, #0x0
  40a860:	b.eq	40a878 <printf@plt+0x8c18>  // b.none
  40a864:	ldr	x0, [sp, #168]
  40a868:	cmp	x0, #0x0
  40a86c:	b.eq	40a878 <printf@plt+0x8c18>  // b.none
  40a870:	mov	w0, #0x1                   	// #1
  40a874:	b	40a87c <printf@plt+0x8c1c>
  40a878:	mov	w0, #0x0                   	// #0
  40a87c:	cmp	w0, #0x0
  40a880:	b.eq	40a8d4 <printf@plt+0x8c74>  // b.none
  40a884:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40a888:	add	x1, x0, #0x2c0
  40a88c:	ldr	x0, [sp, #40]
  40a890:	bl	40a2e4 <printf@plt+0x8684>
  40a894:	ldr	x1, [sp, #136]
  40a898:	ldr	x0, [sp, #168]
  40a89c:	bl	4036e0 <printf@plt+0x1a80>
  40a8a0:	mov	x0, #0x30                  	// #48
  40a8a4:	bl	4246c4 <_Znwm@@Base>
  40a8a8:	mov	x19, x0
  40a8ac:	ldr	x0, [sp, #40]
  40a8b0:	add	x0, x0, #0x50
  40a8b4:	mov	w2, #0xffffffff            	// #-1
  40a8b8:	mov	x1, x0
  40a8bc:	mov	x0, x19
  40a8c0:	bl	41150c <printf@plt+0xf8ac>
  40a8c4:	str	x19, [sp, #136]
  40a8c8:	str	xzr, [sp, #168]
  40a8cc:	str	xzr, [sp, #160]
  40a8d0:	b	40a9ac <printf@plt+0x8d4c>
  40a8d4:	ldr	x0, [sp, #184]
  40a8d8:	bl	403334 <printf@plt+0x16d4>
  40a8dc:	cmp	w0, #0x0
  40a8e0:	cset	w0, ne  // ne = any
  40a8e4:	and	w0, w0, #0xff
  40a8e8:	cmp	w0, #0x0
  40a8ec:	b.eq	40a9ac <printf@plt+0x8d4c>  // b.none
  40a8f0:	ldr	x0, [sp, #184]
  40a8f4:	ldr	x0, [x0, #64]
  40a8f8:	str	x0, [sp, #128]
  40a8fc:	ldr	w0, [sp, #156]
  40a900:	cmp	w0, #0x0
  40a904:	b.ne	40a918 <printf@plt+0x8cb8>  // b.any
  40a908:	ldr	x0, [sp, #136]
  40a90c:	ldr	x0, [x0]
  40a910:	ldr	x1, [sp, #128]
  40a914:	bl	411300 <printf@plt+0xf6a0>
  40a918:	ldr	x0, [sp, #136]
  40a91c:	ldr	x0, [x0]
  40a920:	ldr	x1, [sp, #128]
  40a924:	bl	410fcc <printf@plt+0xf36c>
  40a928:	cmp	w0, #0x0
  40a92c:	cset	w0, eq  // eq = none
  40a930:	and	w0, w0, #0xff
  40a934:	cmp	w0, #0x0
  40a938:	b.eq	40a9ac <printf@plt+0x8d4c>  // b.none
  40a93c:	ldr	x0, [sp, #168]
  40a940:	cmp	x0, #0x0
  40a944:	b.eq	40a99c <printf@plt+0x8d3c>  // b.none
  40a948:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40a94c:	add	x1, x0, #0x2d0
  40a950:	ldr	x0, [sp, #40]
  40a954:	bl	40a2e4 <printf@plt+0x8684>
  40a958:	ldr	x1, [sp, #136]
  40a95c:	ldr	x0, [sp, #168]
  40a960:	bl	4036e0 <printf@plt+0x1a80>
  40a964:	mov	x0, #0x30                  	// #48
  40a968:	bl	4246c4 <_Znwm@@Base>
  40a96c:	mov	x19, x0
  40a970:	ldr	x0, [sp, #40]
  40a974:	add	x0, x0, #0x50
  40a978:	mov	w2, #0xffffffff            	// #-1
  40a97c:	mov	x1, x0
  40a980:	mov	x0, x19
  40a984:	bl	41150c <printf@plt+0xf8ac>
  40a988:	str	x19, [sp, #136]
  40a98c:	str	xzr, [sp, #168]
  40a990:	mov	w0, #0x3                   	// #3
  40a994:	str	w0, [sp, #156]
  40a998:	str	xzr, [sp, #160]
  40a99c:	ldr	x0, [sp, #136]
  40a9a0:	ldr	x0, [x0]
  40a9a4:	ldr	x1, [sp, #128]
  40a9a8:	bl	41115c <printf@plt+0xf4fc>
  40a9ac:	ldr	x0, [sp, #184]
  40a9b0:	bl	402e2c <printf@plt+0x11cc>
  40a9b4:	cmp	w0, #0x0
  40a9b8:	b.eq	40a9cc <printf@plt+0x8d6c>  // b.none
  40a9bc:	ldr	x0, [sp, #184]
  40a9c0:	bl	403388 <printf@plt+0x1728>
  40a9c4:	cmp	w0, #0x0
  40a9c8:	b.eq	40a9e0 <printf@plt+0x8d80>  // b.none
  40a9cc:	ldr	x0, [sp, #168]
  40a9d0:	cmp	x0, #0x0
  40a9d4:	b.eq	40a9e0 <printf@plt+0x8d80>  // b.none
  40a9d8:	mov	w0, #0x1                   	// #1
  40a9dc:	b	40a9e4 <printf@plt+0x8d84>
  40a9e0:	mov	w0, #0x0                   	// #0
  40a9e4:	cmp	w0, #0x0
  40a9e8:	b.eq	40aaac <printf@plt+0x8e4c>  // b.none
  40a9ec:	ldr	w0, [sp, #148]
  40a9f0:	cmp	w0, #0x0
  40a9f4:	b.eq	40aa24 <printf@plt+0x8dc4>  // b.none
  40a9f8:	ldr	w0, [sp, #68]
  40a9fc:	ldr	w1, [sp, #64]
  40aa00:	ldrb	w2, [sp, #63]
  40aa04:	mov	w4, w2
  40aa08:	mov	w3, w1
  40aa0c:	mov	w2, w0
  40aa10:	ldr	w1, [sp, #148]
  40aa14:	ldr	x0, [sp, #136]
  40aa18:	bl	412214 <printf@plt+0x105b4>
  40aa1c:	cmp	w0, #0x0
  40aa20:	b.ne	40aa2c <printf@plt+0x8dcc>  // b.any
  40aa24:	mov	w0, #0x1                   	// #1
  40aa28:	b	40aa30 <printf@plt+0x8dd0>
  40aa2c:	mov	w0, #0x0                   	// #0
  40aa30:	cmp	w0, #0x0
  40aa34:	b.eq	40aaac <printf@plt+0x8e4c>  // b.none
  40aa38:	ldr	w0, [sp, #148]
  40aa3c:	cmp	w0, #0x0
  40aa40:	b.ne	40aa58 <printf@plt+0x8df8>  // b.any
  40aa44:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40aa48:	add	x1, x0, #0x2e0
  40aa4c:	ldr	x0, [sp, #40]
  40aa50:	bl	40a2e4 <printf@plt+0x8684>
  40aa54:	b	40aa68 <printf@plt+0x8e08>
  40aa58:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40aa5c:	add	x1, x0, #0x2f8
  40aa60:	ldr	x0, [sp, #40]
  40aa64:	bl	40a2e4 <printf@plt+0x8684>
  40aa68:	ldr	x1, [sp, #136]
  40aa6c:	ldr	x0, [sp, #168]
  40aa70:	bl	4036e0 <printf@plt+0x1a80>
  40aa74:	mov	x0, #0x30                  	// #48
  40aa78:	bl	4246c4 <_Znwm@@Base>
  40aa7c:	mov	x19, x0
  40aa80:	ldr	x0, [sp, #40]
  40aa84:	add	x0, x0, #0x50
  40aa88:	mov	w2, #0xffffffff            	// #-1
  40aa8c:	mov	x1, x0
  40aa90:	mov	x0, x19
  40aa94:	bl	41150c <printf@plt+0xf8ac>
  40aa98:	str	x19, [sp, #136]
  40aa9c:	str	xzr, [sp, #168]
  40aaa0:	mov	w0, #0x3                   	// #3
  40aaa4:	str	w0, [sp, #156]
  40aaa8:	str	xzr, [sp, #160]
  40aaac:	ldr	x0, [sp, #40]
  40aab0:	ldr	x0, [x0, #528]
  40aab4:	bl	403e90 <printf@plt+0x2230>
  40aab8:	str	x0, [sp, #184]
  40aabc:	ldr	x1, [sp, #184]
  40aac0:	ldr	x0, [sp, #40]
  40aac4:	bl	40fbbc <printf@plt+0xdf5c>
  40aac8:	ldr	x0, [sp, #184]
  40aacc:	cmp	x0, #0x0
  40aad0:	b.ne	40ab08 <printf@plt+0x8ea8>  // b.any
  40aad4:	ldr	w0, [sp, #152]
  40aad8:	cmp	w0, #0x0
  40aadc:	b.eq	40abec <printf@plt+0x8f8c>  // b.none
  40aae0:	ldr	x0, [sp, #40]
  40aae4:	ldr	x0, [x0, #528]
  40aae8:	bl	403d60 <printf@plt+0x2100>
  40aaec:	ldr	x0, [sp, #40]
  40aaf0:	add	x0, x0, #0x2a0
  40aaf4:	bl	4050ec <printf@plt+0x348c>
  40aaf8:	ldr	x0, [sp, #184]
  40aafc:	str	x0, [sp, #160]
  40ab00:	str	wzr, [sp, #152]
  40ab04:	b	40abec <printf@plt+0x8f8c>
  40ab08:	ldr	x0, [sp, #184]
  40ab0c:	bl	403448 <printf@plt+0x17e8>
  40ab10:	cmp	w0, #0x0
  40ab14:	b.ne	40ab34 <printf@plt+0x8ed4>  // b.any
  40ab18:	ldr	w0, [sp, #124]
  40ab1c:	cmp	w0, #0x0
  40ab20:	b.eq	40ab3c <printf@plt+0x8edc>  // b.none
  40ab24:	ldr	x0, [sp, #184]
  40ab28:	bl	402e44 <printf@plt+0x11e4>
  40ab2c:	cmp	w0, #0x0
  40ab30:	b.eq	40ab3c <printf@plt+0x8edc>  // b.none
  40ab34:	mov	w0, #0x1                   	// #1
  40ab38:	b	40ab40 <printf@plt+0x8ee0>
  40ab3c:	mov	w0, #0x0                   	// #0
  40ab40:	cmp	w0, #0x0
  40ab44:	b.eq	40abec <printf@plt+0x8f8c>  // b.none
  40ab48:	ldr	x0, [sp, #40]
  40ab4c:	ldr	x0, [x0, #528]
  40ab50:	bl	403e90 <printf@plt+0x2230>
  40ab54:	str	x0, [sp, #184]
  40ab58:	ldr	x1, [sp, #184]
  40ab5c:	ldr	x0, [sp, #40]
  40ab60:	bl	40fbbc <printf@plt+0xdf5c>
  40ab64:	ldr	w2, [sp, #124]
  40ab68:	ldr	x1, [sp, #184]
  40ab6c:	ldr	x0, [sp, #40]
  40ab70:	bl	409800 <printf@plt+0x7ba0>
  40ab74:	str	w0, [sp, #124]
  40ab78:	ldr	x0, [sp, #184]
  40ab7c:	cmp	x0, #0x0
  40ab80:	b.eq	40abb8 <printf@plt+0x8f58>  // b.none
  40ab84:	ldr	x0, [sp, #184]
  40ab88:	bl	403448 <printf@plt+0x17e8>
  40ab8c:	cmp	w0, #0x0
  40ab90:	b.ne	40abb0 <printf@plt+0x8f50>  // b.any
  40ab94:	ldr	w0, [sp, #124]
  40ab98:	cmp	w0, #0x0
  40ab9c:	b.eq	40abb8 <printf@plt+0x8f58>  // b.none
  40aba0:	ldr	x0, [sp, #184]
  40aba4:	bl	402e44 <printf@plt+0x11e4>
  40aba8:	cmp	w0, #0x0
  40abac:	b.eq	40abb8 <printf@plt+0x8f58>  // b.none
  40abb0:	mov	w0, #0x1                   	// #1
  40abb4:	b	40abbc <printf@plt+0x8f5c>
  40abb8:	mov	w0, #0x0                   	// #0
  40abbc:	cmp	w0, #0x0
  40abc0:	b.eq	40abc8 <printf@plt+0x8f68>  // b.none
  40abc4:	b	40ab48 <printf@plt+0x8ee8>
  40abc8:	ldr	x0, [sp, #184]
  40abcc:	str	x0, [sp, #176]
  40abd0:	str	wzr, [sp, #148]
  40abd4:	ldr	w0, [sp, #152]
  40abd8:	cmp	w0, #0x0
  40abdc:	b.eq	40abe8 <printf@plt+0x8f88>  // b.none
  40abe0:	ldr	x0, [sp, #184]
  40abe4:	str	x0, [sp, #160]
  40abe8:	str	wzr, [sp, #152]
  40abec:	ldr	x0, [sp, #184]
  40abf0:	cmp	x0, #0x0
  40abf4:	b.eq	40ac14 <printf@plt+0x8fb4>  // b.none
  40abf8:	ldr	x0, [sp, #40]
  40abfc:	ldr	x0, [x0, #528]
  40ac00:	bl	403df8 <printf@plt+0x2198>
  40ac04:	cmp	w0, #0x0
  40ac08:	b.ne	40ac14 <printf@plt+0x8fb4>  // b.any
  40ac0c:	mov	w0, #0x1                   	// #1
  40ac10:	b	40ac18 <printf@plt+0x8fb8>
  40ac14:	mov	w0, #0x0                   	// #0
  40ac18:	cmp	w0, #0x0
  40ac1c:	b.eq	40ac24 <printf@plt+0x8fc4>  // b.none
  40ac20:	b	40a4ac <printf@plt+0x884c>
  40ac24:	ldr	x0, [sp, #40]
  40ac28:	ldr	x0, [x0, #528]
  40ac2c:	bl	403d60 <printf@plt+0x2100>
  40ac30:	ldr	x0, [sp, #168]
  40ac34:	cmp	x0, #0x0
  40ac38:	b.eq	40accc <printf@plt+0x906c>  // b.none
  40ac3c:	ldr	x0, [sp, #160]
  40ac40:	cmp	x0, #0x0
  40ac44:	b.eq	40ac80 <printf@plt+0x9020>  // b.none
  40ac48:	ldr	x0, [sp, #40]
  40ac4c:	ldr	x0, [x0, #528]
  40ac50:	bl	403e74 <printf@plt+0x2214>
  40ac54:	mov	x1, x0
  40ac58:	ldr	x0, [sp, #160]
  40ac5c:	cmp	x0, x1
  40ac60:	cset	w0, ne  // ne = any
  40ac64:	and	w0, w0, #0xff
  40ac68:	cmp	w0, #0x0
  40ac6c:	b.eq	40ac80 <printf@plt+0x9020>  // b.none
  40ac70:	ldr	x0, [sp, #40]
  40ac74:	ldr	x0, [x0, #528]
  40ac78:	bl	403e24 <printf@plt+0x21c4>
  40ac7c:	b	40ac48 <printf@plt+0x8fe8>
  40ac80:	ldr	x0, [sp, #40]
  40ac84:	bl	409b8c <printf@plt+0x7f2c>
  40ac88:	ldr	x1, [sp, #136]
  40ac8c:	ldr	x0, [sp, #168]
  40ac90:	bl	4036e0 <printf@plt+0x1a80>
  40ac94:	str	xzr, [sp, #136]
  40ac98:	ldr	x0, [sp, #40]
  40ac9c:	ldr	x19, [x0, #528]
  40aca0:	add	x2, sp, #0x68
  40aca4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40aca8:	add	x1, x0, #0x310
  40acac:	mov	x0, x2
  40acb0:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40acb4:	add	x0, sp, #0x68
  40acb8:	mov	x1, x0
  40acbc:	mov	x0, x19
  40acc0:	bl	40412c <printf@plt+0x24cc>
  40acc4:	add	x0, sp, #0x68
  40acc8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40accc:	ldr	x0, [sp, #136]
  40acd0:	cmp	x0, #0x0
  40acd4:	b.eq	40acfc <printf@plt+0x909c>  // b.none
  40acd8:	ldr	x19, [sp, #136]
  40acdc:	cmp	x19, #0x0
  40ace0:	b.eq	40acf8 <printf@plt+0x9098>  // b.none
  40ace4:	mov	x0, x19
  40ace8:	bl	411580 <printf@plt+0xf920>
  40acec:	mov	x1, #0x30                  	// #48
  40acf0:	mov	x0, x19
  40acf4:	bl	424780 <_ZdlPvm@@Base>
  40acf8:	str	xzr, [sp, #136]
  40acfc:	ldr	x0, [sp, #40]
  40ad00:	ldr	w1, [sp, #120]
  40ad04:	str	w1, [x0, #584]
  40ad08:	ldr	x0, [sp, #40]
  40ad0c:	str	wzr, [x0, #588]
  40ad10:	ldr	x0, [sp, #40]
  40ad14:	str	wzr, [x0, #596]
  40ad18:	ldr	x0, [sp, #40]
  40ad1c:	str	wzr, [x0, #564]
  40ad20:	b	40adf4 <printf@plt+0x9194>
  40ad24:	mov	x20, x0
  40ad28:	mov	x1, #0x30                  	// #48
  40ad2c:	mov	x0, x19
  40ad30:	bl	424780 <_ZdlPvm@@Base>
  40ad34:	mov	x0, x20
  40ad38:	bl	401be0 <_Unwind_Resume@plt>
  40ad3c:	mov	x20, x0
  40ad40:	mov	x1, #0x30                  	// #48
  40ad44:	mov	x0, x19
  40ad48:	bl	424780 <_ZdlPvm@@Base>
  40ad4c:	mov	x0, x20
  40ad50:	bl	401be0 <_Unwind_Resume@plt>
  40ad54:	mov	x19, x0
  40ad58:	add	x0, sp, #0x48
  40ad5c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ad60:	mov	x0, x19
  40ad64:	bl	401be0 <_Unwind_Resume@plt>
  40ad68:	mov	x20, x0
  40ad6c:	mov	x1, #0x30                  	// #48
  40ad70:	mov	x0, x19
  40ad74:	bl	424780 <_ZdlPvm@@Base>
  40ad78:	mov	x0, x20
  40ad7c:	bl	401be0 <_Unwind_Resume@plt>
  40ad80:	mov	x19, x0
  40ad84:	add	x0, sp, #0x58
  40ad88:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ad8c:	mov	x0, x19
  40ad90:	bl	401be0 <_Unwind_Resume@plt>
  40ad94:	mov	x20, x0
  40ad98:	mov	x1, #0x30                  	// #48
  40ad9c:	mov	x0, x19
  40ada0:	bl	424780 <_ZdlPvm@@Base>
  40ada4:	mov	x0, x20
  40ada8:	bl	401be0 <_Unwind_Resume@plt>
  40adac:	mov	x20, x0
  40adb0:	mov	x1, #0x30                  	// #48
  40adb4:	mov	x0, x19
  40adb8:	bl	424780 <_ZdlPvm@@Base>
  40adbc:	mov	x0, x20
  40adc0:	bl	401be0 <_Unwind_Resume@plt>
  40adc4:	mov	x20, x0
  40adc8:	mov	x1, #0x30                  	// #48
  40adcc:	mov	x0, x19
  40add0:	bl	424780 <_ZdlPvm@@Base>
  40add4:	mov	x0, x20
  40add8:	bl	401be0 <_Unwind_Resume@plt>
  40addc:	mov	x19, x0
  40ade0:	add	x0, sp, #0x68
  40ade4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ade8:	mov	x0, x19
  40adec:	bl	401be0 <_Unwind_Resume@plt>
  40adf0:	nop
  40adf4:	ldp	x19, x20, [sp, #16]
  40adf8:	ldp	x29, x30, [sp], #192
  40adfc:	ret
  40ae00:	stp	x29, x30, [sp, #-48]!
  40ae04:	mov	x29, sp
  40ae08:	str	x19, [sp, #16]
  40ae0c:	str	x0, [sp, #40]
  40ae10:	ldr	x0, [sp, #40]
  40ae14:	mov	w1, #0x1                   	// #1
  40ae18:	str	w1, [x0, #516]
  40ae1c:	ldr	x0, [sp, #40]
  40ae20:	bl	40bd50 <printf@plt+0xa0f0>
  40ae24:	ldr	x0, [sp, #40]
  40ae28:	ldr	x0, [x0, #528]
  40ae2c:	bl	404980 <printf@plt+0x2d20>
  40ae30:	ldr	x0, [sp, #40]
  40ae34:	bl	40a314 <printf@plt+0x86b4>
  40ae38:	ldr	x0, [sp, #40]
  40ae3c:	ldr	x0, [x0, #528]
  40ae40:	bl	404980 <printf@plt+0x2d20>
  40ae44:	ldr	x0, [sp, #40]
  40ae48:	bl	409648 <printf@plt+0x79e8>
  40ae4c:	ldr	x0, [sp, #40]
  40ae50:	ldr	x0, [x0, #536]
  40ae54:	bl	414404 <printf@plt+0x127a4>
  40ae58:	ldr	x0, [sp, #40]
  40ae5c:	ldr	x0, [x0, #536]
  40ae60:	bl	413654 <printf@plt+0x119f4>
  40ae64:	ldr	x0, [sp, #40]
  40ae68:	ldr	x19, [x0, #528]
  40ae6c:	cmp	x19, #0x0
  40ae70:	b.eq	40ae88 <printf@plt+0x9228>  // b.none
  40ae74:	mov	x0, x19
  40ae78:	bl	410ee0 <printf@plt+0xf280>
  40ae7c:	mov	x1, #0x28                  	// #40
  40ae80:	mov	x0, x19
  40ae84:	bl	424780 <_ZdlPvm@@Base>
  40ae88:	mov	x0, #0x28                  	// #40
  40ae8c:	bl	4246c4 <_Znwm@@Base>
  40ae90:	mov	x19, x0
  40ae94:	mov	x0, x19
  40ae98:	bl	404100 <printf@plt+0x24a0>
  40ae9c:	ldr	x0, [sp, #40]
  40aea0:	str	x19, [x0, #528]
  40aea4:	nop
  40aea8:	ldr	x19, [sp, #16]
  40aeac:	ldp	x29, x30, [sp], #48
  40aeb0:	ret
  40aeb4:	stp	x29, x30, [sp, #-32]!
  40aeb8:	mov	x29, sp
  40aebc:	str	x0, [sp, #24]
  40aec0:	str	x1, [sp, #16]
  40aec4:	ldr	x0, [sp, #24]
  40aec8:	ldr	x0, [x0, #536]
  40aecc:	bl	413bf8 <printf@plt+0x11f98>
  40aed0:	cmp	w0, #0x0
  40aed4:	cset	w0, ne  // ne = any
  40aed8:	and	w0, w0, #0xff
  40aedc:	cmp	w0, #0x0
  40aee0:	b.eq	40af28 <printf@plt+0x92c8>  // b.none
  40aee4:	ldr	x0, [sp, #24]
  40aee8:	ldr	w1, [x0, #336]
  40aeec:	ldr	x0, [sp, #16]
  40aef0:	ldr	w0, [x0, #80]
  40aef4:	cmp	w1, w0
  40aef8:	b.ge	40af64 <printf@plt+0x9304>  // b.tcont
  40aefc:	ldr	x0, [sp, #24]
  40af00:	ldr	w1, [x0, #336]
  40af04:	ldr	x0, [sp, #24]
  40af08:	ldr	w0, [x0, #144]
  40af0c:	add	w1, w1, w0
  40af10:	ldr	x0, [sp, #24]
  40af14:	str	w1, [x0, #336]
  40af18:	ldr	x0, [sp, #24]
  40af1c:	ldr	x0, [x0, #536]
  40af20:	bl	4146f0 <printf@plt+0x12a90>
  40af24:	b	40aee4 <printf@plt+0x9284>
  40af28:	ldr	x0, [sp, #24]
  40af2c:	ldr	w1, [x0, #340]
  40af30:	ldr	x0, [sp, #16]
  40af34:	ldr	w0, [x0, #76]
  40af38:	cmp	w1, w0
  40af3c:	b.ne	40af58 <printf@plt+0x92f8>  // b.any
  40af40:	ldr	x0, [sp, #24]
  40af44:	ldr	w1, [x0, #336]
  40af48:	ldr	x0, [sp, #16]
  40af4c:	ldr	w0, [x0, #80]
  40af50:	cmp	w1, w0
  40af54:	b.ge	40af64 <printf@plt+0x9304>  // b.tcont
  40af58:	ldr	x0, [sp, #24]
  40af5c:	ldr	x0, [x0, #536]
  40af60:	bl	4146f0 <printf@plt+0x12a90>
  40af64:	nop
  40af68:	ldp	x29, x30, [sp], #32
  40af6c:	ret
  40af70:	stp	x29, x30, [sp, #-64]!
  40af74:	mov	x29, sp
  40af78:	str	x0, [sp, #24]
  40af7c:	str	w1, [sp, #20]
  40af80:	str	wzr, [sp, #56]
  40af84:	mov	w0, #0x1                   	// #1
  40af88:	str	w0, [sp, #60]
  40af8c:	ldr	x0, [sp, #24]
  40af90:	ldr	x0, [x0, #528]
  40af94:	bl	403e74 <printf@plt+0x2214>
  40af98:	str	x0, [sp, #48]
  40af9c:	ldr	x0, [sp, #24]
  40afa0:	ldr	x0, [x0, #528]
  40afa4:	bl	403df8 <printf@plt+0x2198>
  40afa8:	cmp	w0, #0x0
  40afac:	cset	w0, eq  // eq = none
  40afb0:	and	w0, w0, #0xff
  40afb4:	cmp	w0, #0x0
  40afb8:	b.eq	40b0cc <printf@plt+0x946c>  // b.none
  40afbc:	ldr	x0, [sp, #24]
  40afc0:	ldr	x0, [x0, #528]
  40afc4:	bl	403e24 <printf@plt+0x21c4>
  40afc8:	ldr	x0, [sp, #24]
  40afcc:	ldr	x0, [x0, #528]
  40afd0:	bl	403e74 <printf@plt+0x2214>
  40afd4:	str	x0, [sp, #40]
  40afd8:	ldr	x0, [sp, #40]
  40afdc:	bl	402e2c <printf@plt+0x11cc>
  40afe0:	str	w0, [sp, #60]
  40afe4:	ldr	x0, [sp, #40]
  40afe8:	bl	402fe8 <printf@plt+0x1388>
  40afec:	cmp	w0, #0x0
  40aff0:	cset	w0, ne  // ne = any
  40aff4:	and	w0, w0, #0xff
  40aff8:	cmp	w0, #0x0
  40affc:	b.eq	40b008 <printf@plt+0x93a8>  // b.none
  40b000:	str	wzr, [sp, #20]
  40b004:	b	40b02c <printf@plt+0x93cc>
  40b008:	ldr	x0, [sp, #40]
  40b00c:	bl	402f84 <printf@plt+0x1324>
  40b010:	cmp	w0, #0x0
  40b014:	cset	w0, ne  // ne = any
  40b018:	and	w0, w0, #0xff
  40b01c:	cmp	w0, #0x0
  40b020:	b.eq	40b02c <printf@plt+0x93cc>  // b.none
  40b024:	mov	w0, #0x1                   	// #1
  40b028:	str	w0, [sp, #20]
  40b02c:	ldr	x0, [sp, #40]
  40b030:	bl	403240 <printf@plt+0x15e0>
  40b034:	cmp	w0, #0x0
  40b038:	b.ne	40b068 <printf@plt+0x9408>  // b.any
  40b03c:	ldr	x0, [sp, #40]
  40b040:	bl	403448 <printf@plt+0x17e8>
  40b044:	cmp	w0, #0x0
  40b048:	b.ne	40b068 <printf@plt+0x9408>  // b.any
  40b04c:	ldr	w0, [sp, #20]
  40b050:	cmp	w0, #0x0
  40b054:	b.eq	40b070 <printf@plt+0x9410>  // b.none
  40b058:	ldr	x0, [sp, #40]
  40b05c:	bl	402e44 <printf@plt+0x11e4>
  40b060:	cmp	w0, #0x0
  40b064:	b.eq	40b070 <printf@plt+0x9410>  // b.none
  40b068:	mov	w0, #0x1                   	// #1
  40b06c:	b	40b074 <printf@plt+0x9414>
  40b070:	mov	w0, #0x0                   	// #0
  40b074:	str	w0, [sp, #56]
  40b078:	ldr	w0, [sp, #56]
  40b07c:	cmp	w0, #0x0
  40b080:	b.ne	40b094 <printf@plt+0x9434>  // b.any
  40b084:	ldr	w0, [sp, #60]
  40b088:	cmp	w0, #0x0
  40b08c:	b.eq	40b094 <printf@plt+0x9434>  // b.none
  40b090:	b	40afbc <printf@plt+0x935c>
  40b094:	ldr	x0, [sp, #24]
  40b098:	ldr	x0, [x0, #528]
  40b09c:	bl	403e74 <printf@plt+0x2214>
  40b0a0:	mov	x1, x0
  40b0a4:	ldr	x0, [sp, #48]
  40b0a8:	cmp	x0, x1
  40b0ac:	cset	w0, ne  // ne = any
  40b0b0:	and	w0, w0, #0xff
  40b0b4:	cmp	w0, #0x0
  40b0b8:	b.eq	40b0cc <printf@plt+0x946c>  // b.none
  40b0bc:	ldr	x0, [sp, #24]
  40b0c0:	ldr	x0, [x0, #528]
  40b0c4:	bl	403e4c <printf@plt+0x21ec>
  40b0c8:	b	40b094 <printf@plt+0x9434>
  40b0cc:	ldr	w0, [sp, #60]
  40b0d0:	ldp	x29, x30, [sp], #64
  40b0d4:	ret
  40b0d8:	stp	x29, x30, [sp, #-48]!
  40b0dc:	mov	x29, sp
  40b0e0:	str	x0, [sp, #24]
  40b0e4:	str	x1, [sp, #16]
  40b0e8:	ldr	x0, [sp, #16]
  40b0ec:	cmp	x0, #0x0
  40b0f0:	b.eq	40b12c <printf@plt+0x94cc>  // b.none
  40b0f4:	ldr	x0, [sp, #16]
  40b0f8:	bl	41ddb8 <printf@plt+0x1c158>
  40b0fc:	str	x0, [sp, #40]
  40b100:	ldr	x0, [sp, #40]
  40b104:	cmp	x0, #0x0
  40b108:	b.eq	40b124 <printf@plt+0x94c4>  // b.none
  40b10c:	ldr	x0, [sp, #40]
  40b110:	ldrb	w0, [x0]
  40b114:	cmp	w0, #0x43
  40b118:	b.ne	40b124 <printf@plt+0x94c4>  // b.any
  40b11c:	mov	w0, #0x1                   	// #1
  40b120:	b	40b128 <printf@plt+0x94c8>
  40b124:	mov	w0, #0x0                   	// #0
  40b128:	b	40b130 <printf@plt+0x94d0>
  40b12c:	mov	w0, #0x0                   	// #0
  40b130:	ldp	x29, x30, [sp], #48
  40b134:	ret
  40b138:	stp	x29, x30, [sp, #-32]!
  40b13c:	mov	x29, sp
  40b140:	str	x0, [sp, #24]
  40b144:	str	x1, [sp, #16]
  40b148:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40b14c:	add	x1, x0, #0xff0
  40b150:	ldr	x0, [sp, #16]
  40b154:	bl	401b10 <strcmp@plt>
  40b158:	cmp	w0, #0x0
  40b15c:	b.ne	40b170 <printf@plt+0x9510>  // b.any
  40b160:	ldr	x0, [sp, #24]
  40b164:	ldr	x0, [x0, #536]
  40b168:	bl	413f28 <printf@plt+0x122c8>
  40b16c:	b	40b298 <printf@plt+0x9638>
  40b170:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b174:	add	x1, x0, #0x0
  40b178:	ldr	x0, [sp, #16]
  40b17c:	bl	401b10 <strcmp@plt>
  40b180:	cmp	w0, #0x0
  40b184:	b.ne	40b198 <printf@plt+0x9538>  // b.any
  40b188:	ldr	x0, [sp, #24]
  40b18c:	ldr	x0, [x0, #536]
  40b190:	bl	413f4c <printf@plt+0x122ec>
  40b194:	b	40b298 <printf@plt+0x9638>
  40b198:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40b19c:	add	x1, x0, #0xff8
  40b1a0:	ldr	x0, [sp, #16]
  40b1a4:	bl	401b10 <strcmp@plt>
  40b1a8:	cmp	w0, #0x0
  40b1ac:	b.ne	40b1cc <printf@plt+0x956c>  // b.any
  40b1b0:	ldr	x0, [sp, #24]
  40b1b4:	ldr	x0, [x0, #536]
  40b1b8:	bl	413f28 <printf@plt+0x122c8>
  40b1bc:	ldr	x0, [sp, #24]
  40b1c0:	ldr	x0, [x0, #536]
  40b1c4:	bl	413f4c <printf@plt+0x122ec>
  40b1c8:	b	40b298 <printf@plt+0x9638>
  40b1cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b1d0:	add	x1, x0, #0x320
  40b1d4:	ldr	x0, [sp, #16]
  40b1d8:	bl	401b10 <strcmp@plt>
  40b1dc:	cmp	w0, #0x0
  40b1e0:	b.ne	40b1f4 <printf@plt+0x9594>  // b.any
  40b1e4:	ldr	x0, [sp, #24]
  40b1e8:	ldr	x0, [x0, #536]
  40b1ec:	bl	413fb8 <printf@plt+0x12358>
  40b1f0:	b	40b298 <printf@plt+0x9638>
  40b1f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b1f8:	add	x1, x0, #0x328
  40b1fc:	ldr	x0, [sp, #16]
  40b200:	bl	401b10 <strcmp@plt>
  40b204:	cmp	w0, #0x0
  40b208:	b.ne	40b228 <printf@plt+0x95c8>  // b.any
  40b20c:	ldr	x0, [sp, #24]
  40b210:	ldr	x0, [x0, #536]
  40b214:	bl	413f4c <printf@plt+0x122ec>
  40b218:	ldr	x0, [sp, #24]
  40b21c:	ldr	x0, [x0, #536]
  40b220:	bl	413fb8 <printf@plt+0x12358>
  40b224:	b	40b298 <printf@plt+0x9638>
  40b228:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b22c:	add	x1, x0, #0x330
  40b230:	ldr	x0, [sp, #16]
  40b234:	bl	401b10 <strcmp@plt>
  40b238:	cmp	w0, #0x0
  40b23c:	b.ne	40b25c <printf@plt+0x95fc>  // b.any
  40b240:	ldr	x0, [sp, #24]
  40b244:	ldr	x0, [x0, #536]
  40b248:	bl	413f28 <printf@plt+0x122c8>
  40b24c:	ldr	x0, [sp, #24]
  40b250:	ldr	x0, [x0, #536]
  40b254:	bl	413fb8 <printf@plt+0x12358>
  40b258:	b	40b298 <printf@plt+0x9638>
  40b25c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b260:	add	x1, x0, #0x338
  40b264:	ldr	x0, [sp, #16]
  40b268:	bl	401b10 <strcmp@plt>
  40b26c:	cmp	w0, #0x0
  40b270:	b.ne	40b298 <printf@plt+0x9638>  // b.any
  40b274:	ldr	x0, [sp, #24]
  40b278:	ldr	x0, [x0, #536]
  40b27c:	bl	413f28 <printf@plt+0x122c8>
  40b280:	ldr	x0, [sp, #24]
  40b284:	ldr	x0, [x0, #536]
  40b288:	bl	413f4c <printf@plt+0x122ec>
  40b28c:	ldr	x0, [sp, #24]
  40b290:	ldr	x0, [x0, #536]
  40b294:	bl	413fb8 <printf@plt+0x12358>
  40b298:	nop
  40b29c:	ldp	x29, x30, [sp], #32
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-32]!
  40b2a8:	mov	x29, sp
  40b2ac:	str	x0, [sp, #24]
  40b2b0:	str	x1, [sp, #16]
  40b2b4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b2b8:	add	x1, x0, #0x340
  40b2bc:	ldr	x0, [sp, #16]
  40b2c0:	bl	401b10 <strcmp@plt>
  40b2c4:	cmp	w0, #0x0
  40b2c8:	b.ne	40b2f4 <printf@plt+0x9694>  // b.any
  40b2cc:	ldr	x0, [sp, #24]
  40b2d0:	ldr	x0, [x0, #536]
  40b2d4:	bl	413f28 <printf@plt+0x122c8>
  40b2d8:	ldr	x0, [sp, #24]
  40b2dc:	ldr	x0, [x0, #536]
  40b2e0:	bl	413f4c <printf@plt+0x122ec>
  40b2e4:	ldr	x0, [sp, #24]
  40b2e8:	ldr	x0, [x0, #536]
  40b2ec:	bl	413fb8 <printf@plt+0x12358>
  40b2f0:	b	40b5e4 <printf@plt+0x9984>
  40b2f4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40b2f8:	add	x1, x0, #0xff0
  40b2fc:	ldr	x0, [sp, #16]
  40b300:	bl	401b10 <strcmp@plt>
  40b304:	cmp	w0, #0x0
  40b308:	b.ne	40b31c <printf@plt+0x96bc>  // b.any
  40b30c:	ldr	x0, [sp, #24]
  40b310:	ldr	x0, [x0, #536]
  40b314:	bl	413a70 <printf@plt+0x11e10>
  40b318:	b	40b5e4 <printf@plt+0x9984>
  40b31c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b320:	add	x1, x0, #0x0
  40b324:	ldr	x0, [sp, #16]
  40b328:	bl	401b10 <strcmp@plt>
  40b32c:	cmp	w0, #0x0
  40b330:	b.ne	40b344 <printf@plt+0x96e4>  // b.any
  40b334:	ldr	x0, [sp, #24]
  40b338:	ldr	x0, [x0, #536]
  40b33c:	bl	413a2c <printf@plt+0x11dcc>
  40b340:	b	40b5e4 <printf@plt+0x9984>
  40b344:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40b348:	add	x1, x0, #0xff8
  40b34c:	ldr	x0, [sp, #16]
  40b350:	bl	401b10 <strcmp@plt>
  40b354:	cmp	w0, #0x0
  40b358:	b.ne	40b378 <printf@plt+0x9718>  // b.any
  40b35c:	ldr	x0, [sp, #24]
  40b360:	ldr	x0, [x0, #536]
  40b364:	bl	413a70 <printf@plt+0x11e10>
  40b368:	ldr	x0, [sp, #24]
  40b36c:	ldr	x0, [x0, #536]
  40b370:	bl	413a2c <printf@plt+0x11dcc>
  40b374:	b	40b5e4 <printf@plt+0x9984>
  40b378:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b37c:	add	x1, x0, #0x320
  40b380:	ldr	x0, [sp, #16]
  40b384:	bl	401b10 <strcmp@plt>
  40b388:	cmp	w0, #0x0
  40b38c:	b.ne	40b408 <printf@plt+0x97a8>  // b.any
  40b390:	ldr	x0, [sp, #24]
  40b394:	ldr	w0, [x0, #572]
  40b398:	cmp	w0, #0x0
  40b39c:	b.ne	40b3e0 <printf@plt+0x9780>  // b.any
  40b3a0:	ldr	x0, [sp, #24]
  40b3a4:	bl	407b80 <printf@plt+0x5f20>
  40b3a8:	cmp	w0, #0x0
  40b3ac:	b.eq	40b3e0 <printf@plt+0x9780>  // b.none
  40b3b0:	ldr	x0, [sp, #24]
  40b3b4:	ldr	w0, [x0, #572]
  40b3b8:	cmp	w0, #0x0
  40b3bc:	cset	w0, eq  // eq = none
  40b3c0:	and	w0, w0, #0xff
  40b3c4:	mov	w1, w0
  40b3c8:	ldr	x0, [sp, #24]
  40b3cc:	bl	40af70 <printf@plt+0x9310>
  40b3d0:	cmp	w0, #0x0
  40b3d4:	b.eq	40b3e0 <printf@plt+0x9780>  // b.none
  40b3d8:	mov	w0, #0x1                   	// #1
  40b3dc:	b	40b3e4 <printf@plt+0x9784>
  40b3e0:	mov	w0, #0x0                   	// #0
  40b3e4:	cmp	w0, #0x0
  40b3e8:	b.eq	40b3f8 <printf@plt+0x9798>  // b.none
  40b3ec:	ldr	x0, [sp, #24]
  40b3f0:	ldr	x0, [x0, #536]
  40b3f4:	bl	413b14 <printf@plt+0x11eb4>
  40b3f8:	ldr	x0, [sp, #24]
  40b3fc:	ldr	x0, [x0, #536]
  40b400:	bl	413ab4 <printf@plt+0x11e54>
  40b404:	b	40b5e4 <printf@plt+0x9984>
  40b408:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b40c:	add	x1, x0, #0x328
  40b410:	ldr	x0, [sp, #16]
  40b414:	bl	401b10 <strcmp@plt>
  40b418:	cmp	w0, #0x0
  40b41c:	b.ne	40b4a4 <printf@plt+0x9844>  // b.any
  40b420:	ldr	x0, [sp, #24]
  40b424:	ldr	w0, [x0, #572]
  40b428:	cmp	w0, #0x0
  40b42c:	b.ne	40b470 <printf@plt+0x9810>  // b.any
  40b430:	ldr	x0, [sp, #24]
  40b434:	bl	407b80 <printf@plt+0x5f20>
  40b438:	cmp	w0, #0x0
  40b43c:	b.eq	40b470 <printf@plt+0x9810>  // b.none
  40b440:	ldr	x0, [sp, #24]
  40b444:	ldr	w0, [x0, #572]
  40b448:	cmp	w0, #0x0
  40b44c:	cset	w0, eq  // eq = none
  40b450:	and	w0, w0, #0xff
  40b454:	mov	w1, w0
  40b458:	ldr	x0, [sp, #24]
  40b45c:	bl	40af70 <printf@plt+0x9310>
  40b460:	cmp	w0, #0x0
  40b464:	b.eq	40b470 <printf@plt+0x9810>  // b.none
  40b468:	mov	w0, #0x1                   	// #1
  40b46c:	b	40b474 <printf@plt+0x9814>
  40b470:	mov	w0, #0x0                   	// #0
  40b474:	cmp	w0, #0x0
  40b478:	b.eq	40b488 <printf@plt+0x9828>  // b.none
  40b47c:	ldr	x0, [sp, #24]
  40b480:	ldr	x0, [x0, #536]
  40b484:	bl	413b14 <printf@plt+0x11eb4>
  40b488:	ldr	x0, [sp, #24]
  40b48c:	ldr	x0, [x0, #536]
  40b490:	bl	413ab4 <printf@plt+0x11e54>
  40b494:	ldr	x0, [sp, #24]
  40b498:	ldr	x0, [x0, #536]
  40b49c:	bl	413a2c <printf@plt+0x11dcc>
  40b4a0:	b	40b5e4 <printf@plt+0x9984>
  40b4a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b4a8:	add	x1, x0, #0x330
  40b4ac:	ldr	x0, [sp, #16]
  40b4b0:	bl	401b10 <strcmp@plt>
  40b4b4:	cmp	w0, #0x0
  40b4b8:	b.ne	40b540 <printf@plt+0x98e0>  // b.any
  40b4bc:	ldr	x0, [sp, #24]
  40b4c0:	ldr	w0, [x0, #572]
  40b4c4:	cmp	w0, #0x0
  40b4c8:	b.ne	40b50c <printf@plt+0x98ac>  // b.any
  40b4cc:	ldr	x0, [sp, #24]
  40b4d0:	bl	407b80 <printf@plt+0x5f20>
  40b4d4:	cmp	w0, #0x0
  40b4d8:	b.eq	40b50c <printf@plt+0x98ac>  // b.none
  40b4dc:	ldr	x0, [sp, #24]
  40b4e0:	ldr	w0, [x0, #572]
  40b4e4:	cmp	w0, #0x0
  40b4e8:	cset	w0, eq  // eq = none
  40b4ec:	and	w0, w0, #0xff
  40b4f0:	mov	w1, w0
  40b4f4:	ldr	x0, [sp, #24]
  40b4f8:	bl	40af70 <printf@plt+0x9310>
  40b4fc:	cmp	w0, #0x0
  40b500:	b.eq	40b50c <printf@plt+0x98ac>  // b.none
  40b504:	mov	w0, #0x1                   	// #1
  40b508:	b	40b510 <printf@plt+0x98b0>
  40b50c:	mov	w0, #0x0                   	// #0
  40b510:	cmp	w0, #0x0
  40b514:	b.eq	40b524 <printf@plt+0x98c4>  // b.none
  40b518:	ldr	x0, [sp, #24]
  40b51c:	ldr	x0, [x0, #536]
  40b520:	bl	413b14 <printf@plt+0x11eb4>
  40b524:	ldr	x0, [sp, #24]
  40b528:	ldr	x0, [x0, #536]
  40b52c:	bl	413ab4 <printf@plt+0x11e54>
  40b530:	ldr	x0, [sp, #24]
  40b534:	ldr	x0, [x0, #536]
  40b538:	bl	413a70 <printf@plt+0x11e10>
  40b53c:	b	40b5e4 <printf@plt+0x9984>
  40b540:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40b544:	add	x1, x0, #0x338
  40b548:	ldr	x0, [sp, #16]
  40b54c:	bl	401b10 <strcmp@plt>
  40b550:	cmp	w0, #0x0
  40b554:	b.ne	40b5e4 <printf@plt+0x9984>  // b.any
  40b558:	ldr	x0, [sp, #24]
  40b55c:	ldr	w0, [x0, #572]
  40b560:	cmp	w0, #0x0
  40b564:	b.ne	40b5a8 <printf@plt+0x9948>  // b.any
  40b568:	ldr	x0, [sp, #24]
  40b56c:	bl	407b80 <printf@plt+0x5f20>
  40b570:	cmp	w0, #0x0
  40b574:	b.eq	40b5a8 <printf@plt+0x9948>  // b.none
  40b578:	ldr	x0, [sp, #24]
  40b57c:	ldr	w0, [x0, #572]
  40b580:	cmp	w0, #0x0
  40b584:	cset	w0, eq  // eq = none
  40b588:	and	w0, w0, #0xff
  40b58c:	mov	w1, w0
  40b590:	ldr	x0, [sp, #24]
  40b594:	bl	40af70 <printf@plt+0x9310>
  40b598:	cmp	w0, #0x0
  40b59c:	b.eq	40b5a8 <printf@plt+0x9948>  // b.none
  40b5a0:	mov	w0, #0x1                   	// #1
  40b5a4:	b	40b5ac <printf@plt+0x994c>
  40b5a8:	mov	w0, #0x0                   	// #0
  40b5ac:	cmp	w0, #0x0
  40b5b0:	b.eq	40b5c0 <printf@plt+0x9960>  // b.none
  40b5b4:	ldr	x0, [sp, #24]
  40b5b8:	ldr	x0, [x0, #536]
  40b5bc:	bl	413b14 <printf@plt+0x11eb4>
  40b5c0:	ldr	x0, [sp, #24]
  40b5c4:	ldr	x0, [x0, #536]
  40b5c8:	bl	413ab4 <printf@plt+0x11e54>
  40b5cc:	ldr	x0, [sp, #24]
  40b5d0:	ldr	x0, [x0, #536]
  40b5d4:	bl	413a2c <printf@plt+0x11dcc>
  40b5d8:	ldr	x0, [sp, #24]
  40b5dc:	ldr	x0, [x0, #536]
  40b5e0:	bl	413a70 <printf@plt+0x11e10>
  40b5e4:	nop
  40b5e8:	ldp	x29, x30, [sp], #32
  40b5ec:	ret
  40b5f0:	stp	x29, x30, [sp, #-32]!
  40b5f4:	mov	x29, sp
  40b5f8:	str	x0, [sp, #24]
  40b5fc:	str	w1, [sp, #20]
  40b600:	str	w2, [sp, #16]
  40b604:	ldr	w1, [sp, #20]
  40b608:	ldr	w0, [sp, #16]
  40b60c:	cmp	w1, w0
  40b610:	b.ge	40b640 <printf@plt+0x99e0>  // b.tcont
  40b614:	ldr	w1, [sp, #20]
  40b618:	ldr	w0, [sp, #16]
  40b61c:	cmp	w1, w0
  40b620:	b.ge	40b67c <printf@plt+0x9a1c>  // b.tcont
  40b624:	ldr	x0, [sp, #24]
  40b628:	ldr	x0, [x0, #536]
  40b62c:	bl	414cf0 <printf@plt+0x13090>
  40b630:	ldr	w0, [sp, #20]
  40b634:	add	w0, w0, #0x2
  40b638:	str	w0, [sp, #20]
  40b63c:	b	40b614 <printf@plt+0x99b4>
  40b640:	ldr	w1, [sp, #20]
  40b644:	ldr	w0, [sp, #16]
  40b648:	cmp	w1, w0
  40b64c:	b.le	40b67c <printf@plt+0x9a1c>
  40b650:	ldr	w1, [sp, #20]
  40b654:	ldr	w0, [sp, #16]
  40b658:	cmp	w1, w0
  40b65c:	b.le	40b67c <printf@plt+0x9a1c>
  40b660:	ldr	x0, [sp, #24]
  40b664:	ldr	x0, [x0, #536]
  40b668:	bl	414ca0 <printf@plt+0x13040>
  40b66c:	ldr	w0, [sp, #20]
  40b670:	sub	w0, w0, #0x2
  40b674:	str	w0, [sp, #20]
  40b678:	b	40b650 <printf@plt+0x99f0>
  40b67c:	nop
  40b680:	ldp	x29, x30, [sp], #32
  40b684:	ret
  40b688:	stp	x29, x30, [sp, #-32]!
  40b68c:	mov	x29, sp
  40b690:	str	x0, [sp, #24]
  40b694:	str	x1, [sp, #16]
  40b698:	ldr	x0, [sp, #24]
  40b69c:	ldr	w0, [x0, #280]
  40b6a0:	cmn	w0, #0x1
  40b6a4:	b.ne	40b6b8 <printf@plt+0x9a58>  // b.any
  40b6a8:	ldr	x0, [sp, #24]
  40b6ac:	ldr	w1, [x0, #600]
  40b6b0:	ldr	x0, [sp, #24]
  40b6b4:	str	w1, [x0, #280]
  40b6b8:	ldr	x0, [sp, #16]
  40b6bc:	ldr	x1, [x0]
  40b6c0:	ldr	x0, [sp, #24]
  40b6c4:	ldr	x0, [x0, #272]
  40b6c8:	cmp	x1, x0
  40b6cc:	b.eq	40b730 <printf@plt+0x9ad0>  // b.none
  40b6d0:	ldr	x0, [sp, #24]
  40b6d4:	ldr	x0, [x0, #272]
  40b6d8:	cmp	x0, #0x0
  40b6dc:	b.eq	40b6f8 <printf@plt+0x9a98>  // b.none
  40b6e0:	ldr	x0, [sp, #24]
  40b6e4:	ldr	x0, [x0, #272]
  40b6e8:	bl	41ddb8 <printf@plt+0x1c158>
  40b6ec:	mov	x1, x0
  40b6f0:	ldr	x0, [sp, #24]
  40b6f4:	bl	40b138 <printf@plt+0x94d8>
  40b6f8:	ldr	x0, [sp, #16]
  40b6fc:	ldr	x1, [x0]
  40b700:	ldr	x0, [sp, #24]
  40b704:	str	x1, [x0, #272]
  40b708:	ldr	x0, [sp, #24]
  40b70c:	ldr	x0, [x0, #272]
  40b710:	cmp	x0, #0x0
  40b714:	b.eq	40b730 <printf@plt+0x9ad0>  // b.none
  40b718:	ldr	x0, [sp, #24]
  40b71c:	ldr	x0, [x0, #272]
  40b720:	bl	41ddb8 <printf@plt+0x1c158>
  40b724:	mov	x1, x0
  40b728:	ldr	x0, [sp, #24]
  40b72c:	bl	40b2a4 <printf@plt+0x9644>
  40b730:	ldr	x0, [sp, #24]
  40b734:	ldr	w1, [x0, #280]
  40b738:	ldr	x0, [sp, #16]
  40b73c:	ldr	w0, [x0, #8]
  40b740:	cmp	w1, w0
  40b744:	b.eq	40b7b0 <printf@plt+0x9b50>  // b.none
  40b748:	ldr	x1, [sp, #16]
  40b74c:	ldr	x0, [sp, #24]
  40b750:	bl	40bb40 <printf@plt+0x9ee0>
  40b754:	ldr	x0, [sp, #24]
  40b758:	ldr	w0, [x0, #280]
  40b75c:	cmp	w0, #0x0
  40b760:	b.le	40b790 <printf@plt+0x9b30>
  40b764:	ldr	x0, [sp, #16]
  40b768:	ldr	w0, [x0, #8]
  40b76c:	cmp	w0, #0x0
  40b770:	b.le	40b790 <printf@plt+0x9b30>
  40b774:	ldr	x0, [sp, #24]
  40b778:	ldr	w1, [x0, #280]
  40b77c:	ldr	x0, [sp, #16]
  40b780:	ldr	w0, [x0, #8]
  40b784:	mov	w2, w0
  40b788:	ldr	x0, [sp, #24]
  40b78c:	bl	40b5f0 <printf@plt+0x9990>
  40b790:	ldr	x0, [sp, #16]
  40b794:	ldr	w0, [x0, #8]
  40b798:	cmp	w0, #0x0
  40b79c:	b.le	40b7b0 <printf@plt+0x9b50>
  40b7a0:	ldr	x0, [sp, #16]
  40b7a4:	ldr	w1, [x0, #8]
  40b7a8:	ldr	x0, [sp, #24]
  40b7ac:	str	w1, [x0, #280]
  40b7b0:	ldr	x0, [sp, #24]
  40b7b4:	add	x2, x0, #0x128
  40b7b8:	ldr	x0, [sp, #16]
  40b7bc:	add	x0, x0, #0x18
  40b7c0:	mov	x1, x0
  40b7c4:	mov	x0, x2
  40b7c8:	bl	419e3c <printf@plt+0x181dc>
  40b7cc:	cmp	w0, #0x0
  40b7d0:	cset	w0, ne  // ne = any
  40b7d4:	and	w0, w0, #0xff
  40b7d8:	cmp	w0, #0x0
  40b7dc:	b.eq	40b834 <printf@plt+0x9bd4>  // b.none
  40b7e0:	ldr	x0, [sp, #24]
  40b7e4:	ldr	x0, [x0, #536]
  40b7e8:	bl	413c4c <printf@plt+0x11fec>
  40b7ec:	ldr	x0, [sp, #24]
  40b7f0:	add	x2, x0, #0x128
  40b7f4:	ldr	x0, [sp, #16]
  40b7f8:	add	x1, x0, #0x18
  40b7fc:	mov	x0, x2
  40b800:	ldp	x2, x3, [x1]
  40b804:	stp	x2, x3, [x0]
  40b808:	ldp	x2, x3, [x1, #16]
  40b80c:	stp	x2, x3, [x0, #16]
  40b810:	ldr	x1, [x1, #32]
  40b814:	str	x1, [x0, #32]
  40b818:	ldr	x0, [sp, #24]
  40b81c:	ldr	x2, [x0, #536]
  40b820:	ldr	x0, [sp, #24]
  40b824:	add	x0, x0, #0x128
  40b828:	mov	x1, x0
  40b82c:	mov	x0, x2
  40b830:	bl	413c18 <printf@plt+0x11fb8>
  40b834:	nop
  40b838:	ldp	x29, x30, [sp], #32
  40b83c:	ret
  40b840:	sub	sp, sp, #0x20
  40b844:	str	x0, [sp, #8]
  40b848:	str	x1, [sp]
  40b84c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40b850:	add	x0, x0, #0xb58
  40b854:	ldr	w0, [x0]
  40b858:	str	w0, [sp, #28]
  40b85c:	ldr	x0, [sp, #8]
  40b860:	ldr	w1, [x0, #280]
  40b864:	ldr	w0, [sp, #28]
  40b868:	mul	w0, w1, w0
  40b86c:	mov	w1, #0x8e39                	// #36409
  40b870:	movk	w1, #0x38e3, lsl #16
  40b874:	smull	x1, w0, w1
  40b878:	lsr	x1, x1, #32
  40b87c:	asr	w1, w1, #4
  40b880:	asr	w0, w0, #31
  40b884:	sub	w0, w1, w0
  40b888:	str	w0, [sp, #24]
  40b88c:	ldr	x0, [sp, #8]
  40b890:	ldr	w0, [x0, #280]
  40b894:	cmp	w0, #0x0
  40b898:	b.eq	40b8f4 <printf@plt+0x9c94>  // b.none
  40b89c:	ldr	x0, [sp, #8]
  40b8a0:	ldr	w1, [x0, #340]
  40b8a4:	ldr	x0, [sp]
  40b8a8:	ldr	w0, [x0, #76]
  40b8ac:	cmp	w1, w0
  40b8b0:	b.ge	40b8f4 <printf@plt+0x9c94>  // b.tcont
  40b8b4:	ldr	x0, [sp, #8]
  40b8b8:	ldr	w1, [x0, #340]
  40b8bc:	ldr	w0, [sp, #24]
  40b8c0:	sub	w1, w1, w0
  40b8c4:	ldr	x0, [sp]
  40b8c8:	ldr	w0, [x0, #84]
  40b8cc:	cmp	w1, w0
  40b8d0:	b.le	40b8f4 <printf@plt+0x9c94>
  40b8d4:	ldr	x0, [sp, #8]
  40b8d8:	ldr	w1, [x0, #280]
  40b8dc:	ldr	x0, [sp]
  40b8e0:	ldr	w0, [x0, #8]
  40b8e4:	cmp	w1, w0
  40b8e8:	b.le	40b8f4 <printf@plt+0x9c94>
  40b8ec:	mov	w0, #0x1                   	// #1
  40b8f0:	b	40b8f8 <printf@plt+0x9c98>
  40b8f4:	mov	w0, #0x0                   	// #0
  40b8f8:	add	sp, sp, #0x20
  40b8fc:	ret
  40b900:	sub	sp, sp, #0x20
  40b904:	str	x0, [sp, #8]
  40b908:	str	x1, [sp]
  40b90c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40b910:	add	x0, x0, #0xb58
  40b914:	ldr	w0, [x0]
  40b918:	str	w0, [sp, #28]
  40b91c:	ldr	x0, [sp, #8]
  40b920:	ldr	w1, [x0, #280]
  40b924:	ldr	w0, [sp, #28]
  40b928:	mul	w0, w1, w0
  40b92c:	mov	w1, #0x8e39                	// #36409
  40b930:	movk	w1, #0x38e3, lsl #16
  40b934:	smull	x1, w0, w1
  40b938:	lsr	x1, x1, #32
  40b93c:	asr	w1, w1, #4
  40b940:	asr	w0, w0, #31
  40b944:	sub	w0, w1, w0
  40b948:	str	w0, [sp, #24]
  40b94c:	ldr	x0, [sp, #8]
  40b950:	ldr	w0, [x0, #280]
  40b954:	cmp	w0, #0x0
  40b958:	b.eq	40b9b4 <printf@plt+0x9d54>  // b.none
  40b95c:	ldr	x0, [sp, #8]
  40b960:	ldr	w1, [x0, #340]
  40b964:	ldr	x0, [sp]
  40b968:	ldr	w0, [x0, #76]
  40b96c:	cmp	w1, w0
  40b970:	b.le	40b9b4 <printf@plt+0x9d54>
  40b974:	ldr	x0, [sp, #8]
  40b978:	ldr	w1, [x0, #340]
  40b97c:	ldr	w0, [sp, #24]
  40b980:	sub	w1, w1, w0
  40b984:	ldr	x0, [sp]
  40b988:	ldr	w0, [x0, #84]
  40b98c:	cmp	w1, w0
  40b990:	b.ge	40b9b4 <printf@plt+0x9d54>  // b.tcont
  40b994:	ldr	x0, [sp, #8]
  40b998:	ldr	w1, [x0, #280]
  40b99c:	ldr	x0, [sp]
  40b9a0:	ldr	w0, [x0, #8]
  40b9a4:	cmp	w1, w0
  40b9a8:	b.le	40b9b4 <printf@plt+0x9d54>
  40b9ac:	mov	w0, #0x1                   	// #1
  40b9b0:	b	40b9b8 <printf@plt+0x9d58>
  40b9b4:	mov	w0, #0x0                   	// #0
  40b9b8:	add	sp, sp, #0x20
  40b9bc:	ret
  40b9c0:	sub	sp, sp, #0x20
  40b9c4:	str	x0, [sp, #8]
  40b9c8:	str	x1, [sp]
  40b9cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40b9d0:	add	x0, x0, #0xb58
  40b9d4:	ldr	w0, [x0]
  40b9d8:	str	w0, [sp, #28]
  40b9dc:	ldr	x0, [sp, #8]
  40b9e0:	ldr	w1, [x0, #280]
  40b9e4:	ldr	w0, [sp, #28]
  40b9e8:	mul	w0, w1, w0
  40b9ec:	mov	w1, #0x8e39                	// #36409
  40b9f0:	movk	w1, #0x38e3, lsl #16
  40b9f4:	smull	x1, w0, w1
  40b9f8:	lsr	x1, x1, #32
  40b9fc:	asr	w1, w1, #4
  40ba00:	asr	w0, w0, #31
  40ba04:	sub	w0, w1, w0
  40ba08:	str	w0, [sp, #24]
  40ba0c:	ldr	x0, [sp, #8]
  40ba10:	ldr	w0, [x0, #280]
  40ba14:	cmp	w0, #0x0
  40ba18:	b.eq	40ba74 <printf@plt+0x9e14>  // b.none
  40ba1c:	ldr	x0, [sp]
  40ba20:	ldr	w1, [x0, #76]
  40ba24:	ldr	x0, [sp, #8]
  40ba28:	ldr	w0, [x0, #340]
  40ba2c:	cmp	w1, w0
  40ba30:	b.ge	40ba74 <printf@plt+0x9e14>  // b.tcont
  40ba34:	ldr	x0, [sp, #8]
  40ba38:	ldr	w1, [x0, #340]
  40ba3c:	ldr	w0, [sp, #24]
  40ba40:	sub	w1, w1, w0
  40ba44:	ldr	x0, [sp]
  40ba48:	ldr	w0, [x0, #84]
  40ba4c:	cmp	w1, w0
  40ba50:	b.le	40ba74 <printf@plt+0x9e14>
  40ba54:	ldr	x0, [sp, #8]
  40ba58:	ldr	w1, [x0, #280]
  40ba5c:	ldr	x0, [sp]
  40ba60:	ldr	w0, [x0, #8]
  40ba64:	cmp	w1, w0
  40ba68:	b.ge	40ba74 <printf@plt+0x9e14>  // b.tcont
  40ba6c:	mov	w0, #0x1                   	// #1
  40ba70:	b	40ba78 <printf@plt+0x9e18>
  40ba74:	mov	w0, #0x0                   	// #0
  40ba78:	add	sp, sp, #0x20
  40ba7c:	ret
  40ba80:	sub	sp, sp, #0x20
  40ba84:	str	x0, [sp, #8]
  40ba88:	str	x1, [sp]
  40ba8c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40ba90:	add	x0, x0, #0xb58
  40ba94:	ldr	w0, [x0]
  40ba98:	str	w0, [sp, #28]
  40ba9c:	ldr	x0, [sp, #8]
  40baa0:	ldr	w1, [x0, #280]
  40baa4:	ldr	w0, [sp, #28]
  40baa8:	mul	w0, w1, w0
  40baac:	mov	w1, #0x8e39                	// #36409
  40bab0:	movk	w1, #0x38e3, lsl #16
  40bab4:	smull	x1, w0, w1
  40bab8:	lsr	x1, x1, #32
  40babc:	asr	w1, w1, #4
  40bac0:	asr	w0, w0, #31
  40bac4:	sub	w0, w1, w0
  40bac8:	str	w0, [sp, #24]
  40bacc:	ldr	x0, [sp, #8]
  40bad0:	ldr	w0, [x0, #280]
  40bad4:	cmp	w0, #0x0
  40bad8:	b.eq	40bb34 <printf@plt+0x9ed4>  // b.none
  40badc:	ldr	x0, [sp]
  40bae0:	ldr	w1, [x0, #76]
  40bae4:	ldr	x0, [sp, #8]
  40bae8:	ldr	w0, [x0, #340]
  40baec:	cmp	w1, w0
  40baf0:	b.le	40bb34 <printf@plt+0x9ed4>
  40baf4:	ldr	x0, [sp, #8]
  40baf8:	ldr	w1, [x0, #340]
  40bafc:	ldr	w0, [sp, #24]
  40bb00:	sub	w1, w1, w0
  40bb04:	ldr	x0, [sp]
  40bb08:	ldr	w0, [x0, #84]
  40bb0c:	cmp	w1, w0
  40bb10:	b.ge	40bb34 <printf@plt+0x9ed4>  // b.tcont
  40bb14:	ldr	x0, [sp, #8]
  40bb18:	ldr	w1, [x0, #280]
  40bb1c:	ldr	x0, [sp]
  40bb20:	ldr	w0, [x0, #8]
  40bb24:	cmp	w1, w0
  40bb28:	b.ge	40bb34 <printf@plt+0x9ed4>  // b.tcont
  40bb2c:	mov	w0, #0x1                   	// #1
  40bb30:	b	40bb38 <printf@plt+0x9ed8>
  40bb34:	mov	w0, #0x0                   	// #0
  40bb38:	add	sp, sp, #0x20
  40bb3c:	ret
  40bb40:	stp	x29, x30, [sp, #-32]!
  40bb44:	mov	x29, sp
  40bb48:	str	x0, [sp, #24]
  40bb4c:	str	x1, [sp, #16]
  40bb50:	ldr	x0, [sp, #24]
  40bb54:	ldr	w0, [x0, #516]
  40bb58:	cmp	w0, #0x0
  40bb5c:	b.ne	40bc1c <printf@plt+0x9fbc>  // b.any
  40bb60:	ldr	x1, [sp, #16]
  40bb64:	ldr	x0, [sp, #24]
  40bb68:	bl	40b840 <printf@plt+0x9be0>
  40bb6c:	cmp	w0, #0x0
  40bb70:	cset	w0, ne  // ne = any
  40bb74:	and	w0, w0, #0xff
  40bb78:	cmp	w0, #0x0
  40bb7c:	b.eq	40bb90 <printf@plt+0x9f30>  // b.none
  40bb80:	ldr	x0, [sp, #24]
  40bb84:	ldr	x0, [x0, #536]
  40bb88:	bl	414d64 <printf@plt+0x13104>
  40bb8c:	b	40bc1c <printf@plt+0x9fbc>
  40bb90:	ldr	x1, [sp, #16]
  40bb94:	ldr	x0, [sp, #24]
  40bb98:	bl	40b900 <printf@plt+0x9ca0>
  40bb9c:	cmp	w0, #0x0
  40bba0:	cset	w0, ne  // ne = any
  40bba4:	and	w0, w0, #0xff
  40bba8:	cmp	w0, #0x0
  40bbac:	b.eq	40bbc0 <printf@plt+0x9f60>  // b.none
  40bbb0:	ldr	x0, [sp, #24]
  40bbb4:	ldr	x0, [x0, #536]
  40bbb8:	bl	414d40 <printf@plt+0x130e0>
  40bbbc:	b	40bc1c <printf@plt+0x9fbc>
  40bbc0:	ldr	x1, [sp, #16]
  40bbc4:	ldr	x0, [sp, #24]
  40bbc8:	bl	40b9c0 <printf@plt+0x9d60>
  40bbcc:	cmp	w0, #0x0
  40bbd0:	cset	w0, ne  // ne = any
  40bbd4:	and	w0, w0, #0xff
  40bbd8:	cmp	w0, #0x0
  40bbdc:	b.eq	40bbf0 <printf@plt+0x9f90>  // b.none
  40bbe0:	ldr	x0, [sp, #24]
  40bbe4:	ldr	x0, [x0, #536]
  40bbe8:	bl	413f94 <printf@plt+0x12334>
  40bbec:	b	40bc1c <printf@plt+0x9fbc>
  40bbf0:	ldr	x1, [sp, #16]
  40bbf4:	ldr	x0, [sp, #24]
  40bbf8:	bl	40ba80 <printf@plt+0x9e20>
  40bbfc:	cmp	w0, #0x0
  40bc00:	cset	w0, ne  // ne = any
  40bc04:	and	w0, w0, #0xff
  40bc08:	cmp	w0, #0x0
  40bc0c:	b.eq	40bc1c <printf@plt+0x9fbc>  // b.none
  40bc10:	ldr	x0, [sp, #24]
  40bc14:	ldr	x0, [x0, #536]
  40bc18:	bl	413f70 <printf@plt+0x12310>
  40bc1c:	nop
  40bc20:	ldp	x29, x30, [sp], #32
  40bc24:	ret
  40bc28:	stp	x29, x30, [sp, #-32]!
  40bc2c:	mov	x29, sp
  40bc30:	str	x0, [sp, #24]
  40bc34:	str	x1, [sp, #16]
  40bc38:	ldr	x1, [sp, #16]
  40bc3c:	ldr	x0, [sp, #24]
  40bc40:	bl	40b688 <printf@plt+0x9a28>
  40bc44:	ldr	x0, [sp, #24]
  40bc48:	ldr	x0, [x0, #536]
  40bc4c:	bl	414404 <printf@plt+0x127a4>
  40bc50:	ldr	x0, [sp, #24]
  40bc54:	ldr	x0, [x0, #536]
  40bc58:	bl	4144b0 <printf@plt+0x12850>
  40bc5c:	ldr	x0, [sp, #24]
  40bc60:	add	x2, x0, #0x50
  40bc64:	ldr	x0, [sp, #16]
  40bc68:	ldr	x0, [x0, #64]
  40bc6c:	add	x0, x0, #0x9
  40bc70:	mov	x1, x0
  40bc74:	mov	x0, x2
  40bc78:	bl	4157c4 <printf@plt+0x13b64>
  40bc7c:	ldr	x0, [sp, #16]
  40bc80:	ldr	w1, [x0, #76]
  40bc84:	ldr	x0, [sp, #24]
  40bc88:	str	w1, [x0, #340]
  40bc8c:	ldr	x0, [sp, #16]
  40bc90:	ldr	w1, [x0, #88]
  40bc94:	ldr	x0, [sp, #24]
  40bc98:	str	w1, [x0, #336]
  40bc9c:	ldr	x0, [sp, #16]
  40bca0:	ldr	w1, [x0, #84]
  40bca4:	ldr	x0, [sp, #24]
  40bca8:	str	w1, [x0, #344]
  40bcac:	ldr	x0, [sp, #24]
  40bcb0:	str	wzr, [x0, #516]
  40bcb4:	nop
  40bcb8:	ldp	x29, x30, [sp], #32
  40bcbc:	ret
  40bcc0:	stp	x29, x30, [sp, #-32]!
  40bcc4:	mov	x29, sp
  40bcc8:	str	x0, [sp, #24]
  40bccc:	str	x1, [sp, #16]
  40bcd0:	ldr	x1, [sp, #16]
  40bcd4:	ldr	x0, [sp, #24]
  40bcd8:	bl	40b688 <printf@plt+0x9a28>
  40bcdc:	ldr	x1, [sp, #16]
  40bce0:	ldr	x0, [sp, #24]
  40bce4:	bl	40aeb4 <printf@plt+0x9254>
  40bce8:	ldr	x0, [sp, #24]
  40bcec:	ldr	x3, [x0, #536]
  40bcf0:	ldr	x0, [sp, #16]
  40bcf4:	ldr	x1, [x0, #64]
  40bcf8:	ldr	x0, [sp, #16]
  40bcfc:	ldr	w0, [x0, #72]
  40bd00:	mov	w2, w0
  40bd04:	mov	x0, x3
  40bd08:	bl	4140ac <printf@plt+0x1244c>
  40bd0c:	ldr	x0, [sp, #16]
  40bd10:	ldr	w1, [x0, #76]
  40bd14:	ldr	x0, [sp, #24]
  40bd18:	str	w1, [x0, #340]
  40bd1c:	ldr	x0, [sp, #16]
  40bd20:	ldr	w1, [x0, #88]
  40bd24:	ldr	x0, [sp, #24]
  40bd28:	str	w1, [x0, #336]
  40bd2c:	ldr	x0, [sp, #16]
  40bd30:	ldr	w1, [x0, #84]
  40bd34:	ldr	x0, [sp, #24]
  40bd38:	str	w1, [x0, #344]
  40bd3c:	ldr	x0, [sp, #24]
  40bd40:	str	wzr, [x0, #516]
  40bd44:	nop
  40bd48:	ldp	x29, x30, [sp], #32
  40bd4c:	ret
  40bd50:	stp	x29, x30, [sp, #-48]!
  40bd54:	mov	x29, sp
  40bd58:	str	x0, [sp, #24]
  40bd5c:	ldr	x0, [sp, #24]
  40bd60:	add	x0, x0, #0xa0
  40bd64:	bl	410b30 <printf@plt+0xeed0>
  40bd68:	cmp	w0, #0x0
  40bd6c:	cset	w0, gt
  40bd70:	and	w0, w0, #0xff
  40bd74:	cmp	w0, #0x0
  40bd78:	b.eq	40beec <printf@plt+0xa28c>  // b.none
  40bd7c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40bd80:	add	x0, x0, #0xb58
  40bd84:	ldr	w0, [x0]
  40bd88:	str	w0, [sp, #44]
  40bd8c:	ldr	x0, [sp, #24]
  40bd90:	add	x0, x0, #0xc8
  40bd94:	mov	x1, x0
  40bd98:	ldr	x0, [sp, #24]
  40bd9c:	bl	4060ec <printf@plt+0x448c>
  40bda0:	ldr	x0, [sp, #24]
  40bda4:	ldr	w0, [x0, #268]
  40bda8:	cmp	w0, #0x0
  40bdac:	b.eq	40bdd4 <printf@plt+0xa174>  // b.none
  40bdb0:	ldr	x0, [sp, #24]
  40bdb4:	ldr	x0, [x0, #200]
  40bdb8:	mov	x1, x0
  40bdbc:	ldr	x0, [sp, #24]
  40bdc0:	bl	406148 <printf@plt+0x44e8>
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.ne	40bdd4 <printf@plt+0xa174>  // b.any
  40bdcc:	mov	w0, #0x1                   	// #1
  40bdd0:	b	40bdd8 <printf@plt+0xa178>
  40bdd4:	mov	w0, #0x0                   	// #0
  40bdd8:	cmp	w0, #0x0
  40bddc:	b.eq	40be10 <printf@plt+0xa1b0>  // b.none
  40bde0:	ldr	x0, [sp, #24]
  40bde4:	ldr	x0, [x0, #200]
  40bde8:	mov	x1, x0
  40bdec:	ldr	x0, [sp, #24]
  40bdf0:	bl	4061a8 <printf@plt+0x4548>
  40bdf4:	str	x0, [sp, #32]
  40bdf8:	ldr	x0, [sp, #32]
  40bdfc:	cmp	x0, #0x0
  40be00:	b.eq	40be10 <printf@plt+0xa1b0>  // b.none
  40be04:	ldr	x0, [sp, #24]
  40be08:	ldr	x1, [sp, #32]
  40be0c:	str	x1, [x0, #200]
  40be10:	ldr	x0, [sp, #24]
  40be14:	ldr	x8, [x0, #528]
  40be18:	ldr	x0, [sp, #24]
  40be1c:	add	x9, x0, #0xc8
  40be20:	ldr	x0, [sp, #24]
  40be24:	add	x10, x0, #0xa0
  40be28:	ldr	x0, [sp, #24]
  40be2c:	ldr	w3, [x0, #608]
  40be30:	ldr	x0, [sp, #24]
  40be34:	ldr	w1, [x0, #180]
  40be38:	ldr	x0, [sp, #24]
  40be3c:	ldr	w2, [x0, #208]
  40be40:	ldr	w0, [sp, #44]
  40be44:	mul	w0, w2, w0
  40be48:	mov	w2, #0x8e39                	// #36409
  40be4c:	movk	w2, #0x38e3, lsl #16
  40be50:	smull	x2, w0, w2
  40be54:	lsr	x2, x2, #32
  40be58:	asr	w2, w2, #4
  40be5c:	asr	w0, w0, #31
  40be60:	sub	w0, w0, w2
  40be64:	add	w1, w1, w0
  40be68:	ldr	x0, [sp, #24]
  40be6c:	ldr	w2, [x0, #176]
  40be70:	ldr	x0, [sp, #24]
  40be74:	ldr	w4, [x0, #180]
  40be78:	ldr	x0, [sp, #24]
  40be7c:	ldr	w0, [x0, #184]
  40be80:	mov	w7, w0
  40be84:	mov	w6, w4
  40be88:	mov	w5, w2
  40be8c:	mov	w4, w1
  40be90:	mov	x2, x10
  40be94:	mov	x1, x9
  40be98:	mov	x0, x8
  40be9c:	bl	404204 <printf@plt+0x25a4>
  40bea0:	ldr	x0, [sp, #24]
  40bea4:	ldr	w1, [x0, #184]
  40bea8:	ldr	x0, [sp, #24]
  40beac:	str	w1, [x0, #336]
  40beb0:	ldr	x0, [sp, #24]
  40beb4:	ldr	w1, [x0, #180]
  40beb8:	ldr	x0, [sp, #24]
  40bebc:	str	w1, [x0, #340]
  40bec0:	ldr	x0, [sp, #24]
  40bec4:	str	wzr, [x0, #264]
  40bec8:	ldr	x0, [sp, #24]
  40becc:	ldr	w1, [x0, #184]
  40bed0:	ldr	x0, [sp, #24]
  40bed4:	str	w1, [x0, #188]
  40bed8:	ldr	x0, [sp, #24]
  40bedc:	str	wzr, [x0, #268]
  40bee0:	ldr	x0, [sp, #24]
  40bee4:	add	x0, x0, #0xa0
  40bee8:	bl	4265b0 <_ZdlPvm@@Base+0x1e30>
  40beec:	nop
  40bef0:	ldp	x29, x30, [sp], #48
  40bef4:	ret
  40bef8:	sub	sp, sp, #0x10
  40befc:	str	x0, [sp, #8]
  40bf00:	str	x1, [sp]
  40bf04:	ldr	x0, [sp]
  40bf08:	ldr	w1, [x0, #4]
  40bf0c:	ldr	x0, [sp, #8]
  40bf10:	str	w1, [x0, #352]
  40bf14:	nop
  40bf18:	add	sp, sp, #0x10
  40bf1c:	ret
  40bf20:	stp	x29, x30, [sp, #-96]!
  40bf24:	mov	x29, sp
  40bf28:	str	x19, [sp, #16]
  40bf2c:	str	x0, [sp, #56]
  40bf30:	str	w1, [sp, #52]
  40bf34:	str	x2, [sp, #40]
  40bf38:	str	w3, [sp, #48]
  40bf3c:	str	x4, [sp, #32]
  40bf40:	ldr	w0, [sp, #52]
  40bf44:	cmp	w0, #0x7e
  40bf48:	b.eq	40c180 <printf@plt+0xa520>  // b.none
  40bf4c:	ldr	w0, [sp, #52]
  40bf50:	cmp	w0, #0x7e
  40bf54:	b.gt	40c14c <printf@plt+0xa4ec>
  40bf58:	ldr	w0, [sp, #52]
  40bf5c:	cmp	w0, #0x74
  40bf60:	b.eq	40c04c <printf@plt+0xa3ec>  // b.none
  40bf64:	ldr	w0, [sp, #52]
  40bf68:	cmp	w0, #0x74
  40bf6c:	b.gt	40c14c <printf@plt+0xa4ec>
  40bf70:	ldr	w0, [sp, #52]
  40bf74:	cmp	w0, #0x70
  40bf78:	b.eq	40c188 <printf@plt+0xa528>  // b.none
  40bf7c:	ldr	w0, [sp, #52]
  40bf80:	cmp	w0, #0x70
  40bf84:	b.gt	40c14c <printf@plt+0xa4ec>
  40bf88:	ldr	w0, [sp, #52]
  40bf8c:	cmp	w0, #0x6c
  40bf90:	b.eq	40c190 <printf@plt+0xa530>  // b.none
  40bf94:	ldr	w0, [sp, #52]
  40bf98:	cmp	w0, #0x6c
  40bf9c:	b.gt	40c14c <printf@plt+0xa4ec>
  40bfa0:	ldr	w0, [sp, #52]
  40bfa4:	cmp	w0, #0x66
  40bfa8:	b.eq	40c198 <printf@plt+0xa538>  // b.none
  40bfac:	ldr	w0, [sp, #52]
  40bfb0:	cmp	w0, #0x66
  40bfb4:	b.gt	40c14c <printf@plt+0xa4ec>
  40bfb8:	ldr	w0, [sp, #52]
  40bfbc:	cmp	w0, #0x65
  40bfc0:	b.eq	40c1a0 <printf@plt+0xa540>  // b.none
  40bfc4:	ldr	w0, [sp, #52]
  40bfc8:	cmp	w0, #0x65
  40bfcc:	b.gt	40c14c <printf@plt+0xa4ec>
  40bfd0:	ldr	w0, [sp, #52]
  40bfd4:	cmp	w0, #0x63
  40bfd8:	b.eq	40c1a8 <printf@plt+0xa548>  // b.none
  40bfdc:	ldr	w0, [sp, #52]
  40bfe0:	cmp	w0, #0x63
  40bfe4:	b.gt	40c14c <printf@plt+0xa4ec>
  40bfe8:	ldr	w0, [sp, #52]
  40bfec:	cmp	w0, #0x61
  40bff0:	b.eq	40c1b0 <printf@plt+0xa550>  // b.none
  40bff4:	ldr	w0, [sp, #52]
  40bff8:	cmp	w0, #0x61
  40bffc:	b.gt	40c14c <printf@plt+0xa4ec>
  40c000:	ldr	w0, [sp, #52]
  40c004:	cmp	w0, #0x50
  40c008:	b.eq	40c1b8 <printf@plt+0xa558>  // b.none
  40c00c:	ldr	w0, [sp, #52]
  40c010:	cmp	w0, #0x50
  40c014:	b.gt	40c14c <printf@plt+0xa4ec>
  40c018:	ldr	w0, [sp, #52]
  40c01c:	cmp	w0, #0x46
  40c020:	b.eq	40c0bc <printf@plt+0xa45c>  // b.none
  40c024:	ldr	w0, [sp, #52]
  40c028:	cmp	w0, #0x46
  40c02c:	b.gt	40c14c <printf@plt+0xa4ec>
  40c030:	ldr	w0, [sp, #52]
  40c034:	cmp	w0, #0x43
  40c038:	b.eq	40c1c0 <printf@plt+0xa560>  // b.none
  40c03c:	ldr	w0, [sp, #52]
  40c040:	cmp	w0, #0x45
  40c044:	b.eq	40c1c8 <printf@plt+0xa568>  // b.none
  40c048:	b	40c14c <printf@plt+0xa4ec>
  40c04c:	ldr	w0, [sp, #48]
  40c050:	cmp	w0, #0x0
  40c054:	b.ne	40c068 <printf@plt+0xa408>  // b.any
  40c058:	ldr	x0, [sp, #56]
  40c05c:	mov	w1, #0xffffffff            	// #-1
  40c060:	str	w1, [x0, #352]
  40c064:	b	40c1cc <printf@plt+0xa56c>
  40c068:	ldr	w0, [sp, #48]
  40c06c:	cmp	w0, #0x1
  40c070:	b.eq	40c0a8 <printf@plt+0xa448>  // b.none
  40c074:	ldr	w0, [sp, #48]
  40c078:	cmp	w0, #0x2
  40c07c:	b.eq	40c0a8 <printf@plt+0xa448>  // b.none
  40c080:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c084:	add	x3, x0, #0xb38
  40c088:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c08c:	add	x2, x0, #0xb38
  40c090:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c094:	add	x1, x0, #0xb38
  40c098:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40c09c:	add	x0, x0, #0x348
  40c0a0:	bl	41bf74 <printf@plt+0x1a314>
  40c0a4:	b	40c1cc <printf@plt+0xa56c>
  40c0a8:	ldr	x0, [sp, #40]
  40c0ac:	ldr	w1, [x0]
  40c0b0:	ldr	x0, [sp, #56]
  40c0b4:	str	w1, [x0, #352]
  40c0b8:	b	40c1cc <printf@plt+0xa56c>
  40c0bc:	ldr	x0, [sp, #56]
  40c0c0:	ldr	x0, [x0, #616]
  40c0c4:	cmp	x0, #0x0
  40c0c8:	b.eq	40c0f0 <printf@plt+0xa490>  // b.none
  40c0cc:	ldr	x0, [sp, #56]
  40c0d0:	ldr	x19, [x0, #616]
  40c0d4:	cmp	x19, #0x0
  40c0d8:	b.eq	40c0f0 <printf@plt+0xa490>  // b.none
  40c0dc:	mov	x0, x19
  40c0e0:	bl	419c58 <printf@plt+0x17ff8>
  40c0e4:	mov	x1, #0x28                  	// #40
  40c0e8:	mov	x0, x19
  40c0ec:	bl	424780 <_ZdlPvm@@Base>
  40c0f0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  40c0f4:	add	x0, x0, #0xa8
  40c0f8:	ldr	x0, [x0]
  40c0fc:	str	x0, [sp, #72]
  40c100:	mov	x0, #0x28                  	// #40
  40c104:	bl	4246c4 <_Znwm@@Base>
  40c108:	mov	x19, x0
  40c10c:	ldr	x1, [sp, #72]
  40c110:	mov	x0, x19
  40c114:	bl	410a28 <printf@plt+0xedc8>
  40c118:	ldr	x0, [sp, #56]
  40c11c:	str	x19, [x0, #616]
  40c120:	ldr	x0, [sp, #32]
  40c124:	ldr	x1, [x0, #32]
  40c128:	ldr	x0, [sp, #56]
  40c12c:	ldr	x0, [x0, #616]
  40c130:	ldp	x2, x3, [x1]
  40c134:	stp	x2, x3, [x0]
  40c138:	ldp	x2, x3, [x1, #16]
  40c13c:	stp	x2, x3, [x0, #16]
  40c140:	ldr	x1, [x1, #32]
  40c144:	str	x1, [x0, #32]
  40c148:	b	40c1cc <printf@plt+0xa56c>
  40c14c:	ldr	w0, [sp, #52]
  40c150:	and	w1, w0, #0xff
  40c154:	add	x0, sp, #0x50
  40c158:	bl	41b8a8 <printf@plt+0x19c48>
  40c15c:	add	x1, sp, #0x50
  40c160:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c164:	add	x3, x0, #0xb38
  40c168:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c16c:	add	x2, x0, #0xb38
  40c170:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40c174:	add	x0, x0, #0x370
  40c178:	bl	41bf74 <printf@plt+0x1a314>
  40c17c:	b	40c1cc <printf@plt+0xa56c>
  40c180:	nop
  40c184:	b	40c1cc <printf@plt+0xa56c>
  40c188:	nop
  40c18c:	b	40c1cc <printf@plt+0xa56c>
  40c190:	nop
  40c194:	b	40c1cc <printf@plt+0xa56c>
  40c198:	nop
  40c19c:	b	40c1cc <printf@plt+0xa56c>
  40c1a0:	nop
  40c1a4:	b	40c1cc <printf@plt+0xa56c>
  40c1a8:	nop
  40c1ac:	b	40c1cc <printf@plt+0xa56c>
  40c1b0:	nop
  40c1b4:	b	40c1cc <printf@plt+0xa56c>
  40c1b8:	nop
  40c1bc:	b	40c1cc <printf@plt+0xa56c>
  40c1c0:	nop
  40c1c4:	b	40c1cc <printf@plt+0xa56c>
  40c1c8:	nop
  40c1cc:	nop
  40c1d0:	ldr	x19, [sp, #16]
  40c1d4:	ldp	x29, x30, [sp], #96
  40c1d8:	ret
  40c1dc:	stp	x29, x30, [sp, #-64]!
  40c1e0:	mov	x29, sp
  40c1e4:	str	x19, [sp, #16]
  40c1e8:	str	x0, [sp, #40]
  40c1ec:	ldr	x0, [sp, #40]
  40c1f0:	bl	419028 <printf@plt+0x173c8>
  40c1f4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40c1f8:	add	x1, x0, #0xee8
  40c1fc:	ldr	x0, [sp, #40]
  40c200:	str	x1, [x0]
  40c204:	ldr	x0, [sp, #40]
  40c208:	add	x0, x0, #0x38
  40c20c:	bl	401f74 <printf@plt+0x314>
  40c210:	ldr	x0, [sp, #40]
  40c214:	add	x0, x0, #0x50
  40c218:	mov	w2, #0x3c                  	// #60
  40c21c:	mov	x1, #0x0                   	// #0
  40c220:	bl	4150ec <printf@plt+0x1348c>
  40c224:	ldr	x0, [sp, #40]
  40c228:	str	wzr, [x0, #148]
  40c22c:	ldr	x0, [sp, #40]
  40c230:	add	x0, x0, #0xa0
  40c234:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40c238:	ldr	x0, [sp, #40]
  40c23c:	add	x0, x0, #0xc8
  40c240:	bl	4022d4 <printf@plt+0x674>
  40c244:	ldr	x0, [sp, #40]
  40c248:	str	wzr, [x0, #264]
  40c24c:	ldr	x0, [sp, #40]
  40c250:	str	wzr, [x0, #268]
  40c254:	ldr	x0, [sp, #40]
  40c258:	add	x0, x0, #0x110
  40c25c:	bl	4022d4 <printf@plt+0x674>
  40c260:	ldr	x0, [sp, #40]
  40c264:	mov	w1, #0xffffffff            	// #-1
  40c268:	str	w1, [x0, #336]
  40c26c:	ldr	x0, [sp, #40]
  40c270:	mov	w1, #0xffffffff            	// #-1
  40c274:	str	w1, [x0, #340]
  40c278:	ldr	x0, [sp, #40]
  40c27c:	mov	w1, #0xffffffff            	// #-1
  40c280:	str	w1, [x0, #344]
  40c284:	ldr	x0, [sp, #40]
  40c288:	mov	w1, #0xffffffff            	// #-1
  40c28c:	str	w1, [x0, #352]
  40c290:	ldr	x0, [sp, #40]
  40c294:	str	xzr, [x0, #368]
  40c298:	ldr	x0, [sp, #40]
  40c29c:	str	wzr, [x0, #376]
  40c2a0:	ldr	x0, [sp, #40]
  40c2a4:	add	x0, x0, #0x180
  40c2a8:	bl	404ac4 <printf@plt+0x2e64>
  40c2ac:	ldr	x0, [sp, #40]
  40c2b0:	add	x0, x0, #0x1a0
  40c2b4:	bl	404b24 <printf@plt+0x2ec4>
  40c2b8:	ldr	x0, [sp, #40]
  40c2bc:	mov	w1, #0xffffffff            	// #-1
  40c2c0:	str	w1, [x0, #512]
  40c2c4:	ldr	x0, [sp, #40]
  40c2c8:	mov	w1, #0x1                   	// #1
  40c2cc:	str	w1, [x0, #516]
  40c2d0:	ldr	x0, [sp, #40]
  40c2d4:	mov	w1, #0x64                  	// #100
  40c2d8:	str	w1, [x0, #520]
  40c2dc:	ldr	x0, [sp, #40]
  40c2e0:	str	xzr, [x0, #544]
  40c2e4:	ldr	x0, [sp, #40]
  40c2e8:	str	xzr, [x0, #552]
  40c2ec:	ldr	x0, [sp, #40]
  40c2f0:	str	wzr, [x0, #560]
  40c2f4:	ldr	x0, [sp, #40]
  40c2f8:	str	wzr, [x0, #564]
  40c2fc:	ldr	x0, [sp, #40]
  40c300:	mov	w1, #0x3                   	// #3
  40c304:	str	w1, [x0, #568]
  40c308:	ldr	x0, [sp, #40]
  40c30c:	mov	w1, #0x1                   	// #1
  40c310:	str	w1, [x0, #572]
  40c314:	ldr	x0, [sp, #40]
  40c318:	mov	w1, #0xffffffff            	// #-1
  40c31c:	str	w1, [x0, #576]
  40c320:	ldr	x0, [sp, #40]
  40c324:	str	wzr, [x0, #580]
  40c328:	ldr	x0, [sp, #40]
  40c32c:	str	wzr, [x0, #584]
  40c330:	ldr	x0, [sp, #40]
  40c334:	str	wzr, [x0, #588]
  40c338:	ldr	x0, [sp, #40]
  40c33c:	str	wzr, [x0, #592]
  40c340:	ldr	x0, [sp, #40]
  40c344:	str	wzr, [x0, #596]
  40c348:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c34c:	add	x0, x0, #0xf64
  40c350:	ldr	w1, [x0]
  40c354:	ldr	x0, [sp, #40]
  40c358:	str	w1, [x0, #600]
  40c35c:	ldr	x0, [sp, #40]
  40c360:	str	wzr, [x0, #608]
  40c364:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c368:	add	x0, x0, #0xf48
  40c36c:	ldr	x1, [x0]
  40c370:	ldr	x0, [sp, #40]
  40c374:	str	x1, [x0, #616]
  40c378:	ldr	x0, [sp, #40]
  40c37c:	str	wzr, [x0, #624]
  40c380:	ldr	x0, [sp, #40]
  40c384:	str	wzr, [x0, #628]
  40c388:	ldr	x0, [sp, #40]
  40c38c:	str	wzr, [x0, #632]
  40c390:	ldr	x0, [sp, #40]
  40c394:	str	wzr, [x0, #636]
  40c398:	ldr	x0, [sp, #40]
  40c39c:	str	wzr, [x0, #640]
  40c3a0:	ldr	x0, [sp, #40]
  40c3a4:	str	wzr, [x0, #644]
  40c3a8:	ldr	x0, [sp, #40]
  40c3ac:	str	wzr, [x0, #648]
  40c3b0:	ldr	x0, [sp, #40]
  40c3b4:	str	wzr, [x0, #652]
  40c3b8:	ldr	x0, [sp, #40]
  40c3bc:	str	wzr, [x0, #656]
  40c3c0:	ldr	x0, [sp, #40]
  40c3c4:	str	wzr, [x0, #660]
  40c3c8:	ldr	x0, [sp, #40]
  40c3cc:	str	wzr, [x0, #664]
  40c3d0:	ldr	x0, [sp, #40]
  40c3d4:	str	wzr, [x0, #668]
  40c3d8:	ldr	x0, [sp, #40]
  40c3dc:	add	x0, x0, #0x2a0
  40c3e0:	bl	404f44 <printf@plt+0x32e4>
  40c3e4:	ldr	x0, [sp, #40]
  40c3e8:	add	x19, x0, #0x38
  40c3ec:	mov	w3, #0x1                   	// #1
  40c3f0:	mov	x2, #0x0                   	// #0
  40c3f4:	mov	x1, #0x0                   	// #0
  40c3f8:	mov	x0, #0x0                   	// #0
  40c3fc:	bl	427674 <_ZdlPvm@@Base+0x2ef4>
  40c400:	mov	x1, x0
  40c404:	mov	x0, x19
  40c408:	bl	402030 <printf@plt+0x3d0>
  40c40c:	ldr	x0, [sp, #40]
  40c410:	add	x19, x0, #0x50
  40c414:	ldr	x0, [sp, #40]
  40c418:	add	x0, x0, #0x38
  40c41c:	bl	401fa0 <printf@plt+0x340>
  40c420:	mov	x1, x0
  40c424:	mov	x0, x19
  40c428:	bl	415148 <printf@plt+0x134e8>
  40c42c:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40c430:	add	x0, x0, #0x2e8
  40c434:	ldr	w0, [x0]
  40c438:	cmp	w0, #0x18
  40c43c:	b.eq	40c464 <printf@plt+0xa804>  // b.none
  40c440:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c444:	add	x3, x0, #0xb38
  40c448:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c44c:	add	x2, x0, #0xb38
  40c450:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c454:	add	x1, x0, #0xb38
  40c458:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40c45c:	add	x0, x0, #0x398
  40c460:	bl	41bfec <printf@plt+0x1a38c>
  40c464:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40c468:	add	x0, x0, #0x2ec
  40c46c:	ldr	w0, [x0]
  40c470:	cmp	w0, #0x28
  40c474:	b.eq	40c49c <printf@plt+0xa83c>  // b.none
  40c478:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c47c:	add	x3, x0, #0xb38
  40c480:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c484:	add	x2, x0, #0xb38
  40c488:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c48c:	add	x1, x0, #0xb38
  40c490:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40c494:	add	x0, x0, #0x3c0
  40c498:	bl	41bfec <printf@plt+0x1a38c>
  40c49c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c4a0:	add	x0, x0, #0xb58
  40c4a4:	ldr	w0, [x0]
  40c4a8:	str	w0, [sp, #60]
  40c4ac:	str	wzr, [sp, #56]
  40c4b0:	ldr	w2, [sp, #60]
  40c4b4:	mov	w0, #0x6667                	// #26215
  40c4b8:	movk	w0, #0x6666, lsl #16
  40c4bc:	smull	x0, w2, w0
  40c4c0:	lsr	x0, x0, #32
  40c4c4:	asr	w1, w0, #2
  40c4c8:	asr	w0, w2, #31
  40c4cc:	sub	w1, w1, w0
  40c4d0:	mov	w0, w1
  40c4d4:	lsl	w0, w0, #2
  40c4d8:	add	w0, w0, w1
  40c4dc:	lsl	w0, w0, #1
  40c4e0:	sub	w1, w2, w0
  40c4e4:	cmp	w1, #0x0
  40c4e8:	b.ne	40c520 <printf@plt+0xa8c0>  // b.any
  40c4ec:	ldr	w0, [sp, #60]
  40c4f0:	mov	w1, #0x6667                	// #26215
  40c4f4:	movk	w1, #0x6666, lsl #16
  40c4f8:	smull	x1, w0, w1
  40c4fc:	lsr	x1, x1, #32
  40c500:	asr	w1, w1, #2
  40c504:	asr	w0, w0, #31
  40c508:	sub	w0, w1, w0
  40c50c:	str	w0, [sp, #60]
  40c510:	ldr	w0, [sp, #56]
  40c514:	add	w0, w0, #0x1
  40c518:	str	w0, [sp, #56]
  40c51c:	b	40c4b0 <printf@plt+0xa850>
  40c520:	ldr	x0, [sp, #40]
  40c524:	ldr	w1, [sp, #60]
  40c528:	str	w1, [x0, #128]
  40c52c:	ldr	x0, [sp, #40]
  40c530:	add	x0, x0, #0x50
  40c534:	ldr	w1, [sp, #56]
  40c538:	bl	4156b0 <printf@plt+0x13a50>
  40c53c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40c540:	add	x0, x0, #0x3e0
  40c544:	bl	4242d0 <printf@plt+0x22670>
  40c548:	mov	x1, x0
  40c54c:	ldr	x0, [sp, #40]
  40c550:	str	x1, [x0, #136]
  40c554:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40c558:	add	x0, x0, #0x2e8
  40c55c:	ldr	w1, [x0]
  40c560:	ldr	x0, [sp, #40]
  40c564:	str	w1, [x0, #144]
  40c568:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c56c:	add	x0, x0, #0xb64
  40c570:	ldr	w1, [x0]
  40c574:	ldr	x0, [sp, #40]
  40c578:	str	w1, [x0, #152]
  40c57c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c580:	add	x0, x0, #0xb58
  40c584:	ldr	w1, [x0]
  40c588:	mov	w0, #0xd                   	// #13
  40c58c:	mul	w0, w1, w0
  40c590:	lsr	w1, w0, #31
  40c594:	add	w0, w1, w0
  40c598:	asr	w0, w0, #1
  40c59c:	mov	w1, w0
  40c5a0:	ldr	x0, [sp, #40]
  40c5a4:	str	w1, [x0, #580]
  40c5a8:	ldr	x0, [sp, #40]
  40c5ac:	ldr	w0, [x0, #152]
  40c5b0:	cmp	w0, #0x0
  40c5b4:	b.ne	40c5d4 <printf@plt+0xa974>  // b.any
  40c5b8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40c5bc:	add	x0, x0, #0xb58
  40c5c0:	ldr	w1, [x0]
  40c5c4:	mov	w0, #0xb                   	// #11
  40c5c8:	mul	w1, w1, w0
  40c5cc:	ldr	x0, [sp, #40]
  40c5d0:	str	w1, [x0, #152]
  40c5d4:	mov	x0, #0x28                  	// #40
  40c5d8:	bl	4246c4 <_Znwm@@Base>
  40c5dc:	mov	x19, x0
  40c5e0:	mov	x0, x19
  40c5e4:	bl	404100 <printf@plt+0x24a0>
  40c5e8:	ldr	x0, [sp, #40]
  40c5ec:	str	x19, [x0, #528]
  40c5f0:	b	40c668 <printf@plt+0xaa08>
  40c5f4:	mov	x19, x0
  40c5f8:	ldr	x0, [sp, #40]
  40c5fc:	add	x0, x0, #0x2a0
  40c600:	bl	404fd4 <printf@plt+0x3374>
  40c604:	ldr	x0, [sp, #40]
  40c608:	add	x0, x0, #0x1a0
  40c60c:	bl	404bc8 <printf@plt+0x2f68>
  40c610:	b	40c618 <printf@plt+0xa9b8>
  40c614:	mov	x19, x0
  40c618:	ldr	x0, [sp, #40]
  40c61c:	add	x0, x0, #0x180
  40c620:	bl	404b00 <printf@plt+0x2ea0>
  40c624:	b	40c62c <printf@plt+0xa9cc>
  40c628:	mov	x19, x0
  40c62c:	ldr	x0, [sp, #40]
  40c630:	add	x0, x0, #0x110
  40c634:	bl	410ebc <printf@plt+0xf25c>
  40c638:	ldr	x0, [sp, #40]
  40c63c:	add	x0, x0, #0xc8
  40c640:	bl	410ebc <printf@plt+0xf25c>
  40c644:	ldr	x0, [sp, #40]
  40c648:	add	x0, x0, #0xa0
  40c64c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40c650:	b	40c658 <printf@plt+0xa9f8>
  40c654:	mov	x19, x0
  40c658:	ldr	x0, [sp, #40]
  40c65c:	bl	419064 <printf@plt+0x17404>
  40c660:	mov	x0, x19
  40c664:	bl	401be0 <_Unwind_Resume@plt>
  40c668:	ldr	x19, [sp, #16]
  40c66c:	ldp	x29, x30, [sp], #64
  40c670:	ret
  40c674:	stp	x29, x30, [sp, #-64]!
  40c678:	mov	x29, sp
  40c67c:	str	x0, [sp, #40]
  40c680:	str	x1, [sp, #32]
  40c684:	str	x2, [sp, #24]
  40c688:	ldr	x0, [sp, #40]
  40c68c:	ldr	x0, [x0, #200]
  40c690:	cmp	x0, #0x0
  40c694:	b.eq	40c79c <printf@plt+0xab3c>  // b.none
  40c698:	str	xzr, [sp, #56]
  40c69c:	ldr	x0, [sp, #40]
  40c6a0:	ldr	x0, [x0, #200]
  40c6a4:	ldr	x1, [sp, #32]
  40c6a8:	bl	41dca0 <printf@plt+0x1c040>
  40c6ac:	str	w0, [sp, #52]
  40c6b0:	ldr	x0, [sp, #24]
  40c6b4:	bl	410b48 <printf@plt+0xeee8>
  40c6b8:	cmp	w0, #0x0
  40c6bc:	cset	w0, ne  // ne = any
  40c6c0:	and	w0, w0, #0xff
  40c6c4:	cmp	w0, #0x0
  40c6c8:	b.eq	40c738 <printf@plt+0xaad8>  // b.none
  40c6cc:	ldr	x0, [sp, #40]
  40c6d0:	ldr	x0, [x0, #200]
  40c6d4:	ldr	x1, [sp, #32]
  40c6d8:	bl	41ce40 <printf@plt+0x1b1e0>
  40c6dc:	cmp	w0, #0x0
  40c6e0:	cset	w0, ne  // ne = any
  40c6e4:	and	w0, w0, #0xff
  40c6e8:	cmp	w0, #0x0
  40c6ec:	b.eq	40c70c <printf@plt+0xaaac>  // b.none
  40c6f0:	ldr	x0, [sp, #40]
  40c6f4:	ldr	x0, [x0, #200]
  40c6f8:	ldr	x1, [sp, #32]
  40c6fc:	bl	41dca0 <printf@plt+0x1c040>
  40c700:	bl	40ca7c <printf@plt+0xae1c>
  40c704:	str	x0, [sp, #56]
  40c708:	b	40c710 <printf@plt+0xaab0>
  40c70c:	str	xzr, [sp, #56]
  40c710:	ldr	x0, [sp, #56]
  40c714:	cmp	x0, #0x0
  40c718:	b.ne	40c74c <printf@plt+0xaaec>  // b.any
  40c71c:	ldr	w0, [sp, #52]
  40c720:	cmp	w0, #0x7f
  40c724:	b.ls	40c74c <printf@plt+0xaaec>  // b.plast
  40c728:	ldr	w0, [sp, #52]
  40c72c:	bl	404578 <printf@plt+0x2918>
  40c730:	str	x0, [sp, #56]
  40c734:	b	40c74c <printf@plt+0xaaec>
  40c738:	ldr	x0, [sp, #40]
  40c73c:	ldr	x0, [x0, #200]
  40c740:	ldr	x1, [sp, #24]
  40c744:	bl	40c9a8 <printf@plt+0xad48>
  40c748:	str	x0, [sp, #56]
  40c74c:	ldr	x0, [sp, #40]
  40c750:	add	x0, x0, #0xa0
  40c754:	bl	410b30 <printf@plt+0xeed0>
  40c758:	mov	w1, w0
  40c75c:	ldr	x0, [sp, #40]
  40c760:	str	w1, [x0, #264]
  40c764:	ldr	x0, [sp, #56]
  40c768:	cmp	x0, #0x0
  40c76c:	b.ne	40c788 <printf@plt+0xab28>  // b.any
  40c770:	ldr	x0, [sp, #40]
  40c774:	add	x0, x0, #0xa0
  40c778:	ldr	w1, [sp, #52]
  40c77c:	and	w1, w1, #0xff
  40c780:	bl	410e54 <printf@plt+0xf1f4>
  40c784:	b	40c7a0 <printf@plt+0xab40>
  40c788:	ldr	x0, [sp, #40]
  40c78c:	add	x0, x0, #0xa0
  40c790:	ldr	x1, [sp, #56]
  40c794:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  40c798:	b	40c7a0 <printf@plt+0xab40>
  40c79c:	nop
  40c7a0:	ldp	x29, x30, [sp], #64
  40c7a4:	ret
  40c7a8:	stp	x29, x30, [sp, #-112]!
  40c7ac:	mov	x29, sp
  40c7b0:	str	x19, [sp, #16]
  40c7b4:	str	x0, [sp, #72]
  40c7b8:	str	x1, [sp, #64]
  40c7bc:	str	x2, [sp, #56]
  40c7c0:	str	x3, [sp, #48]
  40c7c4:	str	w4, [sp, #44]
  40c7c8:	ldr	x0, [sp, #72]
  40c7cc:	ldr	w1, [x0, #184]
  40c7d0:	ldr	x0, [sp, #48]
  40c7d4:	ldr	w0, [x0, #8]
  40c7d8:	cmp	w1, w0
  40c7dc:	b.eq	40c840 <printf@plt+0xabe0>  // b.none
  40c7e0:	ldr	x0, [sp, #72]
  40c7e4:	ldr	w1, [x0, #188]
  40c7e8:	ldr	x0, [sp, #72]
  40c7ec:	ldr	w0, [x0, #184]
  40c7f0:	cmp	w1, w0
  40c7f4:	b.ge	40c8a4 <printf@plt+0xac44>  // b.tcont
  40c7f8:	ldr	x0, [sp, #48]
  40c7fc:	ldr	w1, [x0, #8]
  40c800:	ldr	x0, [sp, #72]
  40c804:	ldr	w0, [x0, #184]
  40c808:	cmp	w1, w0
  40c80c:	b.ge	40c8a4 <printf@plt+0xac44>  // b.tcont
  40c810:	ldr	x0, [sp, #72]
  40c814:	ldr	w1, [x0, #184]
  40c818:	ldr	x0, [sp, #48]
  40c81c:	ldr	w0, [x0, #8]
  40c820:	sub	w1, w1, w0
  40c824:	ldr	x0, [sp, #48]
  40c828:	ldr	w2, [x0, #8]
  40c82c:	ldr	x0, [sp, #72]
  40c830:	ldr	w0, [x0, #188]
  40c834:	sub	w0, w2, w0
  40c838:	cmp	w1, w0
  40c83c:	b.ge	40c8a4 <printf@plt+0xac44>  // b.tcont
  40c840:	add	x0, sp, #0x50
  40c844:	ldr	x1, [sp, #56]
  40c848:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40c84c:	add	x0, sp, #0x50
  40c850:	mov	x2, x0
  40c854:	ldr	x1, [sp, #64]
  40c858:	ldr	x0, [sp, #72]
  40c85c:	bl	40c674 <printf@plt+0xaa14>
  40c860:	add	x0, sp, #0x50
  40c864:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40c868:	ldr	x0, [sp, #72]
  40c86c:	ldr	w1, [x0, #184]
  40c870:	ldr	x0, [sp, #72]
  40c874:	str	w1, [x0, #188]
  40c878:	ldr	x0, [sp, #72]
  40c87c:	ldr	w1, [x0, #184]
  40c880:	ldr	x0, [sp, #72]
  40c884:	ldr	w2, [x0, #192]
  40c888:	ldr	w0, [sp, #44]
  40c88c:	add	w0, w2, w0
  40c890:	add	w1, w1, w0
  40c894:	ldr	x0, [sp, #72]
  40c898:	str	w1, [x0, #184]
  40c89c:	mov	w0, #0x1                   	// #1
  40c8a0:	b	40c99c <printf@plt+0xad3c>
  40c8a4:	ldr	x0, [sp, #48]
  40c8a8:	ldr	w1, [x0, #8]
  40c8ac:	ldr	x0, [sp, #72]
  40c8b0:	ldr	w0, [x0, #184]
  40c8b4:	cmp	w1, w0
  40c8b8:	b.lt	40c96c <printf@plt+0xad0c>  // b.tstop
  40c8bc:	ldr	x0, [sp, #72]
  40c8c0:	ldr	w0, [x0, #192]
  40c8c4:	cmp	w0, #0x0
  40c8c8:	b.eq	40c8f0 <printf@plt+0xac90>  // b.none
  40c8cc:	ldr	x0, [sp, #72]
  40c8d0:	ldr	w1, [x0, #184]
  40c8d4:	ldr	x0, [sp, #72]
  40c8d8:	ldr	w0, [x0, #192]
  40c8dc:	sub	w1, w1, w0
  40c8e0:	ldr	x0, [sp, #48]
  40c8e4:	ldr	w0, [x0, #8]
  40c8e8:	cmp	w1, w0
  40c8ec:	b.eq	40c96c <printf@plt+0xad0c>  // b.none
  40c8f0:	ldr	x0, [sp, #48]
  40c8f4:	ldr	w1, [x0, #8]
  40c8f8:	ldr	x0, [sp, #72]
  40c8fc:	ldr	w0, [x0, #184]
  40c900:	sub	w1, w1, w0
  40c904:	ldr	x0, [sp, #72]
  40c908:	ldr	w0, [x0, #144]
  40c90c:	cmp	w1, w0
  40c910:	b.ge	40c96c <printf@plt+0xad0c>  // b.tcont
  40c914:	add	x0, sp, #0x60
  40c918:	ldr	x1, [sp, #56]
  40c91c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40c920:	add	x0, sp, #0x60
  40c924:	mov	x2, x0
  40c928:	ldr	x1, [sp, #64]
  40c92c:	ldr	x0, [sp, #72]
  40c930:	bl	40c674 <printf@plt+0xaa14>
  40c934:	add	x0, sp, #0x60
  40c938:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40c93c:	ldr	x0, [sp, #72]
  40c940:	ldr	w1, [x0, #184]
  40c944:	ldr	x0, [sp, #72]
  40c948:	str	w1, [x0, #188]
  40c94c:	ldr	x0, [sp, #48]
  40c950:	ldr	w1, [x0, #8]
  40c954:	ldr	w0, [sp, #44]
  40c958:	add	w1, w1, w0
  40c95c:	ldr	x0, [sp, #72]
  40c960:	str	w1, [x0, #184]
  40c964:	mov	w0, #0x1                   	// #1
  40c968:	b	40c99c <printf@plt+0xad3c>
  40c96c:	mov	w0, #0x0                   	// #0
  40c970:	b	40c99c <printf@plt+0xad3c>
  40c974:	mov	x19, x0
  40c978:	add	x0, sp, #0x50
  40c97c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40c980:	mov	x0, x19
  40c984:	bl	401be0 <_Unwind_Resume@plt>
  40c988:	mov	x19, x0
  40c98c:	add	x0, sp, #0x60
  40c990:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40c994:	mov	x0, x19
  40c998:	bl	401be0 <_Unwind_Resume@plt>
  40c99c:	ldr	x19, [sp, #16]
  40c9a0:	ldp	x29, x30, [sp], #112
  40c9a4:	ret
  40c9a8:	stp	x29, x30, [sp, #-80]!
  40c9ac:	mov	x29, sp
  40c9b0:	str	x19, [sp, #16]
  40c9b4:	str	x0, [sp, #40]
  40c9b8:	str	x1, [sp, #32]
  40c9bc:	ldr	x0, [sp, #40]
  40c9c0:	cmp	x0, #0x0
  40c9c4:	b.eq	40c9d8 <printf@plt+0xad78>  // b.none
  40c9c8:	ldr	x0, [sp, #32]
  40c9cc:	bl	410b48 <printf@plt+0xeee8>
  40c9d0:	cmp	w0, #0x0
  40c9d4:	b.eq	40c9e0 <printf@plt+0xad80>  // b.none
  40c9d8:	mov	w0, #0x1                   	// #1
  40c9dc:	b	40c9e4 <printf@plt+0xad84>
  40c9e0:	mov	w0, #0x0                   	// #0
  40c9e4:	cmp	w0, #0x0
  40c9e8:	b.eq	40c9f4 <printf@plt+0xad94>  // b.none
  40c9ec:	mov	x0, #0x0                   	// #0
  40c9f0:	b	40ca70 <printf@plt+0xae10>
  40c9f4:	add	x0, sp, #0x38
  40c9f8:	mov	x8, x0
  40c9fc:	mov	w1, #0x0                   	// #0
  40ca00:	ldr	x0, [sp, #32]
  40ca04:	bl	410c74 <printf@plt+0xf014>
  40ca08:	add	x0, sp, #0x38
  40ca0c:	bl	410b6c <printf@plt+0xef0c>
  40ca10:	bl	4242d0 <printf@plt+0x22670>
  40ca14:	str	x0, [sp, #72]
  40ca18:	add	x0, sp, #0x38
  40ca1c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ca20:	ldr	x1, [sp, #72]
  40ca24:	ldr	x0, [sp, #40]
  40ca28:	bl	41ce40 <printf@plt+0x1b1e0>
  40ca2c:	cmp	w0, #0x0
  40ca30:	cset	w0, ne  // ne = any
  40ca34:	and	w0, w0, #0xff
  40ca38:	cmp	w0, #0x0
  40ca3c:	b.eq	40ca54 <printf@plt+0xadf4>  // b.none
  40ca40:	ldr	x1, [sp, #72]
  40ca44:	ldr	x0, [sp, #40]
  40ca48:	bl	41dca0 <printf@plt+0x1c040>
  40ca4c:	bl	40ca7c <printf@plt+0xae1c>
  40ca50:	b	40ca70 <printf@plt+0xae10>
  40ca54:	mov	x0, #0x0                   	// #0
  40ca58:	b	40ca70 <printf@plt+0xae10>
  40ca5c:	mov	x19, x0
  40ca60:	add	x0, sp, #0x38
  40ca64:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ca68:	mov	x0, x19
  40ca6c:	bl	401be0 <_Unwind_Resume@plt>
  40ca70:	ldr	x19, [sp, #16]
  40ca74:	ldp	x29, x30, [sp], #80
  40ca78:	ret
  40ca7c:	stp	x29, x30, [sp, #-32]!
  40ca80:	mov	x29, sp
  40ca84:	str	w0, [sp, #28]
  40ca88:	ldr	w0, [sp, #28]
  40ca8c:	cmp	w0, #0x7f
  40ca90:	b.hi	40cb18 <printf@plt+0xaeb8>  // b.pmore
  40ca94:	ldr	w0, [sp, #28]
  40ca98:	cmp	w0, #0x3e
  40ca9c:	b.eq	40cb04 <printf@plt+0xaea4>  // b.none
  40caa0:	ldr	w0, [sp, #28]
  40caa4:	cmp	w0, #0x3e
  40caa8:	b.hi	40cb10 <printf@plt+0xaeb0>  // b.pmore
  40caac:	ldr	w0, [sp, #28]
  40cab0:	cmp	w0, #0x3c
  40cab4:	b.eq	40caf8 <printf@plt+0xae98>  // b.none
  40cab8:	ldr	w0, [sp, #28]
  40cabc:	cmp	w0, #0x3c
  40cac0:	b.hi	40cb10 <printf@plt+0xaeb0>  // b.pmore
  40cac4:	ldr	w0, [sp, #28]
  40cac8:	cmp	w0, #0x22
  40cacc:	b.eq	40cae0 <printf@plt+0xae80>  // b.none
  40cad0:	ldr	w0, [sp, #28]
  40cad4:	cmp	w0, #0x26
  40cad8:	b.eq	40caec <printf@plt+0xae8c>  // b.none
  40cadc:	b	40cb10 <printf@plt+0xaeb0>
  40cae0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cae4:	add	x0, x0, #0x3e8
  40cae8:	b	40d8c0 <printf@plt+0xbc60>
  40caec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40caf0:	add	x0, x0, #0x3f0
  40caf4:	b	40d8c0 <printf@plt+0xbc60>
  40caf8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cafc:	add	x0, x0, #0x3f8
  40cb00:	b	40d8c0 <printf@plt+0xbc60>
  40cb04:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cb08:	add	x0, x0, #0x400
  40cb0c:	b	40d8c0 <printf@plt+0xbc60>
  40cb10:	mov	x0, #0x0                   	// #0
  40cb14:	b	40d8c0 <printf@plt+0xbc60>
  40cb18:	ldr	w1, [sp, #28]
  40cb1c:	mov	w0, #0x27e9                	// #10217
  40cb20:	cmp	w1, w0
  40cb24:	b.eq	40d8a8 <printf@plt+0xbc48>  // b.none
  40cb28:	ldr	w1, [sp, #28]
  40cb2c:	mov	w0, #0x27e9                	// #10217
  40cb30:	cmp	w1, w0
  40cb34:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cb38:	ldr	w1, [sp, #28]
  40cb3c:	mov	w0, #0x27e8                	// #10216
  40cb40:	cmp	w1, w0
  40cb44:	b.eq	40d89c <printf@plt+0xbc3c>  // b.none
  40cb48:	ldr	w1, [sp, #28]
  40cb4c:	mov	w0, #0x27e8                	// #10216
  40cb50:	cmp	w1, w0
  40cb54:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cb58:	ldr	w1, [sp, #28]
  40cb5c:	mov	w0, #0x2666                	// #9830
  40cb60:	cmp	w1, w0
  40cb64:	b.eq	40d890 <printf@plt+0xbc30>  // b.none
  40cb68:	ldr	w1, [sp, #28]
  40cb6c:	mov	w0, #0x2666                	// #9830
  40cb70:	cmp	w1, w0
  40cb74:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cb78:	ldr	w1, [sp, #28]
  40cb7c:	mov	w0, #0x2665                	// #9829
  40cb80:	cmp	w1, w0
  40cb84:	b.eq	40d884 <printf@plt+0xbc24>  // b.none
  40cb88:	ldr	w1, [sp, #28]
  40cb8c:	mov	w0, #0x2665                	// #9829
  40cb90:	cmp	w1, w0
  40cb94:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cb98:	ldr	w1, [sp, #28]
  40cb9c:	mov	w0, #0x2663                	// #9827
  40cba0:	cmp	w1, w0
  40cba4:	b.eq	40d878 <printf@plt+0xbc18>  // b.none
  40cba8:	ldr	w1, [sp, #28]
  40cbac:	mov	w0, #0x2663                	// #9827
  40cbb0:	cmp	w1, w0
  40cbb4:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cbb8:	ldr	w1, [sp, #28]
  40cbbc:	mov	w0, #0x2660                	// #9824
  40cbc0:	cmp	w1, w0
  40cbc4:	b.eq	40d86c <printf@plt+0xbc0c>  // b.none
  40cbc8:	ldr	w1, [sp, #28]
  40cbcc:	mov	w0, #0x2660                	// #9824
  40cbd0:	cmp	w1, w0
  40cbd4:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cbd8:	ldr	w1, [sp, #28]
  40cbdc:	mov	w0, #0x25ca                	// #9674
  40cbe0:	cmp	w1, w0
  40cbe4:	b.eq	40d860 <printf@plt+0xbc00>  // b.none
  40cbe8:	ldr	w1, [sp, #28]
  40cbec:	mov	w0, #0x25ca                	// #9674
  40cbf0:	cmp	w1, w0
  40cbf4:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cbf8:	ldr	w1, [sp, #28]
  40cbfc:	mov	w0, #0x232a                	// #9002
  40cc00:	cmp	w1, w0
  40cc04:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cc08:	ldr	w1, [sp, #28]
  40cc0c:	mov	w0, #0x2190                	// #8592
  40cc10:	cmp	w1, w0
  40cc14:	b.cs	40ccf4 <printf@plt+0xb094>  // b.hs, b.nlast
  40cc18:	ldr	w1, [sp, #28]
  40cc1c:	mov	w0, #0x2135                	// #8501
  40cc20:	cmp	w1, w0
  40cc24:	b.eq	40d5cc <printf@plt+0xb96c>  // b.none
  40cc28:	ldr	w1, [sp, #28]
  40cc2c:	mov	w0, #0x2135                	// #8501
  40cc30:	cmp	w1, w0
  40cc34:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cc38:	ldr	w1, [sp, #28]
  40cc3c:	mov	w0, #0x2122                	// #8482
  40cc40:	cmp	w1, w0
  40cc44:	b.eq	40d5c0 <printf@plt+0xb960>  // b.none
  40cc48:	ldr	w1, [sp, #28]
  40cc4c:	mov	w0, #0x2122                	// #8482
  40cc50:	cmp	w1, w0
  40cc54:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cc58:	ldr	w1, [sp, #28]
  40cc5c:	mov	w0, #0x211c                	// #8476
  40cc60:	cmp	w1, w0
  40cc64:	b.eq	40d5b4 <printf@plt+0xb954>  // b.none
  40cc68:	ldr	w1, [sp, #28]
  40cc6c:	mov	w0, #0x211c                	// #8476
  40cc70:	cmp	w1, w0
  40cc74:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cc78:	ldr	w1, [sp, #28]
  40cc7c:	mov	w0, #0x2118                	// #8472
  40cc80:	cmp	w1, w0
  40cc84:	b.eq	40d5a8 <printf@plt+0xb948>  // b.none
  40cc88:	ldr	w1, [sp, #28]
  40cc8c:	mov	w0, #0x2118                	// #8472
  40cc90:	cmp	w1, w0
  40cc94:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cc98:	ldr	w1, [sp, #28]
  40cc9c:	mov	w0, #0x2111                	// #8465
  40cca0:	cmp	w1, w0
  40cca4:	b.eq	40d59c <printf@plt+0xb93c>  // b.none
  40cca8:	ldr	w1, [sp, #28]
  40ccac:	mov	w0, #0x2111                	// #8465
  40ccb0:	cmp	w1, w0
  40ccb4:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40ccb8:	ldr	w1, [sp, #28]
  40ccbc:	mov	w0, #0x20ac                	// #8364
  40ccc0:	cmp	w1, w0
  40ccc4:	b.eq	40d590 <printf@plt+0xb930>  // b.none
  40ccc8:	ldr	w1, [sp, #28]
  40cccc:	mov	w0, #0x20ac                	// #8364
  40ccd0:	cmp	w1, w0
  40ccd4:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40ccd8:	ldr	w0, [sp, #28]
  40ccdc:	cmp	w0, #0x3d6
  40cce0:	b.hi	40cd74 <printf@plt+0xb114>  // b.pmore
  40cce4:	ldr	w0, [sp, #28]
  40cce8:	cmp	w0, #0xa0
  40ccec:	b.cs	40cd4c <printf@plt+0xb0ec>  // b.hs, b.nlast
  40ccf0:	b	40d8b4 <printf@plt+0xbc54>
  40ccf4:	ldr	w1, [sp, #28]
  40ccf8:	mov	w0, #0xffffde70            	// #-8592
  40ccfc:	add	w0, w1, w0
  40cd00:	cmp	w0, #0x19a
  40cd04:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cd08:	adrp	x1, 428000 <_ZdlPvm@@Base+0x3880>
  40cd0c:	add	x1, x1, #0xd80
  40cd10:	ldr	w0, [x1, w0, uxtw #2]
  40cd14:	adr	x1, 40cd20 <printf@plt+0xb0c0>
  40cd18:	add	x0, x1, w0, sxtw #2
  40cd1c:	br	x0
  40cd20:	ldr	w1, [sp, #28]
  40cd24:	mov	w0, #0xffffdfed            	// #-8211
  40cd28:	add	w0, w1, w0
  40cd2c:	cmp	w0, #0x31
  40cd30:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cd34:	adrp	x1, 429000 <_ZdlPvm@@Base+0x4880>
  40cd38:	add	x1, x1, #0x3ec
  40cd3c:	ldr	w0, [x1, w0, uxtw #2]
  40cd40:	adr	x1, 40cd4c <printf@plt+0xb0ec>
  40cd44:	add	x0, x1, w0, sxtw #2
  40cd48:	br	x0
  40cd4c:	ldr	w0, [sp, #28]
  40cd50:	sub	w0, w0, #0xa0
  40cd54:	cmp	w0, #0x336
  40cd58:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cd5c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x4880>
  40cd60:	add	x1, x1, #0x4b4
  40cd64:	ldr	w0, [x1, w0, uxtw #2]
  40cd68:	adr	x1, 40cd74 <printf@plt+0xb114>
  40cd6c:	add	x0, x1, w0, sxtw #2
  40cd70:	br	x0
  40cd74:	ldr	w1, [sp, #28]
  40cd78:	mov	w0, #0x2044                	// #8260
  40cd7c:	cmp	w1, w0
  40cd80:	b.hi	40d8b4 <printf@plt+0xbc54>  // b.pmore
  40cd84:	ldr	w1, [sp, #28]
  40cd88:	mov	w0, #0x2013                	// #8211
  40cd8c:	cmp	w1, w0
  40cd90:	b.cs	40cd20 <printf@plt+0xb0c0>  // b.hs, b.nlast
  40cd94:	b	40d8b4 <printf@plt+0xbc54>
  40cd98:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cd9c:	add	x0, x0, #0x408
  40cda0:	b	40d8c0 <printf@plt+0xbc60>
  40cda4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cda8:	add	x0, x0, #0x410
  40cdac:	b	40d8c0 <printf@plt+0xbc60>
  40cdb0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdb4:	add	x0, x0, #0x418
  40cdb8:	b	40d8c0 <printf@plt+0xbc60>
  40cdbc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdc0:	add	x0, x0, #0x420
  40cdc4:	b	40d8c0 <printf@plt+0xbc60>
  40cdc8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdcc:	add	x0, x0, #0x428
  40cdd0:	b	40d8c0 <printf@plt+0xbc60>
  40cdd4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdd8:	add	x0, x0, #0x438
  40cddc:	b	40d8c0 <printf@plt+0xbc60>
  40cde0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cde4:	add	x0, x0, #0x440
  40cde8:	b	40d8c0 <printf@plt+0xbc60>
  40cdec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdf0:	add	x0, x0, #0x450
  40cdf4:	b	40d8c0 <printf@plt+0xbc60>
  40cdf8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cdfc:	add	x0, x0, #0x458
  40ce00:	b	40d8c0 <printf@plt+0xbc60>
  40ce04:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce08:	add	x0, x0, #0x460
  40ce0c:	b	40d8c0 <printf@plt+0xbc60>
  40ce10:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce14:	add	x0, x0, #0x468
  40ce18:	b	40d8c0 <printf@plt+0xbc60>
  40ce1c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce20:	add	x0, x0, #0x470
  40ce24:	b	40d8c0 <printf@plt+0xbc60>
  40ce28:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce2c:	add	x0, x0, #0x478
  40ce30:	b	40d8c0 <printf@plt+0xbc60>
  40ce34:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce38:	add	x0, x0, #0x480
  40ce3c:	b	40d8c0 <printf@plt+0xbc60>
  40ce40:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce44:	add	x0, x0, #0x488
  40ce48:	b	40d8c0 <printf@plt+0xbc60>
  40ce4c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce50:	add	x0, x0, #0x490
  40ce54:	b	40d8c0 <printf@plt+0xbc60>
  40ce58:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce5c:	add	x0, x0, #0x498
  40ce60:	b	40d8c0 <printf@plt+0xbc60>
  40ce64:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce68:	add	x0, x0, #0x4a8
  40ce6c:	b	40d8c0 <printf@plt+0xbc60>
  40ce70:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce74:	add	x0, x0, #0x4b0
  40ce78:	b	40d8c0 <printf@plt+0xbc60>
  40ce7c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce80:	add	x0, x0, #0x4b8
  40ce84:	b	40d8c0 <printf@plt+0xbc60>
  40ce88:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce8c:	add	x0, x0, #0x4c0
  40ce90:	b	40d8c0 <printf@plt+0xbc60>
  40ce94:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ce98:	add	x0, x0, #0x4c8
  40ce9c:	b	40d8c0 <printf@plt+0xbc60>
  40cea0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cea4:	add	x0, x0, #0x4d0
  40cea8:	b	40d8c0 <printf@plt+0xbc60>
  40ceac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ceb0:	add	x0, x0, #0x4e0
  40ceb4:	b	40d8c0 <printf@plt+0xbc60>
  40ceb8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cebc:	add	x0, x0, #0x4e8
  40cec0:	b	40d8c0 <printf@plt+0xbc60>
  40cec4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cec8:	add	x0, x0, #0x4f0
  40cecc:	b	40d8c0 <printf@plt+0xbc60>
  40ced0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ced4:	add	x0, x0, #0x4f8
  40ced8:	b	40d8c0 <printf@plt+0xbc60>
  40cedc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cee0:	add	x0, x0, #0x500
  40cee4:	b	40d8c0 <printf@plt+0xbc60>
  40cee8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ceec:	add	x0, x0, #0x510
  40cef0:	b	40d8c0 <printf@plt+0xbc60>
  40cef4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cef8:	add	x0, x0, #0x520
  40cefc:	b	40d8c0 <printf@plt+0xbc60>
  40cf00:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf04:	add	x0, x0, #0x530
  40cf08:	b	40d8c0 <printf@plt+0xbc60>
  40cf0c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf10:	add	x0, x0, #0x540
  40cf14:	b	40d8c0 <printf@plt+0xbc60>
  40cf18:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf1c:	add	x0, x0, #0x550
  40cf20:	b	40d8c0 <printf@plt+0xbc60>
  40cf24:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf28:	add	x0, x0, #0x560
  40cf2c:	b	40d8c0 <printf@plt+0xbc60>
  40cf30:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf34:	add	x0, x0, #0x568
  40cf38:	b	40d8c0 <printf@plt+0xbc60>
  40cf3c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf40:	add	x0, x0, #0x578
  40cf44:	b	40d8c0 <printf@plt+0xbc60>
  40cf48:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf4c:	add	x0, x0, #0x580
  40cf50:	b	40d8c0 <printf@plt+0xbc60>
  40cf54:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf58:	add	x0, x0, #0x588
  40cf5c:	b	40d8c0 <printf@plt+0xbc60>
  40cf60:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf64:	add	x0, x0, #0x590
  40cf68:	b	40d8c0 <printf@plt+0xbc60>
  40cf6c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf70:	add	x0, x0, #0x5a0
  40cf74:	b	40d8c0 <printf@plt+0xbc60>
  40cf78:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf7c:	add	x0, x0, #0x5b0
  40cf80:	b	40d8c0 <printf@plt+0xbc60>
  40cf84:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf88:	add	x0, x0, #0x5c0
  40cf8c:	b	40d8c0 <printf@plt+0xbc60>
  40cf90:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cf94:	add	x0, x0, #0x5c8
  40cf98:	b	40d8c0 <printf@plt+0xbc60>
  40cf9c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfa0:	add	x0, x0, #0x5d0
  40cfa4:	b	40d8c0 <printf@plt+0xbc60>
  40cfa8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfac:	add	x0, x0, #0x5e0
  40cfb0:	b	40d8c0 <printf@plt+0xbc60>
  40cfb4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfb8:	add	x0, x0, #0x5f0
  40cfbc:	b	40d8c0 <printf@plt+0xbc60>
  40cfc0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfc4:	add	x0, x0, #0x5f8
  40cfc8:	b	40d8c0 <printf@plt+0xbc60>
  40cfcc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfd0:	add	x0, x0, #0x600
  40cfd4:	b	40d8c0 <printf@plt+0xbc60>
  40cfd8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfdc:	add	x0, x0, #0x608
  40cfe0:	b	40d8c0 <printf@plt+0xbc60>
  40cfe4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cfe8:	add	x0, x0, #0x618
  40cfec:	b	40d8c0 <printf@plt+0xbc60>
  40cff0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40cff4:	add	x0, x0, #0x628
  40cff8:	b	40d8c0 <printf@plt+0xbc60>
  40cffc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d000:	add	x0, x0, #0x638
  40d004:	b	40d8c0 <printf@plt+0xbc60>
  40d008:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d00c:	add	x0, x0, #0x640
  40d010:	b	40d8c0 <printf@plt+0xbc60>
  40d014:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d018:	add	x0, x0, #0x650
  40d01c:	b	40d8c0 <printf@plt+0xbc60>
  40d020:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d024:	add	x0, x0, #0x658
  40d028:	b	40d8c0 <printf@plt+0xbc60>
  40d02c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d030:	add	x0, x0, #0x660
  40d034:	b	40d8c0 <printf@plt+0xbc60>
  40d038:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d03c:	add	x0, x0, #0x670
  40d040:	b	40d8c0 <printf@plt+0xbc60>
  40d044:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d048:	add	x0, x0, #0x680
  40d04c:	b	40d8c0 <printf@plt+0xbc60>
  40d050:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d054:	add	x0, x0, #0x690
  40d058:	b	40d8c0 <printf@plt+0xbc60>
  40d05c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d060:	add	x0, x0, #0x698
  40d064:	b	40d8c0 <printf@plt+0xbc60>
  40d068:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d06c:	add	x0, x0, #0x6a0
  40d070:	b	40d8c0 <printf@plt+0xbc60>
  40d074:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d078:	add	x0, x0, #0x6b0
  40d07c:	b	40d8c0 <printf@plt+0xbc60>
  40d080:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d084:	add	x0, x0, #0x6b8
  40d088:	b	40d8c0 <printf@plt+0xbc60>
  40d08c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d090:	add	x0, x0, #0x6c0
  40d094:	b	40d8c0 <printf@plt+0xbc60>
  40d098:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d09c:	add	x0, x0, #0x6d0
  40d0a0:	b	40d8c0 <printf@plt+0xbc60>
  40d0a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0a8:	add	x0, x0, #0x6e0
  40d0ac:	b	40d8c0 <printf@plt+0xbc60>
  40d0b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0b4:	add	x0, x0, #0x6e8
  40d0b8:	b	40d8c0 <printf@plt+0xbc60>
  40d0bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0c0:	add	x0, x0, #0x6f8
  40d0c4:	b	40d8c0 <printf@plt+0xbc60>
  40d0c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0cc:	add	x0, x0, #0x700
  40d0d0:	b	40d8c0 <printf@plt+0xbc60>
  40d0d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0d8:	add	x0, x0, #0x708
  40d0dc:	b	40d8c0 <printf@plt+0xbc60>
  40d0e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0e4:	add	x0, x0, #0x710
  40d0e8:	b	40d8c0 <printf@plt+0xbc60>
  40d0ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0f0:	add	x0, x0, #0x720
  40d0f4:	b	40d8c0 <printf@plt+0xbc60>
  40d0f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d0fc:	add	x0, x0, #0x730
  40d100:	b	40d8c0 <printf@plt+0xbc60>
  40d104:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d108:	add	x0, x0, #0x740
  40d10c:	b	40d8c0 <printf@plt+0xbc60>
  40d110:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d114:	add	x0, x0, #0x748
  40d118:	b	40d8c0 <printf@plt+0xbc60>
  40d11c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d120:	add	x0, x0, #0x750
  40d124:	b	40d8c0 <printf@plt+0xbc60>
  40d128:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d12c:	add	x0, x0, #0x760
  40d130:	b	40d8c0 <printf@plt+0xbc60>
  40d134:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d138:	add	x0, x0, #0x770
  40d13c:	b	40d8c0 <printf@plt+0xbc60>
  40d140:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d144:	add	x0, x0, #0x778
  40d148:	b	40d8c0 <printf@plt+0xbc60>
  40d14c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d150:	add	x0, x0, #0x780
  40d154:	b	40d8c0 <printf@plt+0xbc60>
  40d158:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d15c:	add	x0, x0, #0x788
  40d160:	b	40d8c0 <printf@plt+0xbc60>
  40d164:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d168:	add	x0, x0, #0x798
  40d16c:	b	40d8c0 <printf@plt+0xbc60>
  40d170:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d174:	add	x0, x0, #0x7a8
  40d178:	b	40d8c0 <printf@plt+0xbc60>
  40d17c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d180:	add	x0, x0, #0x7b8
  40d184:	b	40d8c0 <printf@plt+0xbc60>
  40d188:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d18c:	add	x0, x0, #0x7c0
  40d190:	b	40d8c0 <printf@plt+0xbc60>
  40d194:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d198:	add	x0, x0, #0x7d0
  40d19c:	b	40d8c0 <printf@plt+0xbc60>
  40d1a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1a4:	add	x0, x0, #0x7d8
  40d1a8:	b	40d8c0 <printf@plt+0xbc60>
  40d1ac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1b0:	add	x0, x0, #0x7e8
  40d1b4:	b	40d8c0 <printf@plt+0xbc60>
  40d1b8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1bc:	add	x0, x0, #0x7f8
  40d1c0:	b	40d8c0 <printf@plt+0xbc60>
  40d1c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1c8:	add	x0, x0, #0x808
  40d1cc:	b	40d8c0 <printf@plt+0xbc60>
  40d1d0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1d4:	add	x0, x0, #0x818
  40d1d8:	b	40d8c0 <printf@plt+0xbc60>
  40d1dc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1e0:	add	x0, x0, #0x820
  40d1e4:	b	40d8c0 <printf@plt+0xbc60>
  40d1e8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1ec:	add	x0, x0, #0x828
  40d1f0:	b	40d8c0 <printf@plt+0xbc60>
  40d1f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d1f8:	add	x0, x0, #0x838
  40d1fc:	b	40d8c0 <printf@plt+0xbc60>
  40d200:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d204:	add	x0, x0, #0x840
  40d208:	b	40d8c0 <printf@plt+0xbc60>
  40d20c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d210:	add	x0, x0, #0x848
  40d214:	b	40d8c0 <printf@plt+0xbc60>
  40d218:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d21c:	add	x0, x0, #0x850
  40d220:	b	40d8c0 <printf@plt+0xbc60>
  40d224:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d228:	add	x0, x0, #0x858
  40d22c:	b	40d8c0 <printf@plt+0xbc60>
  40d230:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d234:	add	x0, x0, #0x868
  40d238:	b	40d8c0 <printf@plt+0xbc60>
  40d23c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d240:	add	x0, x0, #0x878
  40d244:	b	40d8c0 <printf@plt+0xbc60>
  40d248:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d24c:	add	x0, x0, #0x880
  40d250:	b	40d8c0 <printf@plt+0xbc60>
  40d254:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d258:	add	x0, x0, #0x888
  40d25c:	b	40d8c0 <printf@plt+0xbc60>
  40d260:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d264:	add	x0, x0, #0x890
  40d268:	b	40d8c0 <printf@plt+0xbc60>
  40d26c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d270:	add	x0, x0, #0x898
  40d274:	b	40d8c0 <printf@plt+0xbc60>
  40d278:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d27c:	add	x0, x0, #0x8a0
  40d280:	b	40d8c0 <printf@plt+0xbc60>
  40d284:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d288:	add	x0, x0, #0x8a8
  40d28c:	b	40d8c0 <printf@plt+0xbc60>
  40d290:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d294:	add	x0, x0, #0x8b8
  40d298:	b	40d8c0 <printf@plt+0xbc60>
  40d29c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2a0:	add	x0, x0, #0x8c0
  40d2a4:	b	40d8c0 <printf@plt+0xbc60>
  40d2a8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2ac:	add	x0, x0, #0x8c8
  40d2b0:	b	40d8c0 <printf@plt+0xbc60>
  40d2b4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2b8:	add	x0, x0, #0x8d0
  40d2bc:	b	40d8c0 <printf@plt+0xbc60>
  40d2c0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2c4:	add	x0, x0, #0x8d8
  40d2c8:	b	40d8c0 <printf@plt+0xbc60>
  40d2cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2d0:	add	x0, x0, #0x8e0
  40d2d4:	b	40d8c0 <printf@plt+0xbc60>
  40d2d8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2dc:	add	x0, x0, #0x8f0
  40d2e0:	b	40d8c0 <printf@plt+0xbc60>
  40d2e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2e8:	add	x0, x0, #0x8f8
  40d2ec:	b	40d8c0 <printf@plt+0xbc60>
  40d2f0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d2f4:	add	x0, x0, #0x900
  40d2f8:	b	40d8c0 <printf@plt+0xbc60>
  40d2fc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d300:	add	x0, x0, #0x908
  40d304:	b	40d8c0 <printf@plt+0xbc60>
  40d308:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d30c:	add	x0, x0, #0x918
  40d310:	b	40d8c0 <printf@plt+0xbc60>
  40d314:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d318:	add	x0, x0, #0x920
  40d31c:	b	40d8c0 <printf@plt+0xbc60>
  40d320:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d324:	add	x0, x0, #0x928
  40d328:	b	40d8c0 <printf@plt+0xbc60>
  40d32c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d330:	add	x0, x0, #0x930
  40d334:	b	40d8c0 <printf@plt+0xbc60>
  40d338:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d33c:	add	x0, x0, #0x938
  40d340:	b	40d8c0 <printf@plt+0xbc60>
  40d344:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d348:	add	x0, x0, #0x948
  40d34c:	b	40d8c0 <printf@plt+0xbc60>
  40d350:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d354:	add	x0, x0, #0x950
  40d358:	b	40d8c0 <printf@plt+0xbc60>
  40d35c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d360:	add	x0, x0, #0x958
  40d364:	b	40d8c0 <printf@plt+0xbc60>
  40d368:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d36c:	add	x0, x0, #0x960
  40d370:	b	40d8c0 <printf@plt+0xbc60>
  40d374:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d378:	add	x0, x0, #0x968
  40d37c:	b	40d8c0 <printf@plt+0xbc60>
  40d380:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d384:	add	x0, x0, #0x970
  40d388:	b	40d8c0 <printf@plt+0xbc60>
  40d38c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d390:	add	x0, x0, #0x978
  40d394:	b	40d8c0 <printf@plt+0xbc60>
  40d398:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d39c:	add	x0, x0, #0x980
  40d3a0:	b	40d8c0 <printf@plt+0xbc60>
  40d3a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3a8:	add	x0, x0, #0x988
  40d3ac:	b	40d8c0 <printf@plt+0xbc60>
  40d3b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3b4:	add	x0, x0, #0x998
  40d3b8:	b	40d8c0 <printf@plt+0xbc60>
  40d3bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3c0:	add	x0, x0, #0x9a0
  40d3c4:	b	40d8c0 <printf@plt+0xbc60>
  40d3c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3cc:	add	x0, x0, #0x9a8
  40d3d0:	b	40d8c0 <printf@plt+0xbc60>
  40d3d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3d8:	add	x0, x0, #0x9b0
  40d3dc:	b	40d8c0 <printf@plt+0xbc60>
  40d3e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3e4:	add	x0, x0, #0x9b8
  40d3e8:	b	40d8c0 <printf@plt+0xbc60>
  40d3ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3f0:	add	x0, x0, #0x9c0
  40d3f4:	b	40d8c0 <printf@plt+0xbc60>
  40d3f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d3fc:	add	x0, x0, #0x9d0
  40d400:	b	40d8c0 <printf@plt+0xbc60>
  40d404:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d408:	add	x0, x0, #0x9d8
  40d40c:	b	40d8c0 <printf@plt+0xbc60>
  40d410:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d414:	add	x0, x0, #0x9e0
  40d418:	b	40d8c0 <printf@plt+0xbc60>
  40d41c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d420:	add	x0, x0, #0x9e8
  40d424:	b	40d8c0 <printf@plt+0xbc60>
  40d428:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d42c:	add	x0, x0, #0x9f8
  40d430:	b	40d8c0 <printf@plt+0xbc60>
  40d434:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d438:	add	x0, x0, #0xa00
  40d43c:	b	40d8c0 <printf@plt+0xbc60>
  40d440:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d444:	add	x0, x0, #0xa08
  40d448:	b	40d8c0 <printf@plt+0xbc60>
  40d44c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d450:	add	x0, x0, #0xa18
  40d454:	b	40d8c0 <printf@plt+0xbc60>
  40d458:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d45c:	add	x0, x0, #0xa20
  40d460:	b	40d8c0 <printf@plt+0xbc60>
  40d464:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d468:	add	x0, x0, #0xa28
  40d46c:	b	40d8c0 <printf@plt+0xbc60>
  40d470:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d474:	add	x0, x0, #0xa38
  40d478:	b	40d8c0 <printf@plt+0xbc60>
  40d47c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d480:	add	x0, x0, #0xa40
  40d484:	b	40d8c0 <printf@plt+0xbc60>
  40d488:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d48c:	add	x0, x0, #0xa48
  40d490:	b	40d8c0 <printf@plt+0xbc60>
  40d494:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d498:	add	x0, x0, #0xa50
  40d49c:	b	40d8c0 <printf@plt+0xbc60>
  40d4a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4a4:	add	x0, x0, #0xa58
  40d4a8:	b	40d8c0 <printf@plt+0xbc60>
  40d4ac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4b0:	add	x0, x0, #0xa68
  40d4b4:	b	40d8c0 <printf@plt+0xbc60>
  40d4b8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4bc:	add	x0, x0, #0xa70
  40d4c0:	b	40d8c0 <printf@plt+0xbc60>
  40d4c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4c8:	add	x0, x0, #0xa78
  40d4cc:	b	40d8c0 <printf@plt+0xbc60>
  40d4d0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4d4:	add	x0, x0, #0xa80
  40d4d8:	b	40d8c0 <printf@plt+0xbc60>
  40d4dc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4e0:	add	x0, x0, #0xa88
  40d4e4:	b	40d8c0 <printf@plt+0xbc60>
  40d4e8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4ec:	add	x0, x0, #0xa90
  40d4f0:	b	40d8c0 <printf@plt+0xbc60>
  40d4f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d4f8:	add	x0, x0, #0xa98
  40d4fc:	b	40d8c0 <printf@plt+0xbc60>
  40d500:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d504:	add	x0, x0, #0xaa0
  40d508:	b	40d8c0 <printf@plt+0xbc60>
  40d50c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d510:	add	x0, x0, #0xaa8
  40d514:	b	40d8c0 <printf@plt+0xbc60>
  40d518:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d51c:	add	x0, x0, #0xab0
  40d520:	b	40d8c0 <printf@plt+0xbc60>
  40d524:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d528:	add	x0, x0, #0xac0
  40d52c:	b	40d8c0 <printf@plt+0xbc60>
  40d530:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d534:	add	x0, x0, #0xad0
  40d538:	b	40d8c0 <printf@plt+0xbc60>
  40d53c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d540:	add	x0, x0, #0xad8
  40d544:	b	40d8c0 <printf@plt+0xbc60>
  40d548:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d54c:	add	x0, x0, #0xae8
  40d550:	b	40d8c0 <printf@plt+0xbc60>
  40d554:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d558:	add	x0, x0, #0xaf0
  40d55c:	b	40d8c0 <printf@plt+0xbc60>
  40d560:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d564:	add	x0, x0, #0xaf8
  40d568:	b	40d8c0 <printf@plt+0xbc60>
  40d56c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d570:	add	x0, x0, #0xb08
  40d574:	b	40d8c0 <printf@plt+0xbc60>
  40d578:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d57c:	add	x0, x0, #0xb18
  40d580:	b	40d8c0 <printf@plt+0xbc60>
  40d584:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d588:	add	x0, x0, #0xb20
  40d58c:	b	40d8c0 <printf@plt+0xbc60>
  40d590:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d594:	add	x0, x0, #0xb28
  40d598:	b	40d8c0 <printf@plt+0xbc60>
  40d59c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5a0:	add	x0, x0, #0xb30
  40d5a4:	b	40d8c0 <printf@plt+0xbc60>
  40d5a8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5ac:	add	x0, x0, #0xb38
  40d5b0:	b	40d8c0 <printf@plt+0xbc60>
  40d5b4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5b8:	add	x0, x0, #0xb48
  40d5bc:	b	40d8c0 <printf@plt+0xbc60>
  40d5c0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5c4:	add	x0, x0, #0xb50
  40d5c8:	b	40d8c0 <printf@plt+0xbc60>
  40d5cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5d0:	add	x0, x0, #0xb58
  40d5d4:	b	40d8c0 <printf@plt+0xbc60>
  40d5d8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5dc:	add	x0, x0, #0xb68
  40d5e0:	b	40d8c0 <printf@plt+0xbc60>
  40d5e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5e8:	add	x0, x0, #0xb70
  40d5ec:	b	40d8c0 <printf@plt+0xbc60>
  40d5f0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d5f4:	add	x0, x0, #0xb78
  40d5f8:	b	40d8c0 <printf@plt+0xbc60>
  40d5fc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d600:	add	x0, x0, #0xb80
  40d604:	b	40d8c0 <printf@plt+0xbc60>
  40d608:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d60c:	add	x0, x0, #0xb88
  40d610:	b	40d8c0 <printf@plt+0xbc60>
  40d614:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d618:	add	x0, x0, #0xb90
  40d61c:	b	40d8c0 <printf@plt+0xbc60>
  40d620:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d624:	add	x0, x0, #0xb98
  40d628:	b	40d8c0 <printf@plt+0xbc60>
  40d62c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d630:	add	x0, x0, #0xba0
  40d634:	b	40d8c0 <printf@plt+0xbc60>
  40d638:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d63c:	add	x0, x0, #0xba8
  40d640:	b	40d8c0 <printf@plt+0xbc60>
  40d644:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d648:	add	x0, x0, #0xbb0
  40d64c:	b	40d8c0 <printf@plt+0xbc60>
  40d650:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d654:	add	x0, x0, #0xbb8
  40d658:	b	40d8c0 <printf@plt+0xbc60>
  40d65c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d660:	add	x0, x0, #0xbc8
  40d664:	b	40d8c0 <printf@plt+0xbc60>
  40d668:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d66c:	add	x0, x0, #0xbd0
  40d670:	b	40d8c0 <printf@plt+0xbc60>
  40d674:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d678:	add	x0, x0, #0xbd8
  40d67c:	b	40d8c0 <printf@plt+0xbc60>
  40d680:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d684:	add	x0, x0, #0xbe0
  40d688:	b	40d8c0 <printf@plt+0xbc60>
  40d68c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d690:	add	x0, x0, #0xbe8
  40d694:	b	40d8c0 <printf@plt+0xbc60>
  40d698:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d69c:	add	x0, x0, #0xbf0
  40d6a0:	b	40d8c0 <printf@plt+0xbc60>
  40d6a4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6a8:	add	x0, x0, #0xbf8
  40d6ac:	b	40d8c0 <printf@plt+0xbc60>
  40d6b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6b4:	add	x0, x0, #0xc00
  40d6b8:	b	40d8c0 <printf@plt+0xbc60>
  40d6bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6c0:	add	x0, x0, #0xc08
  40d6c4:	b	40d8c0 <printf@plt+0xbc60>
  40d6c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6cc:	add	x0, x0, #0xc10
  40d6d0:	b	40d8c0 <printf@plt+0xbc60>
  40d6d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6d8:	add	x0, x0, #0xc18
  40d6dc:	b	40d8c0 <printf@plt+0xbc60>
  40d6e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6e4:	add	x0, x0, #0xc28
  40d6e8:	b	40d8c0 <printf@plt+0xbc60>
  40d6ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6f0:	add	x0, x0, #0xc30
  40d6f4:	b	40d8c0 <printf@plt+0xbc60>
  40d6f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d6fc:	add	x0, x0, #0xc38
  40d700:	b	40d8c0 <printf@plt+0xbc60>
  40d704:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d708:	add	x0, x0, #0xc40
  40d70c:	b	40d8c0 <printf@plt+0xbc60>
  40d710:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d714:	add	x0, x0, #0xc48
  40d718:	b	40d8c0 <printf@plt+0xbc60>
  40d71c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d720:	add	x0, x0, #0xc50
  40d724:	b	40d8c0 <printf@plt+0xbc60>
  40d728:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d72c:	add	x0, x0, #0xc58
  40d730:	b	40d8c0 <printf@plt+0xbc60>
  40d734:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d738:	add	x0, x0, #0xc60
  40d73c:	b	40d8c0 <printf@plt+0xbc60>
  40d740:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d744:	add	x0, x0, #0xc68
  40d748:	b	40d8c0 <printf@plt+0xbc60>
  40d74c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d750:	add	x0, x0, #0xc70
  40d754:	b	40d8c0 <printf@plt+0xbc60>
  40d758:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d75c:	add	x0, x0, #0xc80
  40d760:	b	40d8c0 <printf@plt+0xbc60>
  40d764:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d768:	add	x0, x0, #0xc88
  40d76c:	b	40d8c0 <printf@plt+0xbc60>
  40d770:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d774:	add	x0, x0, #0xc90
  40d778:	b	40d8c0 <printf@plt+0xbc60>
  40d77c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d780:	add	x0, x0, #0xc98
  40d784:	b	40d8c0 <printf@plt+0xbc60>
  40d788:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d78c:	add	x0, x0, #0xca0
  40d790:	b	40d8c0 <printf@plt+0xbc60>
  40d794:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d798:	add	x0, x0, #0xca8
  40d79c:	b	40d8c0 <printf@plt+0xbc60>
  40d7a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7a4:	add	x0, x0, #0xcb0
  40d7a8:	b	40d8c0 <printf@plt+0xbc60>
  40d7ac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7b0:	add	x0, x0, #0xcb8
  40d7b4:	b	40d8c0 <printf@plt+0xbc60>
  40d7b8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7bc:	add	x0, x0, #0xcc0
  40d7c0:	b	40d8c0 <printf@plt+0xbc60>
  40d7c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7c8:	add	x0, x0, #0xcc8
  40d7cc:	b	40d8c0 <printf@plt+0xbc60>
  40d7d0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7d4:	add	x0, x0, #0xcd0
  40d7d8:	b	40d8c0 <printf@plt+0xbc60>
  40d7dc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7e0:	add	x0, x0, #0xcd8
  40d7e4:	b	40d8c0 <printf@plt+0xbc60>
  40d7e8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7ec:	add	x0, x0, #0xce0
  40d7f0:	b	40d8c0 <printf@plt+0xbc60>
  40d7f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d7f8:	add	x0, x0, #0xce8
  40d7fc:	b	40d8c0 <printf@plt+0xbc60>
  40d800:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d804:	add	x0, x0, #0xcf8
  40d808:	b	40d8c0 <printf@plt+0xbc60>
  40d80c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d810:	add	x0, x0, #0xd00
  40d814:	b	40d8c0 <printf@plt+0xbc60>
  40d818:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d81c:	add	x0, x0, #0xd08
  40d820:	b	40d8c0 <printf@plt+0xbc60>
  40d824:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d828:	add	x0, x0, #0xd10
  40d82c:	b	40d8c0 <printf@plt+0xbc60>
  40d830:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d834:	add	x0, x0, #0xd18
  40d838:	b	40d8c0 <printf@plt+0xbc60>
  40d83c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d840:	add	x0, x0, #0xd28
  40d844:	b	40d8c0 <printf@plt+0xbc60>
  40d848:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d84c:	add	x0, x0, #0xd38
  40d850:	b	40d8c0 <printf@plt+0xbc60>
  40d854:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d858:	add	x0, x0, #0xd40
  40d85c:	b	40d8c0 <printf@plt+0xbc60>
  40d860:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d864:	add	x0, x0, #0xd48
  40d868:	b	40d8c0 <printf@plt+0xbc60>
  40d86c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d870:	add	x0, x0, #0xd50
  40d874:	b	40d8c0 <printf@plt+0xbc60>
  40d878:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d87c:	add	x0, x0, #0xd60
  40d880:	b	40d8c0 <printf@plt+0xbc60>
  40d884:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d888:	add	x0, x0, #0xd68
  40d88c:	b	40d8c0 <printf@plt+0xbc60>
  40d890:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d894:	add	x0, x0, #0xd78
  40d898:	b	40d8c0 <printf@plt+0xbc60>
  40d89c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d8a0:	add	x0, x0, #0xd38
  40d8a4:	b	40d8c0 <printf@plt+0xbc60>
  40d8a8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40d8ac:	add	x0, x0, #0xd40
  40d8b0:	b	40d8c0 <printf@plt+0xbc60>
  40d8b4:	ldr	w0, [sp, #28]
  40d8b8:	bl	404578 <printf@plt+0x2918>
  40d8bc:	nop
  40d8c0:	ldp	x29, x30, [sp], #32
  40d8c4:	ret
  40d8c8:	stp	x29, x30, [sp, #-112]!
  40d8cc:	mov	x29, sp
  40d8d0:	str	x19, [sp, #16]
  40d8d4:	str	x0, [sp, #72]
  40d8d8:	str	x1, [sp, #64]
  40d8dc:	str	x2, [sp, #56]
  40d8e0:	str	x3, [sp, #48]
  40d8e4:	str	w4, [sp, #44]
  40d8e8:	ldr	x0, [sp, #48]
  40d8ec:	ldr	w1, [x0, #8]
  40d8f0:	ldr	x0, [sp, #72]
  40d8f4:	ldr	w0, [x0, #184]
  40d8f8:	cmp	w1, w0
  40d8fc:	b.lt	40d934 <printf@plt+0xbcd4>  // b.tstop
  40d900:	ldr	x0, [sp, #72]
  40d904:	ldr	w0, [x0, #192]
  40d908:	cmp	w0, #0x0
  40d90c:	b.eq	40da48 <printf@plt+0xbde8>  // b.none
  40d910:	ldr	x0, [sp, #72]
  40d914:	ldr	w1, [x0, #184]
  40d918:	ldr	x0, [sp, #72]
  40d91c:	ldr	w0, [x0, #192]
  40d920:	sub	w1, w1, w0
  40d924:	ldr	x0, [sp, #48]
  40d928:	ldr	w0, [x0, #8]
  40d92c:	cmp	w1, w0
  40d930:	b.ge	40da48 <printf@plt+0xbde8>  // b.tcont
  40d934:	ldr	x0, [sp, #72]
  40d938:	ldr	w0, [x0, #268]
  40d93c:	cmp	w0, #0x0
  40d940:	b.eq	40d9a8 <printf@plt+0xbd48>  // b.none
  40d944:	ldr	x0, [sp, #72]
  40d948:	add	x2, x0, #0xa0
  40d94c:	ldr	x0, [sp, #72]
  40d950:	ldr	w0, [x0, #264]
  40d954:	mov	w1, w0
  40d958:	mov	x0, x2
  40d95c:	bl	426510 <_ZdlPvm@@Base+0x1d90>
  40d960:	add	x0, sp, #0x50
  40d964:	ldr	x1, [sp, #56]
  40d968:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40d96c:	add	x0, sp, #0x50
  40d970:	mov	x2, x0
  40d974:	ldr	x1, [sp, #64]
  40d978:	ldr	x0, [sp, #72]
  40d97c:	bl	40c674 <printf@plt+0xaa14>
  40d980:	add	x0, sp, #0x50
  40d984:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40d988:	ldr	x0, [sp, #48]
  40d98c:	ldr	w1, [x0, #8]
  40d990:	ldr	w0, [sp, #44]
  40d994:	add	w1, w1, w0
  40d998:	ldr	x0, [sp, #72]
  40d99c:	str	w1, [x0, #184]
  40d9a0:	mov	w0, #0x1                   	// #1
  40d9a4:	b	40da78 <printf@plt+0xbe18>
  40d9a8:	ldr	x0, [sp, #72]
  40d9ac:	add	x2, x0, #0xa0
  40d9b0:	ldr	x0, [sp, #72]
  40d9b4:	ldr	w0, [x0, #264]
  40d9b8:	mov	w1, w0
  40d9bc:	mov	x0, x2
  40d9c0:	bl	426510 <_ZdlPvm@@Base+0x1d90>
  40d9c4:	ldr	x0, [sp, #72]
  40d9c8:	ldr	x0, [x0, #200]
  40d9cc:	mov	x1, x0
  40d9d0:	ldr	x0, [sp, #72]
  40d9d4:	bl	406148 <printf@plt+0x44e8>
  40d9d8:	cmp	w0, #0x0
  40d9dc:	cset	w0, eq  // eq = none
  40d9e0:	and	w0, w0, #0xff
  40d9e4:	cmp	w0, #0x0
  40d9e8:	b.eq	40d9f4 <printf@plt+0xbd94>  // b.none
  40d9ec:	ldr	x0, [sp, #72]
  40d9f0:	bl	40bd50 <printf@plt+0xa0f0>
  40d9f4:	ldr	x0, [sp, #72]
  40d9f8:	mov	w1, #0x1                   	// #1
  40d9fc:	str	w1, [x0, #268]
  40da00:	add	x0, sp, #0x60
  40da04:	ldr	x1, [sp, #56]
  40da08:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40da0c:	add	x0, sp, #0x60
  40da10:	mov	x2, x0
  40da14:	ldr	x1, [sp, #64]
  40da18:	ldr	x0, [sp, #72]
  40da1c:	bl	40c674 <printf@plt+0xaa14>
  40da20:	add	x0, sp, #0x60
  40da24:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40da28:	ldr	x0, [sp, #48]
  40da2c:	ldr	w1, [x0, #8]
  40da30:	ldr	w0, [sp, #44]
  40da34:	add	w1, w1, w0
  40da38:	ldr	x0, [sp, #72]
  40da3c:	str	w1, [x0, #184]
  40da40:	mov	w0, #0x1                   	// #1
  40da44:	b	40da78 <printf@plt+0xbe18>
  40da48:	mov	w0, #0x0                   	// #0
  40da4c:	b	40da78 <printf@plt+0xbe18>
  40da50:	mov	x19, x0
  40da54:	add	x0, sp, #0x50
  40da58:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40da5c:	mov	x0, x19
  40da60:	bl	401be0 <_Unwind_Resume@plt>
  40da64:	mov	x19, x0
  40da68:	add	x0, sp, #0x60
  40da6c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40da70:	mov	x0, x19
  40da74:	bl	401be0 <_Unwind_Resume@plt>
  40da78:	ldr	x19, [sp, #16]
  40da7c:	ldp	x29, x30, [sp], #112
  40da80:	ret
  40da84:	stp	x29, x30, [sp, #-224]!
  40da88:	mov	x29, sp
  40da8c:	str	x19, [sp, #16]
  40da90:	str	x0, [sp, #72]
  40da94:	str	x1, [sp, #64]
  40da98:	str	x2, [sp, #56]
  40da9c:	str	x3, [sp, #48]
  40daa0:	str	w4, [sp, #44]
  40daa4:	str	x5, [sp, #32]
  40daa8:	ldr	x0, [sp, #48]
  40daac:	ldr	w7, [x0, #4]
  40dab0:	ldr	x0, [sp, #48]
  40dab4:	ldr	w8, [x0, #16]
  40dab8:	ldr	x0, [sp, #48]
  40dabc:	ldr	w4, [x0, #20]
  40dac0:	ldr	x0, [sp, #48]
  40dac4:	ldr	w5, [x0]
  40dac8:	ldr	x0, [sp, #48]
  40dacc:	ldr	x1, [x0, #24]
  40dad0:	add	x0, sp, #0x98
  40dad4:	ldp	x2, x3, [x1]
  40dad8:	stp	x2, x3, [x0]
  40dadc:	ldp	x2, x3, [x1, #16]
  40dae0:	stp	x2, x3, [x0, #16]
  40dae4:	ldr	x1, [x1, #32]
  40dae8:	str	x1, [x0, #32]
  40daec:	add	x1, sp, #0x98
  40daf0:	add	x0, sp, #0x58
  40daf4:	mov	x6, x1
  40daf8:	mov	w3, w8
  40dafc:	mov	w2, w7
  40db00:	ldr	x1, [sp, #56]
  40db04:	bl	402310 <printf@plt+0x6b0>
  40db08:	add	x0, sp, #0x98
  40db0c:	bl	419c58 <printf@plt+0x17ff8>
  40db10:	ldr	w0, [sp, #108]
  40db14:	cmp	w0, #0x0
  40db18:	b.eq	40db64 <printf@plt+0xbf04>  // b.none
  40db1c:	ldr	w0, [sp, #108]
  40db20:	cmp	w0, #0x50
  40db24:	b.gt	40db34 <printf@plt+0xbed4>
  40db28:	ldr	w0, [sp, #108]
  40db2c:	cmn	w0, #0x50
  40db30:	b.ge	40db64 <printf@plt+0xbf04>  // b.tcont
  40db34:	ldr	w1, [sp, #108]
  40db38:	add	x0, sp, #0xc0
  40db3c:	bl	41b848 <printf@plt+0x19be8>
  40db40:	add	x1, sp, #0xc0
  40db44:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40db48:	add	x3, x0, #0xb38
  40db4c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40db50:	add	x2, x0, #0xb38
  40db54:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40db58:	add	x0, x0, #0x190
  40db5c:	bl	41bf74 <printf@plt+0x1a314>
  40db60:	str	wzr, [sp, #108]
  40db64:	ldr	x0, [sp, #72]
  40db68:	add	x0, x0, #0xa0
  40db6c:	bl	410b48 <printf@plt+0xeee8>
  40db70:	cmp	w0, #0x0
  40db74:	b.ne	40dbf0 <printf@plt+0xbf90>  // b.any
  40db78:	ldr	x0, [sp, #72]
  40db7c:	add	x1, x0, #0xc8
  40db80:	add	x0, sp, #0x58
  40db84:	bl	40239c <printf@plt+0x73c>
  40db88:	cmp	w0, #0x0
  40db8c:	b.eq	40dbf0 <printf@plt+0xbf90>  // b.none
  40db90:	ldr	x0, [sp, #72]
  40db94:	ldr	w1, [x0, #180]
  40db98:	ldr	x0, [sp, #48]
  40db9c:	ldr	w0, [x0, #12]
  40dba0:	cmp	w1, w0
  40dba4:	b.ne	40dbf0 <printf@plt+0xbf90>  // b.any
  40dba8:	ldr	w4, [sp, #44]
  40dbac:	ldr	x3, [sp, #48]
  40dbb0:	ldr	x2, [sp, #32]
  40dbb4:	ldr	x1, [sp, #64]
  40dbb8:	ldr	x0, [sp, #72]
  40dbbc:	bl	40c7a8 <printf@plt+0xab48>
  40dbc0:	cmp	w0, #0x0
  40dbc4:	b.ne	40dbe8 <printf@plt+0xbf88>  // b.any
  40dbc8:	ldr	w4, [sp, #44]
  40dbcc:	ldr	x3, [sp, #48]
  40dbd0:	ldr	x2, [sp, #32]
  40dbd4:	ldr	x1, [sp, #64]
  40dbd8:	ldr	x0, [sp, #72]
  40dbdc:	bl	40d8c8 <printf@plt+0xbc68>
  40dbe0:	cmp	w0, #0x0
  40dbe4:	b.eq	40dbf0 <printf@plt+0xbf90>  // b.none
  40dbe8:	mov	w0, #0x1                   	// #1
  40dbec:	b	40dbf4 <printf@plt+0xbf94>
  40dbf0:	mov	w0, #0x0                   	// #0
  40dbf4:	cmp	w0, #0x0
  40dbf8:	b.eq	40dc04 <printf@plt+0xbfa4>  // b.none
  40dbfc:	mov	w19, #0x0                   	// #0
  40dc00:	b	40dcf8 <printf@plt+0xc098>
  40dc04:	ldr	x0, [sp, #72]
  40dc08:	bl	40bd50 <printf@plt+0xa0f0>
  40dc0c:	ldr	x0, [sp, #72]
  40dc10:	ldr	x0, [x0, #200]
  40dc14:	cmp	x0, #0x0
  40dc18:	b.ne	40dc4c <printf@plt+0xbfec>  // b.any
  40dc1c:	ldr	x0, [sp, #72]
  40dc20:	add	x0, x0, #0xc8
  40dc24:	mov	x1, x0
  40dc28:	add	x0, sp, #0x58
  40dc2c:	ldp	x2, x3, [x0]
  40dc30:	stp	x2, x3, [x1]
  40dc34:	ldp	x2, x3, [x0, #16]
  40dc38:	stp	x2, x3, [x1, #16]
  40dc3c:	ldp	x2, x3, [x0, #32]
  40dc40:	stp	x2, x3, [x1, #32]
  40dc44:	ldp	x2, x3, [x0, #48]
  40dc48:	stp	x2, x3, [x1, #48]
  40dc4c:	add	x0, sp, #0xd0
  40dc50:	ldr	x1, [sp, #32]
  40dc54:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40dc58:	add	x0, sp, #0xd0
  40dc5c:	mov	x2, x0
  40dc60:	ldr	x1, [sp, #64]
  40dc64:	ldr	x0, [sp, #72]
  40dc68:	bl	40c674 <printf@plt+0xaa14>
  40dc6c:	add	x0, sp, #0xd0
  40dc70:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40dc74:	ldr	x0, [sp, #48]
  40dc78:	ldr	w1, [x0, #8]
  40dc7c:	ldr	w0, [sp, #44]
  40dc80:	add	w1, w1, w0
  40dc84:	ldr	x0, [sp, #72]
  40dc88:	str	w1, [x0, #184]
  40dc8c:	ldr	x0, [sp, #48]
  40dc90:	ldr	w1, [x0, #8]
  40dc94:	ldr	x0, [sp, #72]
  40dc98:	str	w1, [x0, #176]
  40dc9c:	ldr	x0, [sp, #48]
  40dca0:	ldr	w1, [x0, #8]
  40dca4:	ldr	x0, [sp, #72]
  40dca8:	str	w1, [x0, #188]
  40dcac:	ldr	x0, [sp, #48]
  40dcb0:	ldr	w1, [x0, #12]
  40dcb4:	ldr	x0, [sp, #72]
  40dcb8:	str	w1, [x0, #180]
  40dcbc:	ldr	x0, [sp, #72]
  40dcc0:	add	x0, x0, #0xc8
  40dcc4:	mov	x1, x0
  40dcc8:	add	x0, sp, #0x58
  40dccc:	ldp	x2, x3, [x0]
  40dcd0:	stp	x2, x3, [x1]
  40dcd4:	ldp	x2, x3, [x0, #16]
  40dcd8:	stp	x2, x3, [x1, #16]
  40dcdc:	ldp	x2, x3, [x0, #32]
  40dce0:	stp	x2, x3, [x1, #32]
  40dce4:	ldp	x2, x3, [x0, #48]
  40dce8:	stp	x2, x3, [x1, #48]
  40dcec:	ldr	x0, [sp, #72]
  40dcf0:	str	wzr, [x0, #192]
  40dcf4:	mov	w19, #0x1                   	// #1
  40dcf8:	add	x0, sp, #0x58
  40dcfc:	bl	410ebc <printf@plt+0xf25c>
  40dd00:	cmp	w19, #0x1
  40dd04:	b	40dd2c <printf@plt+0xc0cc>
  40dd08:	mov	x19, x0
  40dd0c:	add	x0, sp, #0xd0
  40dd10:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40dd14:	b	40dd1c <printf@plt+0xc0bc>
  40dd18:	mov	x19, x0
  40dd1c:	add	x0, sp, #0x58
  40dd20:	bl	410ebc <printf@plt+0xf25c>
  40dd24:	mov	x0, x19
  40dd28:	bl	401be0 <_Unwind_Resume@plt>
  40dd2c:	ldr	x19, [sp, #16]
  40dd30:	ldp	x29, x30, [sp], #224
  40dd34:	ret
  40dd38:	stp	x29, x30, [sp, #-144]!
  40dd3c:	mov	x29, sp
  40dd40:	str	x0, [sp, #40]
  40dd44:	str	w1, [sp, #36]
  40dd48:	str	x2, [sp, #24]
  40dd4c:	str	x3, [sp, #16]
  40dd50:	str	wzr, [sp, #140]
  40dd54:	ldr	w0, [sp, #36]
  40dd58:	cmp	w0, #0x0
  40dd5c:	b.ge	40dd74 <printf@plt+0xc114>  // b.tcont
  40dd60:	ldr	w0, [sp, #36]
  40dd64:	neg	w0, w0
  40dd68:	str	w0, [sp, #140]
  40dd6c:	mov	w0, #0xa0                  	// #160
  40dd70:	str	w0, [sp, #36]
  40dd74:	ldr	w0, [sp, #36]
  40dd78:	bl	4242ac <printf@plt+0x2264c>
  40dd7c:	str	x0, [sp, #128]
  40dd80:	ldr	x0, [sp, #24]
  40dd84:	ldr	w0, [x0]
  40dd88:	str	w0, [sp, #124]
  40dd8c:	ldr	w0, [sp, #124]
  40dd90:	cmp	w0, #0x0
  40dd94:	b.lt	40ddac <printf@plt+0xc14c>  // b.tstop
  40dd98:	ldr	x0, [sp, #40]
  40dd9c:	ldr	w0, [x0, #24]
  40dda0:	ldr	w1, [sp, #124]
  40dda4:	cmp	w1, w0
  40dda8:	b.lt	40dddc <printf@plt+0xc17c>  // b.tstop
  40ddac:	add	x0, sp, #0x30
  40ddb0:	ldr	w1, [sp, #124]
  40ddb4:	bl	41b848 <printf@plt+0x19be8>
  40ddb8:	add	x1, sp, #0x30
  40ddbc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40ddc0:	add	x3, x0, #0xb38
  40ddc4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40ddc8:	add	x2, x0, #0xb38
  40ddcc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ddd0:	add	x0, x0, #0x1b0
  40ddd4:	bl	41bf74 <printf@plt+0x1a314>
  40ddd8:	b	40df1c <printf@plt+0xc2bc>
  40dddc:	ldr	x0, [sp, #40]
  40dde0:	ldr	x1, [x0, #16]
  40dde4:	ldrsw	x0, [sp, #124]
  40dde8:	lsl	x0, x0, #3
  40ddec:	add	x0, x1, x0
  40ddf0:	ldr	x0, [x0]
  40ddf4:	str	x0, [sp, #112]
  40ddf8:	ldr	x0, [sp, #112]
  40ddfc:	cmp	x0, #0x0
  40de00:	b.ne	40de34 <printf@plt+0xc1d4>  // b.any
  40de04:	add	x0, sp, #0x40
  40de08:	ldr	w1, [sp, #124]
  40de0c:	bl	41b848 <printf@plt+0x19be8>
  40de10:	add	x1, sp, #0x40
  40de14:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40de18:	add	x3, x0, #0xb38
  40de1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40de20:	add	x2, x0, #0xb38
  40de24:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40de28:	add	x0, x0, #0x1c8
  40de2c:	bl	41bf74 <printf@plt+0x1a314>
  40de30:	b	40df1c <printf@plt+0xc2bc>
  40de34:	ldr	x1, [sp, #128]
  40de38:	ldr	x0, [sp, #112]
  40de3c:	bl	41ce40 <printf@plt+0x1b1e0>
  40de40:	cmp	w0, #0x0
  40de44:	cset	w0, eq  // eq = none
  40de48:	and	w0, w0, #0xff
  40de4c:	cmp	w0, #0x0
  40de50:	b.eq	40de94 <printf@plt+0xc234>  // b.none
  40de54:	ldr	x0, [sp, #112]
  40de58:	bl	41ddb8 <printf@plt+0x1c158>
  40de5c:	mov	x1, x0
  40de60:	add	x0, sp, #0x50
  40de64:	bl	41b7e4 <printf@plt+0x19b84>
  40de68:	add	x0, sp, #0x60
  40de6c:	ldr	w1, [sp, #36]
  40de70:	bl	41b848 <printf@plt+0x19be8>
  40de74:	add	x2, sp, #0x60
  40de78:	add	x1, sp, #0x50
  40de7c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40de80:	add	x3, x0, #0xb38
  40de84:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40de88:	add	x0, x0, #0x1e0
  40de8c:	bl	41bf74 <printf@plt+0x1a314>
  40de90:	b	40df1c <printf@plt+0xc2bc>
  40de94:	ldr	w0, [sp, #140]
  40de98:	cmp	w0, #0x0
  40de9c:	b.eq	40deac <printf@plt+0xc24c>  // b.none
  40dea0:	ldr	w0, [sp, #140]
  40dea4:	str	w0, [sp, #136]
  40dea8:	b	40dec8 <printf@plt+0xc268>
  40deac:	ldr	x0, [sp, #24]
  40deb0:	ldr	w0, [x0, #4]
  40deb4:	mov	w2, w0
  40deb8:	ldr	x1, [sp, #128]
  40debc:	ldr	x0, [sp, #112]
  40dec0:	bl	41d01c <printf@plt+0x1b3bc>
  40dec4:	str	w0, [sp, #136]
  40dec8:	ldr	w1, [sp, #136]
  40decc:	ldr	x0, [sp, #40]
  40ded0:	bl	4103c0 <printf@plt+0xe760>
  40ded4:	str	w0, [sp, #136]
  40ded8:	ldr	x0, [sp, #16]
  40dedc:	cmp	x0, #0x0
  40dee0:	b.eq	40def0 <printf@plt+0xc290>  // b.none
  40dee4:	ldr	x0, [sp, #16]
  40dee8:	ldr	w1, [sp, #136]
  40deec:	str	w1, [x0]
  40def0:	ldr	x0, [sp, #40]
  40def4:	ldr	x0, [x0]
  40def8:	add	x0, x0, #0x60
  40defc:	ldr	x6, [x0]
  40df00:	mov	x5, #0x0                   	// #0
  40df04:	ldr	w4, [sp, #136]
  40df08:	ldr	x3, [sp, #24]
  40df0c:	ldr	x2, [sp, #112]
  40df10:	ldr	x1, [sp, #128]
  40df14:	ldr	x0, [sp, #40]
  40df18:	blr	x6
  40df1c:	ldp	x29, x30, [sp], #144
  40df20:	ret
  40df24:	stp	x29, x30, [sp, #-176]!
  40df28:	mov	x29, sp
  40df2c:	str	x0, [sp, #56]
  40df30:	str	x1, [sp, #48]
  40df34:	str	x2, [sp, #40]
  40df38:	str	x3, [sp, #32]
  40df3c:	str	x4, [sp, #24]
  40df40:	ldr	x0, [sp, #48]
  40df44:	bl	4242d0 <printf@plt+0x22670>
  40df48:	str	x0, [sp, #168]
  40df4c:	ldr	x0, [sp, #40]
  40df50:	ldr	w0, [x0]
  40df54:	str	w0, [sp, #164]
  40df58:	ldr	w0, [sp, #164]
  40df5c:	cmp	w0, #0x0
  40df60:	b.lt	40df78 <printf@plt+0xc318>  // b.tstop
  40df64:	ldr	x0, [sp, #56]
  40df68:	ldr	w0, [x0, #24]
  40df6c:	ldr	w1, [sp, #164]
  40df70:	cmp	w1, w0
  40df74:	b.lt	40dfac <printf@plt+0xc34c>  // b.tstop
  40df78:	add	x0, sp, #0x40
  40df7c:	ldr	w1, [sp, #164]
  40df80:	bl	41b848 <printf@plt+0x19be8>
  40df84:	add	x1, sp, #0x40
  40df88:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40df8c:	add	x3, x0, #0xb38
  40df90:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40df94:	add	x2, x0, #0xb38
  40df98:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40df9c:	add	x0, x0, #0x1b0
  40dfa0:	bl	41bf74 <printf@plt+0x1a314>
  40dfa4:	mov	x0, #0x0                   	// #0
  40dfa8:	b	40e138 <printf@plt+0xc4d8>
  40dfac:	ldr	x0, [sp, #56]
  40dfb0:	ldr	x1, [x0, #16]
  40dfb4:	ldrsw	x0, [sp, #164]
  40dfb8:	lsl	x0, x0, #3
  40dfbc:	add	x0, x1, x0
  40dfc0:	ldr	x1, [x0]
  40dfc4:	ldr	x0, [sp, #24]
  40dfc8:	str	x1, [x0]
  40dfcc:	ldr	x0, [sp, #24]
  40dfd0:	ldr	x0, [x0]
  40dfd4:	cmp	x0, #0x0
  40dfd8:	b.ne	40e010 <printf@plt+0xc3b0>  // b.any
  40dfdc:	add	x0, sp, #0x50
  40dfe0:	ldr	w1, [sp, #164]
  40dfe4:	bl	41b848 <printf@plt+0x19be8>
  40dfe8:	add	x1, sp, #0x50
  40dfec:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40dff0:	add	x3, x0, #0xb38
  40dff4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40dff8:	add	x2, x0, #0xb38
  40dffc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e000:	add	x0, x0, #0x1c8
  40e004:	bl	41bf74 <printf@plt+0x1a314>
  40e008:	mov	x0, #0x0                   	// #0
  40e00c:	b	40e138 <printf@plt+0xc4d8>
  40e010:	ldr	x0, [sp, #24]
  40e014:	ldr	x0, [x0]
  40e018:	ldr	x1, [sp, #168]
  40e01c:	bl	41ce40 <printf@plt+0x1b1e0>
  40e020:	cmp	w0, #0x0
  40e024:	cset	w0, eq  // eq = none
  40e028:	and	w0, w0, #0xff
  40e02c:	cmp	w0, #0x0
  40e030:	b.eq	40e0e8 <printf@plt+0xc488>  // b.none
  40e034:	ldr	x0, [sp, #48]
  40e038:	ldrb	w0, [x0]
  40e03c:	cmp	w0, #0x0
  40e040:	b.eq	40e0a0 <printf@plt+0xc440>  // b.none
  40e044:	ldr	x0, [sp, #48]
  40e048:	add	x0, x0, #0x1
  40e04c:	ldrb	w0, [x0]
  40e050:	cmp	w0, #0x0
  40e054:	b.ne	40e0a0 <printf@plt+0xc440>  // b.any
  40e058:	ldr	x0, [sp, #24]
  40e05c:	ldr	x0, [x0]
  40e060:	bl	41ddb8 <printf@plt+0x1c158>
  40e064:	mov	x1, x0
  40e068:	add	x0, sp, #0x60
  40e06c:	bl	41b7e4 <printf@plt+0x19b84>
  40e070:	ldr	x0, [sp, #48]
  40e074:	ldrb	w1, [x0]
  40e078:	add	x0, sp, #0x70
  40e07c:	bl	41b8a8 <printf@plt+0x19c48>
  40e080:	add	x2, sp, #0x70
  40e084:	add	x1, sp, #0x60
  40e088:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40e08c:	add	x3, x0, #0xb38
  40e090:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e094:	add	x0, x0, #0x218
  40e098:	bl	41bf74 <printf@plt+0x1a314>
  40e09c:	b	40e0e0 <printf@plt+0xc480>
  40e0a0:	ldr	x0, [sp, #24]
  40e0a4:	ldr	x0, [x0]
  40e0a8:	bl	41ddb8 <printf@plt+0x1c158>
  40e0ac:	mov	x1, x0
  40e0b0:	add	x0, sp, #0x80
  40e0b4:	bl	41b7e4 <printf@plt+0x19b84>
  40e0b8:	add	x0, sp, #0x90
  40e0bc:	ldr	x1, [sp, #48]
  40e0c0:	bl	41b7e4 <printf@plt+0x19b84>
  40e0c4:	add	x2, sp, #0x90
  40e0c8:	add	x1, sp, #0x80
  40e0cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40e0d0:	add	x3, x0, #0xb38
  40e0d4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e0d8:	add	x0, x0, #0x248
  40e0dc:	bl	41bf74 <printf@plt+0x1a314>
  40e0e0:	mov	x0, #0x0                   	// #0
  40e0e4:	b	40e138 <printf@plt+0xc4d8>
  40e0e8:	ldr	x0, [sp, #24]
  40e0ec:	ldr	x3, [x0]
  40e0f0:	ldr	x0, [sp, #40]
  40e0f4:	ldr	w0, [x0, #4]
  40e0f8:	mov	w2, w0
  40e0fc:	ldr	x1, [sp, #168]
  40e100:	mov	x0, x3
  40e104:	bl	41d01c <printf@plt+0x1b3bc>
  40e108:	str	w0, [sp, #160]
  40e10c:	ldr	w1, [sp, #160]
  40e110:	ldr	x0, [sp, #56]
  40e114:	bl	4103c0 <printf@plt+0xe760>
  40e118:	str	w0, [sp, #160]
  40e11c:	ldr	x0, [sp, #32]
  40e120:	cmp	x0, #0x0
  40e124:	b.eq	40e134 <printf@plt+0xc4d4>  // b.none
  40e128:	ldr	x0, [sp, #32]
  40e12c:	ldr	w1, [sp, #160]
  40e130:	str	w1, [x0]
  40e134:	ldr	x0, [sp, #168]
  40e138:	ldp	x29, x30, [sp], #176
  40e13c:	ret
  40e140:	stp	x29, x30, [sp, #-32]!
  40e144:	mov	x29, sp
  40e148:	str	x0, [sp, #24]
  40e14c:	str	w1, [sp, #20]
  40e150:	ldr	x0, [sp, #24]
  40e154:	ldr	w0, [x0, #388]
  40e158:	cmp	w0, #0x0
  40e15c:	b.eq	40e268 <printf@plt+0xc608>  // b.none
  40e160:	ldr	w0, [sp, #20]
  40e164:	cmp	w0, #0x0
  40e168:	b.eq	40e1c4 <printf@plt+0xc564>  // b.none
  40e16c:	ldr	x0, [sp, #24]
  40e170:	add	x2, x0, #0x50
  40e174:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e178:	add	x1, x0, #0x280
  40e17c:	mov	x0, x2
  40e180:	bl	4157c4 <printf@plt+0x13b64>
  40e184:	ldr	x0, [sp, #24]
  40e188:	add	x2, x0, #0x50
  40e18c:	ldr	x0, [sp, #24]
  40e190:	add	x0, x0, #0x190
  40e194:	mov	x1, x0
  40e198:	mov	x0, x2
  40e19c:	bl	415808 <printf@plt+0x13ba8>
  40e1a0:	ldr	x0, [sp, #24]
  40e1a4:	add	x2, x0, #0x50
  40e1a8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e1ac:	add	x1, x0, #0x288
  40e1b0:	mov	x0, x2
  40e1b4:	bl	4157c4 <printf@plt+0x13b64>
  40e1b8:	bl	415640 <printf@plt+0x139e0>
  40e1bc:	bl	415640 <printf@plt+0x139e0>
  40e1c0:	b	40e290 <printf@plt+0xc630>
  40e1c4:	ldr	x0, [sp, #24]
  40e1c8:	mov	w1, #0x1                   	// #1
  40e1cc:	str	w1, [x0, #384]
  40e1d0:	ldr	x0, [sp, #24]
  40e1d4:	ldr	w0, [x0, #392]
  40e1d8:	cmp	w0, #0x0
  40e1dc:	b.eq	40e290 <printf@plt+0xc630>  // b.none
  40e1e0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40e1e4:	add	x0, x0, #0x23c
  40e1e8:	ldr	w0, [x0]
  40e1ec:	cmp	w0, #0x0
  40e1f0:	b.ne	40e210 <printf@plt+0xc5b0>  // b.any
  40e1f4:	ldr	x0, [sp, #24]
  40e1f8:	add	x2, x0, #0x50
  40e1fc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e200:	add	x1, x0, #0x298
  40e204:	mov	x0, x2
  40e208:	bl	4157c4 <printf@plt+0x13b64>
  40e20c:	b	40e228 <printf@plt+0xc5c8>
  40e210:	ldr	x0, [sp, #24]
  40e214:	add	x2, x0, #0x50
  40e218:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e21c:	add	x1, x0, #0x2a0
  40e220:	mov	x0, x2
  40e224:	bl	4157c4 <printf@plt+0x13b64>
  40e228:	ldr	x0, [sp, #24]
  40e22c:	add	x2, x0, #0x50
  40e230:	ldr	x0, [sp, #24]
  40e234:	add	x0, x0, #0x190
  40e238:	mov	x1, x0
  40e23c:	mov	x0, x2
  40e240:	bl	415808 <printf@plt+0x13ba8>
  40e244:	ldr	x0, [sp, #24]
  40e248:	add	x2, x0, #0x50
  40e24c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e250:	add	x1, x0, #0x2b8
  40e254:	mov	x0, x2
  40e258:	bl	4157c4 <printf@plt+0x13b64>
  40e25c:	bl	415640 <printf@plt+0x139e0>
  40e260:	bl	415640 <printf@plt+0x139e0>
  40e264:	b	40e290 <printf@plt+0xc630>
  40e268:	ldr	w0, [sp, #20]
  40e26c:	cmp	w0, #0x0
  40e270:	b.eq	40e290 <printf@plt+0xc630>  // b.none
  40e274:	ldr	x0, [sp, #24]
  40e278:	add	x2, x0, #0x50
  40e27c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e280:	add	x1, x0, #0x2c0
  40e284:	mov	x0, x2
  40e288:	bl	4157c4 <printf@plt+0x13b64>
  40e28c:	bl	415640 <printf@plt+0x139e0>
  40e290:	nop
  40e294:	ldp	x29, x30, [sp], #32
  40e298:	ret
  40e29c:	stp	x29, x30, [sp, #-16]!
  40e2a0:	mov	x29, sp
  40e2a4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40e2a8:	add	x0, x0, #0x234
  40e2ac:	ldr	w0, [x0]
  40e2b0:	cmp	w0, #0x0
  40e2b4:	b.eq	40e318 <printf@plt+0xc6b8>  // b.none
  40e2b8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40e2bc:	add	x0, x0, #0x23c
  40e2c0:	ldr	w0, [x0]
  40e2c4:	cmp	w0, #0x0
  40e2c8:	b.ne	40e2f4 <printf@plt+0xc694>  // b.any
  40e2cc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2d0:	add	x0, x0, #0xf20
  40e2d4:	ldr	x0, [x0]
  40e2d8:	mov	x3, x0
  40e2dc:	mov	x2, #0x6                   	// #6
  40e2e0:	mov	x1, #0x1                   	// #1
  40e2e4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e2e8:	add	x0, x0, #0x2d0
  40e2ec:	bl	401bd0 <fwrite@plt>
  40e2f0:	b	40e318 <printf@plt+0xc6b8>
  40e2f4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2f8:	add	x0, x0, #0xf20
  40e2fc:	ldr	x0, [x0]
  40e300:	mov	x3, x0
  40e304:	mov	x2, #0x5                   	// #5
  40e308:	mov	x1, #0x1                   	// #1
  40e30c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e310:	add	x0, x0, #0x2d8
  40e314:	bl	401bd0 <fwrite@plt>
  40e318:	nop
  40e31c:	ldp	x29, x30, [sp], #16
  40e320:	ret
  40e324:	stp	x29, x30, [sp, #-48]!
  40e328:	mov	x29, sp
  40e32c:	stp	x19, x20, [sp, #16]
  40e330:	str	x0, [sp, #40]
  40e334:	str	w1, [sp, #36]
  40e338:	ldr	x0, [sp, #40]
  40e33c:	ldr	w1, [sp, #36]
  40e340:	str	w1, [x0, #376]
  40e344:	ldr	x0, [sp, #40]
  40e348:	ldr	w0, [x0, #148]
  40e34c:	add	w1, w0, #0x1
  40e350:	ldr	x0, [sp, #40]
  40e354:	str	w1, [x0, #148]
  40e358:	ldr	x0, [sp, #40]
  40e35c:	str	xzr, [x0, #272]
  40e360:	ldr	x0, [sp, #40]
  40e364:	mov	w1, #0xffffffff            	// #-1
  40e368:	str	w1, [x0, #280]
  40e36c:	ldr	x0, [sp, #40]
  40e370:	mov	w1, #0x20                  	// #32
  40e374:	strb	w1, [x0, #360]
  40e378:	ldr	x0, [sp, #40]
  40e37c:	mov	w1, #0xffffffff            	// #-1
  40e380:	str	w1, [x0, #348]
  40e384:	ldr	x0, [sp, #40]
  40e388:	mov	w1, #0xffffffff            	// #-1
  40e38c:	str	w1, [x0, #356]
  40e390:	ldr	x0, [sp, #40]
  40e394:	mov	w1, #0xffffffff            	// #-1
  40e398:	str	w1, [x0, #336]
  40e39c:	ldr	x0, [sp, #40]
  40e3a0:	mov	w1, #0xffffffff            	// #-1
  40e3a4:	str	w1, [x0, #340]
  40e3a8:	ldr	x0, [sp, #40]
  40e3ac:	mov	w1, #0xffffffff            	// #-1
  40e3b0:	str	w1, [x0, #344]
  40e3b4:	mov	x0, #0x40                  	// #64
  40e3b8:	bl	4246c4 <_Znwm@@Base>
  40e3bc:	mov	x19, x0
  40e3c0:	ldr	x0, [sp, #40]
  40e3c4:	add	x1, x0, #0x50
  40e3c8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40e3cc:	add	x0, x0, #0x23c
  40e3d0:	ldr	w0, [x0]
  40e3d4:	mov	w2, w0
  40e3d8:	mov	x0, x19
  40e3dc:	bl	412c6c <printf@plt+0x1100c>
  40e3e0:	ldr	x0, [sp, #40]
  40e3e4:	str	x19, [x0, #536]
  40e3e8:	ldr	x0, [sp, #40]
  40e3ec:	bl	407d68 <printf@plt+0x6108>
  40e3f0:	mov	w4, w0
  40e3f4:	ldr	x0, [sp, #40]
  40e3f8:	ldr	w1, [x0, #584]
  40e3fc:	ldr	x0, [sp, #40]
  40e400:	ldr	w0, [x0, #580]
  40e404:	mov	w3, w0
  40e408:	mov	w2, w1
  40e40c:	mov	w1, w4
  40e410:	ldr	x0, [sp, #40]
  40e414:	bl	407e6c <printf@plt+0x620c>
  40e418:	ldr	x0, [sp, #40]
  40e41c:	ldr	x3, [x0, #536]
  40e420:	mov	w2, #0x0                   	// #0
  40e424:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40e428:	add	x1, x0, #0xbe0
  40e42c:	mov	x0, x3
  40e430:	bl	414330 <printf@plt+0x126d0>
  40e434:	b	40e450 <printf@plt+0xc7f0>
  40e438:	mov	x20, x0
  40e43c:	mov	x1, #0x40                  	// #64
  40e440:	mov	x0, x19
  40e444:	bl	424780 <_ZdlPvm@@Base>
  40e448:	mov	x0, x20
  40e44c:	bl	401be0 <_Unwind_Resume@plt>
  40e450:	ldp	x19, x20, [sp, #16]
  40e454:	ldp	x29, x30, [sp], #48
  40e458:	ret
  40e45c:	stp	x29, x30, [sp, #-32]!
  40e460:	mov	x29, sp
  40e464:	str	x0, [sp, #24]
  40e468:	str	w1, [sp, #20]
  40e46c:	ldr	x0, [sp, #24]
  40e470:	bl	40bd50 <printf@plt+0xa0f0>
  40e474:	ldr	x0, [sp, #24]
  40e478:	bl	40ae00 <printf@plt+0x91a0>
  40e47c:	nop
  40e480:	ldp	x29, x30, [sp], #32
  40e484:	ret
  40e488:	stp	x29, x30, [sp, #-32]!
  40e48c:	mov	x29, sp
  40e490:	str	x0, [sp, #24]
  40e494:	str	x1, [sp, #16]
  40e498:	ldr	x0, [sp, #16]
  40e49c:	bl	404994 <printf@plt+0x2d34>
  40e4a0:	ldp	x29, x30, [sp], #32
  40e4a4:	ret
  40e4a8:	stp	x29, x30, [sp, #-64]!
  40e4ac:	mov	x29, sp
  40e4b0:	str	x0, [sp, #24]
  40e4b4:	ldr	x0, [sp, #24]
  40e4b8:	ldr	x0, [x0, #616]
  40e4bc:	cmp	x0, #0x0
  40e4c0:	b.ne	40e4ec <printf@plt+0xc88c>  // b.any
  40e4c4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e4c8:	add	x0, x0, #0xf20
  40e4cc:	ldr	x0, [x0]
  40e4d0:	mov	x3, x0
  40e4d4:	mov	x2, #0x8                   	// #8
  40e4d8:	mov	x1, #0x1                   	// #1
  40e4dc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e4e0:	add	x0, x0, #0x2e0
  40e4e4:	bl	401bd0 <fwrite@plt>
  40e4e8:	b	40e5c0 <printf@plt+0xc960>
  40e4ec:	ldr	x0, [sp, #24]
  40e4f0:	ldr	x0, [x0, #616]
  40e4f4:	add	x3, sp, #0x34
  40e4f8:	add	x2, sp, #0x38
  40e4fc:	add	x1, sp, #0x3c
  40e500:	bl	41a408 <printf@plt+0x187a8>
  40e504:	ldr	w1, [sp, #60]
  40e508:	mov	w0, #0xff01                	// #65281
  40e50c:	movk	w0, #0xff00, lsl #16
  40e510:	umull	x0, w1, w0
  40e514:	lsr	x0, x0, #32
  40e518:	lsr	w2, w0, #8
  40e51c:	ldr	w1, [sp, #56]
  40e520:	mov	w0, #0xff01                	// #65281
  40e524:	movk	w0, #0xff00, lsl #16
  40e528:	umull	x0, w1, w0
  40e52c:	lsr	x0, x0, #32
  40e530:	lsr	w3, w0, #8
  40e534:	ldr	w1, [sp, #52]
  40e538:	mov	w0, #0xff01                	// #65281
  40e53c:	movk	w0, #0xff00, lsl #16
  40e540:	umull	x0, w1, w0
  40e544:	lsr	x0, x0, #32
  40e548:	lsr	w0, w0, #8
  40e54c:	add	x5, sp, #0x28
  40e550:	mov	w4, w0
  40e554:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e558:	add	x1, x0, #0x2f0
  40e55c:	mov	x0, x5
  40e560:	bl	401980 <sprintf@plt>
  40e564:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e568:	add	x0, x0, #0xf20
  40e56c:	ldr	x0, [x0]
  40e570:	mov	x3, x0
  40e574:	mov	x2, #0x10                  	// #16
  40e578:	mov	x1, #0x1                   	// #1
  40e57c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e580:	add	x0, x0, #0x300
  40e584:	bl	401bd0 <fwrite@plt>
  40e588:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e58c:	add	x0, x0, #0xf20
  40e590:	ldr	x1, [x0]
  40e594:	add	x0, sp, #0x28
  40e598:	bl	401840 <fputs@plt>
  40e59c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5a0:	add	x0, x0, #0xf20
  40e5a4:	ldr	x0, [x0]
  40e5a8:	mov	x3, x0
  40e5ac:	mov	x2, #0x4                   	// #4
  40e5b0:	mov	x1, #0x1                   	// #1
  40e5b4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e5b8:	add	x0, x0, #0x318
  40e5bc:	bl	401bd0 <fwrite@plt>
  40e5c0:	nop
  40e5c4:	ldp	x29, x30, [sp], #64
  40e5c8:	ret
  40e5cc:	stp	x29, x30, [sp, #-48]!
  40e5d0:	mov	x29, sp
  40e5d4:	str	x0, [sp, #40]
  40e5d8:	str	x1, [sp, #32]
  40e5dc:	str	x2, [sp, #24]
  40e5e0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e5e4:	add	x0, x0, #0xf20
  40e5e8:	ldr	x0, [x0]
  40e5ec:	mov	x3, x0
  40e5f0:	mov	x2, #0x9                   	// #9
  40e5f4:	mov	x1, #0x1                   	// #1
  40e5f8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40e5fc:	add	x0, x0, #0xd98
  40e600:	bl	401bd0 <fwrite@plt>
  40e604:	ldr	x0, [sp, #32]
  40e608:	bl	410b6c <printf@plt+0xef0c>
  40e60c:	mov	x2, x0
  40e610:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e614:	add	x0, x0, #0xf20
  40e618:	ldr	x0, [x0]
  40e61c:	mov	x1, x0
  40e620:	mov	x0, x2
  40e624:	bl	401840 <fputs@plt>
  40e628:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e62c:	add	x0, x0, #0xf20
  40e630:	ldr	x0, [x0]
  40e634:	mov	x3, x0
  40e638:	mov	x2, #0x2                   	// #2
  40e63c:	mov	x1, #0x1                   	// #1
  40e640:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40e644:	add	x0, x0, #0xdb0
  40e648:	bl	401bd0 <fwrite@plt>
  40e64c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e650:	add	x0, x0, #0xf20
  40e654:	ldr	x0, [x0]
  40e658:	mov	x1, x0
  40e65c:	ldr	x0, [sp, #24]
  40e660:	bl	401840 <fputs@plt>
  40e664:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e668:	add	x0, x0, #0xf20
  40e66c:	ldr	x0, [x0]
  40e670:	mov	x3, x0
  40e674:	mov	x2, #0x4                   	// #4
  40e678:	mov	x1, #0x1                   	// #1
  40e67c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40e680:	add	x0, x0, #0xdb8
  40e684:	bl	401bd0 <fwrite@plt>
  40e688:	nop
  40e68c:	ldp	x29, x30, [sp], #48
  40e690:	ret
  40e694:	stp	x29, x30, [sp, #-112]!
  40e698:	mov	x29, sp
  40e69c:	stp	x19, x20, [sp, #16]
  40e6a0:	str	x0, [sp, #72]
  40e6a4:	str	x1, [sp, #64]
  40e6a8:	str	x2, [sp, #56]
  40e6ac:	str	x3, [sp, #48]
  40e6b0:	str	x4, [sp, #40]
  40e6b4:	str	wzr, [sp, #108]
  40e6b8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6bc:	add	x0, x0, #0xf60
  40e6c0:	ldr	w0, [x0]
  40e6c4:	cmp	w0, #0x0
  40e6c8:	b.eq	40e9d8 <printf@plt+0xcd78>  // b.none
  40e6cc:	ldr	x0, [sp, #72]
  40e6d0:	ldr	x0, [x0, #536]
  40e6d4:	bl	414404 <printf@plt+0x127a4>
  40e6d8:	bl	40e29c <printf@plt+0xc63c>
  40e6dc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6e0:	add	x0, x0, #0xf7c
  40e6e4:	ldr	w0, [x0]
  40e6e8:	cmp	w0, #0x0
  40e6ec:	b.eq	40e714 <printf@plt+0xcab4>  // b.none
  40e6f0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6f4:	add	x0, x0, #0xf20
  40e6f8:	ldr	x0, [x0]
  40e6fc:	mov	x3, x0
  40e700:	mov	x2, #0xb8                  	// #184
  40e704:	mov	x1, #0x1                   	// #1
  40e708:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e70c:	add	x0, x0, #0x320
  40e710:	bl	401bd0 <fwrite@plt>
  40e714:	mov	w1, #0x0                   	// #0
  40e718:	ldr	x0, [sp, #72]
  40e71c:	bl	410470 <printf@plt+0xe810>
  40e720:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e724:	add	x0, x0, #0xf20
  40e728:	ldr	x0, [x0]
  40e72c:	mov	x3, x0
  40e730:	mov	x2, #0x2                   	// #2
  40e734:	mov	x1, #0x1                   	// #1
  40e738:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e73c:	add	x0, x0, #0x3e0
  40e740:	bl	401bd0 <fwrite@plt>
  40e744:	ldr	x0, [sp, #56]
  40e748:	bl	410b6c <printf@plt+0xef0c>
  40e74c:	ldrb	w0, [x0]
  40e750:	cmp	w0, #0x0
  40e754:	b.eq	40e788 <printf@plt+0xcb28>  // b.none
  40e758:	ldr	x1, [sp, #64]
  40e75c:	ldr	x0, [sp, #56]
  40e760:	bl	410d40 <printf@plt+0xf0e0>
  40e764:	cmp	w0, #0x0
  40e768:	b.eq	40e788 <printf@plt+0xcb28>  // b.none
  40e76c:	ldr	x1, [sp, #40]
  40e770:	ldr	x0, [sp, #56]
  40e774:	bl	410d40 <printf@plt+0xf0e0>
  40e778:	cmp	w0, #0x0
  40e77c:	b.eq	40e788 <printf@plt+0xcb28>  // b.none
  40e780:	mov	w0, #0x1                   	// #1
  40e784:	b	40e78c <printf@plt+0xcb2c>
  40e788:	mov	w0, #0x0                   	// #0
  40e78c:	cmp	w0, #0x0
  40e790:	b.eq	40e7b0 <printf@plt+0xcb50>  // b.none
  40e794:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e798:	add	x2, x0, #0x3e8
  40e79c:	ldr	x1, [sp, #56]
  40e7a0:	ldr	x0, [sp, #72]
  40e7a4:	bl	40e5cc <printf@plt+0xc96c>
  40e7a8:	mov	w0, #0x1                   	// #1
  40e7ac:	str	w0, [sp, #108]
  40e7b0:	ldr	x0, [sp, #48]
  40e7b4:	bl	410b6c <printf@plt+0xef0c>
  40e7b8:	ldrb	w0, [x0]
  40e7bc:	cmp	w0, #0x0
  40e7c0:	b.eq	40e7f4 <printf@plt+0xcb94>  // b.none
  40e7c4:	ldr	x1, [sp, #64]
  40e7c8:	ldr	x0, [sp, #48]
  40e7cc:	bl	410d40 <printf@plt+0xf0e0>
  40e7d0:	cmp	w0, #0x0
  40e7d4:	b.eq	40e7f4 <printf@plt+0xcb94>  // b.none
  40e7d8:	ldr	x1, [sp, #40]
  40e7dc:	ldr	x0, [sp, #48]
  40e7e0:	bl	410d40 <printf@plt+0xf0e0>
  40e7e4:	cmp	w0, #0x0
  40e7e8:	b.eq	40e7f4 <printf@plt+0xcb94>  // b.none
  40e7ec:	mov	w0, #0x1                   	// #1
  40e7f0:	b	40e7f8 <printf@plt+0xcb98>
  40e7f4:	mov	w0, #0x0                   	// #0
  40e7f8:	cmp	w0, #0x0
  40e7fc:	b.eq	40e84c <printf@plt+0xcbec>  // b.none
  40e800:	ldr	w0, [sp, #108]
  40e804:	cmp	w0, #0x0
  40e808:	b.eq	40e830 <printf@plt+0xcbd0>  // b.none
  40e80c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e810:	add	x0, x0, #0xf20
  40e814:	ldr	x0, [x0]
  40e818:	mov	x3, x0
  40e81c:	mov	x2, #0x3                   	// #3
  40e820:	mov	x1, #0x1                   	// #1
  40e824:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e828:	add	x0, x0, #0x3f0
  40e82c:	bl	401bd0 <fwrite@plt>
  40e830:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e834:	add	x2, x0, #0x3f8
  40e838:	ldr	x1, [sp, #48]
  40e83c:	ldr	x0, [sp, #72]
  40e840:	bl	40e5cc <printf@plt+0xc96c>
  40e844:	mov	w0, #0x1                   	// #1
  40e848:	str	w0, [sp, #108]
  40e84c:	mov	w19, #0x0                   	// #0
  40e850:	add	x2, sp, #0x58
  40e854:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e858:	add	x1, x0, #0x400
  40e85c:	mov	x0, x2
  40e860:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40e864:	mov	w20, #0x1                   	// #1
  40e868:	add	x0, sp, #0x58
  40e86c:	mov	x1, x0
  40e870:	ldr	x0, [sp, #64]
  40e874:	bl	410d40 <printf@plt+0xf0e0>
  40e878:	cmp	w0, #0x0
  40e87c:	b.eq	40e8b0 <printf@plt+0xcc50>  // b.none
  40e880:	ldr	x0, [sp, #64]
  40e884:	bl	410b6c <printf@plt+0xef0c>
  40e888:	ldrb	w0, [x0]
  40e88c:	cmp	w0, #0x0
  40e890:	b.eq	40e8b0 <printf@plt+0xcc50>  // b.none
  40e894:	ldr	x1, [sp, #40]
  40e898:	ldr	x0, [sp, #64]
  40e89c:	bl	410d40 <printf@plt+0xf0e0>
  40e8a0:	cmp	w0, #0x0
  40e8a4:	b.eq	40e8b0 <printf@plt+0xcc50>  // b.none
  40e8a8:	mov	w19, #0x1                   	// #1
  40e8ac:	b	40e8b4 <printf@plt+0xcc54>
  40e8b0:	mov	w19, #0x0                   	// #0
  40e8b4:	cmp	w20, #0x0
  40e8b8:	b.eq	40e8c4 <printf@plt+0xcc64>  // b.none
  40e8bc:	add	x0, sp, #0x58
  40e8c0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40e8c4:	cmp	w19, #0x0
  40e8c8:	b.eq	40e910 <printf@plt+0xccb0>  // b.none
  40e8cc:	ldr	w0, [sp, #108]
  40e8d0:	cmp	w0, #0x0
  40e8d4:	b.eq	40e8fc <printf@plt+0xcc9c>  // b.none
  40e8d8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e8dc:	add	x0, x0, #0xf20
  40e8e0:	ldr	x0, [x0]
  40e8e4:	mov	x3, x0
  40e8e8:	mov	x2, #0x3                   	// #3
  40e8ec:	mov	x1, #0x1                   	// #1
  40e8f0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e8f4:	add	x0, x0, #0x3f0
  40e8f8:	bl	401bd0 <fwrite@plt>
  40e8fc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e900:	add	x2, x0, #0x418
  40e904:	ldr	x1, [sp, #64]
  40e908:	ldr	x0, [sp, #72]
  40e90c:	bl	40e5cc <printf@plt+0xc96c>
  40e910:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e914:	add	x0, x0, #0xf20
  40e918:	ldr	x0, [x0]
  40e91c:	mov	x3, x0
  40e920:	mov	x2, #0x3                   	// #3
  40e924:	mov	x1, #0x1                   	// #1
  40e928:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e92c:	add	x0, x0, #0x420
  40e930:	bl	401bd0 <fwrite@plt>
  40e934:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e938:	add	x0, x0, #0xf7c
  40e93c:	ldr	w0, [x0]
  40e940:	cmp	w0, #0x0
  40e944:	b.eq	40e9b4 <printf@plt+0xcd54>  // b.none
  40e948:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e94c:	add	x0, x0, #0xf20
  40e950:	ldr	x0, [x0]
  40e954:	mov	x3, x0
  40e958:	mov	x2, #0x75                  	// #117
  40e95c:	mov	x1, #0x1                   	// #1
  40e960:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e964:	add	x0, x0, #0x428
  40e968:	bl	401bd0 <fwrite@plt>
  40e96c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e970:	add	x0, x0, #0xf10
  40e974:	ldr	x2, [x0]
  40e978:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e97c:	add	x0, x0, #0xf20
  40e980:	ldr	x0, [x0]
  40e984:	mov	x1, x0
  40e988:	mov	x0, x2
  40e98c:	bl	401840 <fputs@plt>
  40e990:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e994:	add	x0, x0, #0xf20
  40e998:	ldr	x0, [x0]
  40e99c:	mov	x3, x0
  40e9a0:	mov	x2, #0x24                  	// #36
  40e9a4:	mov	x1, #0x1                   	// #1
  40e9a8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40e9ac:	add	x0, x0, #0x4a0
  40e9b0:	bl	401bd0 <fwrite@plt>
  40e9b4:	bl	40e29c <printf@plt+0xc63c>
  40e9b8:	b	40e9d8 <printf@plt+0xcd78>
  40e9bc:	mov	x20, x0
  40e9c0:	cmp	w19, #0x0
  40e9c4:	b.eq	40e9d0 <printf@plt+0xcd70>  // b.none
  40e9c8:	add	x0, sp, #0x58
  40e9cc:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40e9d0:	mov	x0, x20
  40e9d4:	bl	401be0 <_Unwind_Resume@plt>
  40e9d8:	nop
  40e9dc:	ldp	x19, x20, [sp, #16]
  40e9e0:	ldp	x29, x30, [sp], #112
  40e9e4:	ret
  40e9e8:	stp	x29, x30, [sp, #-224]!
  40e9ec:	mov	x29, sp
  40e9f0:	stp	x19, x20, [sp, #16]
  40e9f4:	str	x0, [sp, #40]
  40e9f8:	mov	w0, #0x1                   	// #1
  40e9fc:	str	w0, [sp, #220]
  40ea00:	add	x0, sp, #0x78
  40ea04:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40ea08:	add	x0, sp, #0x68
  40ea0c:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40ea10:	add	x0, sp, #0x58
  40ea14:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40ea18:	add	x0, sp, #0x48
  40ea1c:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40ea20:	ldr	x0, [sp, #40]
  40ea24:	add	x0, x0, #0x38
  40ea28:	bl	401fd4 <printf@plt+0x374>
  40ea2c:	add	x2, sp, #0x88
  40ea30:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ea34:	add	x1, x0, #0xf50
  40ea38:	mov	x0, x2
  40ea3c:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  40ea40:	add	x1, sp, #0x88
  40ea44:	add	x0, sp, #0x78
  40ea48:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40ea4c:	add	x0, sp, #0x88
  40ea50:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ea54:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40ea58:	add	x0, x0, #0x23c
  40ea5c:	ldr	w0, [x0]
  40ea60:	cmp	w0, #0x0
  40ea64:	b.ne	40ea94 <printf@plt+0xce34>  // b.any
  40ea68:	add	x2, sp, #0x98
  40ea6c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ea70:	add	x1, x0, #0x140
  40ea74:	mov	x0, x2
  40ea78:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40ea7c:	add	x1, sp, #0x98
  40ea80:	add	x0, sp, #0x78
  40ea84:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  40ea88:	add	x0, sp, #0x98
  40ea8c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ea90:	b	40eabc <printf@plt+0xce5c>
  40ea94:	add	x2, sp, #0xa8
  40ea98:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ea9c:	add	x1, x0, #0x148
  40eaa0:	mov	x0, x2
  40eaa4:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40eaa8:	add	x1, sp, #0xa8
  40eaac:	add	x0, sp, #0x78
  40eab0:	bl	425f14 <_ZdlPvm@@Base+0x1794>
  40eab4:	add	x0, sp, #0xa8
  40eab8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40eabc:	add	x0, sp, #0x78
  40eac0:	mov	w1, #0x0                   	// #0
  40eac4:	bl	410e54 <printf@plt+0xf1f4>
  40eac8:	ldr	x0, [sp, #40]
  40eacc:	add	x0, x0, #0x38
  40ead0:	add	x1, sp, #0xb8
  40ead4:	mov	x8, x1
  40ead8:	bl	40225c <printf@plt+0x5fc>
  40eadc:	add	x1, sp, #0xb8
  40eae0:	add	x0, sp, #0x58
  40eae4:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40eae8:	add	x0, sp, #0xb8
  40eaec:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40eaf0:	add	x0, sp, #0x58
  40eaf4:	mov	w1, #0x0                   	// #0
  40eaf8:	bl	410e54 <printf@plt+0xf1f4>
  40eafc:	add	x1, sp, #0x58
  40eb00:	add	x0, sp, #0x48
  40eb04:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40eb08:	ldr	x0, [sp, #40]
  40eb0c:	add	x0, x0, #0x38
  40eb10:	bl	401fa0 <printf@plt+0x340>
  40eb14:	cmp	x0, #0x0
  40eb18:	cset	w0, ne  // ne = any
  40eb1c:	and	w0, w0, #0xff
  40eb20:	cmp	w0, #0x0
  40eb24:	b.eq	40eebc <printf@plt+0xd25c>  // b.none
  40eb28:	ldr	x0, [sp, #40]
  40eb2c:	add	x0, x0, #0x38
  40eb30:	bl	401fa0 <printf@plt+0x340>
  40eb34:	mov	w2, #0x0                   	// #0
  40eb38:	mov	x1, #0x0                   	// #0
  40eb3c:	bl	401c50 <fseek@plt>
  40eb40:	lsr	w0, w0, #31
  40eb44:	and	w0, w0, #0xff
  40eb48:	cmp	w0, #0x0
  40eb4c:	b.eq	40eb74 <printf@plt+0xcf14>  // b.none
  40eb50:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40eb54:	add	x3, x0, #0xb38
  40eb58:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40eb5c:	add	x2, x0, #0xb38
  40eb60:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40eb64:	add	x1, x0, #0xb38
  40eb68:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40eb6c:	add	x0, x0, #0x4c8
  40eb70:	bl	41bfec <printf@plt+0x1a38c>
  40eb74:	ldr	x0, [sp, #40]
  40eb78:	add	x19, x0, #0x50
  40eb7c:	ldr	x0, [sp, #40]
  40eb80:	add	x0, x0, #0x38
  40eb84:	bl	401fa0 <printf@plt+0x340>
  40eb88:	mov	x1, x0
  40eb8c:	mov	x0, x19
  40eb90:	bl	41518c <printf@plt+0x1352c>
  40eb94:	ldr	x0, [sp, #40]
  40eb98:	add	x0, x0, #0x38
  40eb9c:	bl	401fa0 <printf@plt+0x340>
  40eba0:	bl	4018d0 <fclose@plt>
  40eba4:	ldr	x0, [sp, #40]
  40eba8:	add	x0, x0, #0x38
  40ebac:	bl	401ff8 <printf@plt+0x398>
  40ebb0:	ldr	x0, [sp, #40]
  40ebb4:	add	x0, x0, #0x38
  40ebb8:	bl	4021c8 <printf@plt+0x568>
  40ebbc:	cmp	w0, #0x0
  40ebc0:	cset	w0, ne  // ne = any
  40ebc4:	and	w0, w0, #0xff
  40ebc8:	cmp	w0, #0x0
  40ebcc:	b.eq	40ee74 <printf@plt+0xd214>  // b.none
  40ebd0:	ldr	w0, [sp, #220]
  40ebd4:	cmp	w0, #0x1
  40ebd8:	b.le	40ec04 <printf@plt+0xcfa4>
  40ebdc:	add	x3, sp, #0x48
  40ebe0:	add	x2, sp, #0x58
  40ebe4:	add	x1, sp, #0x68
  40ebe8:	add	x0, sp, #0x78
  40ebec:	mov	x4, x3
  40ebf0:	mov	x3, x2
  40ebf4:	mov	x2, x1
  40ebf8:	mov	x1, x0
  40ebfc:	ldr	x0, [sp, #40]
  40ec00:	bl	40e694 <printf@plt+0xca34>
  40ec04:	add	x1, sp, #0x48
  40ec08:	add	x0, sp, #0x68
  40ec0c:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40ec10:	add	x1, sp, #0x58
  40ec14:	add	x0, sp, #0x48
  40ec18:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40ec1c:	ldr	x0, [sp, #40]
  40ec20:	add	x0, x0, #0x38
  40ec24:	add	x1, sp, #0xc8
  40ec28:	mov	x8, x1
  40ec2c:	bl	40225c <printf@plt+0x5fc>
  40ec30:	add	x1, sp, #0xc8
  40ec34:	add	x0, sp, #0x58
  40ec38:	bl	425b84 <_ZdlPvm@@Base+0x1404>
  40ec3c:	add	x0, sp, #0xc8
  40ec40:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ec44:	add	x0, sp, #0x58
  40ec48:	mov	w1, #0x0                   	// #0
  40ec4c:	bl	410e54 <printf@plt+0xf1f4>
  40ec50:	ldr	x0, [sp, #40]
  40ec54:	add	x0, x0, #0x38
  40ec58:	add	x1, sp, #0x30
  40ec5c:	mov	x8, x1
  40ec60:	bl	4021fc <printf@plt+0x59c>
  40ec64:	add	x0, sp, #0x30
  40ec68:	mov	w1, #0x0                   	// #0
  40ec6c:	bl	410e54 <printf@plt+0xf1f4>
  40ec70:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ec74:	add	x0, x0, #0xf20
  40ec78:	ldr	x0, [x0]
  40ec7c:	bl	401a80 <fflush@plt>
  40ec80:	add	x0, sp, #0x30
  40ec84:	bl	410b6c <printf@plt+0xef0c>
  40ec88:	mov	x3, x0
  40ec8c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ec90:	add	x0, x0, #0xf20
  40ec94:	ldr	x0, [x0]
  40ec98:	mov	x2, x0
  40ec9c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40eca0:	add	x1, x0, #0x4e8
  40eca4:	mov	x0, x3
  40eca8:	bl	401940 <freopen@plt>
  40ecac:	ldr	w0, [sp, #220]
  40ecb0:	add	w0, w0, #0x1
  40ecb4:	str	w0, [sp, #220]
  40ecb8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40ecbc:	add	x0, x0, #0x23c
  40ecc0:	ldr	w0, [x0]
  40ecc4:	cmp	w0, #0x0
  40ecc8:	b.ne	40ecd4 <printf@plt+0xd074>  // b.any
  40eccc:	ldr	x0, [sp, #40]
  40ecd0:	bl	40f0b4 <printf@plt+0xd454>
  40ecd4:	ldr	x0, [sp, #40]
  40ecd8:	add	x2, x0, #0x50
  40ecdc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ece0:	add	x1, x0, #0x4f0
  40ece4:	mov	x0, x2
  40ece8:	bl	4152ec <printf@plt+0x1368c>
  40ecec:	mov	x2, x0
  40ecf0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ecf4:	add	x1, x0, #0x500
  40ecf8:	mov	x0, x2
  40ecfc:	bl	4157c4 <printf@plt+0x13b64>
  40ed00:	mov	x2, x0
  40ed04:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ed08:	add	x1, x0, #0x508
  40ed0c:	mov	x0, x2
  40ed10:	bl	4157c4 <printf@plt+0x13b64>
  40ed14:	mov	x2, x0
  40ed18:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ed1c:	add	x0, x0, #0xf10
  40ed20:	ldr	x0, [x0]
  40ed24:	mov	x1, x0
  40ed28:	mov	x0, x2
  40ed2c:	bl	4157c4 <printf@plt+0x13b64>
  40ed30:	bl	41537c <printf@plt+0x1371c>
  40ed34:	bl	41b688 <printf@plt+0x19a28>
  40ed38:	str	x0, [sp, #64]
  40ed3c:	ldr	x0, [sp, #40]
  40ed40:	add	x2, x0, #0x50
  40ed44:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ed48:	add	x1, x0, #0x518
  40ed4c:	mov	x0, x2
  40ed50:	bl	4152ec <printf@plt+0x1368c>
  40ed54:	mov	x19, x0
  40ed58:	add	x0, sp, #0x40
  40ed5c:	bl	4018a0 <ctime@plt>
  40ed60:	mov	x20, x0
  40ed64:	add	x0, sp, #0x40
  40ed68:	bl	4018a0 <ctime@plt>
  40ed6c:	bl	401880 <strlen@plt>
  40ed70:	sub	w0, w0, #0x1
  40ed74:	mov	w2, w0
  40ed78:	mov	x1, x20
  40ed7c:	mov	x0, x19
  40ed80:	bl	415790 <printf@plt+0x13b30>
  40ed84:	bl	41537c <printf@plt+0x1371c>
  40ed88:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40ed8c:	add	x0, x0, #0x23c
  40ed90:	ldr	w0, [x0]
  40ed94:	cmp	w0, #0x1
  40ed98:	b.ne	40eda4 <printf@plt+0xd144>  // b.any
  40ed9c:	ldr	x0, [sp, #40]
  40eda0:	bl	40f0b4 <printf@plt+0xd454>
  40eda4:	ldr	x0, [sp, #40]
  40eda8:	add	x2, x0, #0x50
  40edac:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40edb0:	add	x1, x0, #0x280
  40edb4:	mov	x0, x2
  40edb8:	bl	4157c4 <printf@plt+0x13b64>
  40edbc:	ldr	x0, [sp, #40]
  40edc0:	add	x19, x0, #0x50
  40edc4:	add	x0, sp, #0x30
  40edc8:	bl	410b6c <printf@plt+0xef0c>
  40edcc:	mov	x1, x0
  40edd0:	mov	x0, x19
  40edd4:	bl	4157c4 <printf@plt+0x13b64>
  40edd8:	ldr	x0, [sp, #40]
  40eddc:	add	x2, x0, #0x50
  40ede0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ede4:	add	x1, x0, #0x288
  40ede8:	mov	x0, x2
  40edec:	bl	4157c4 <printf@plt+0x13b64>
  40edf0:	bl	415640 <printf@plt+0x139e0>
  40edf4:	bl	415640 <printf@plt+0x139e0>
  40edf8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40edfc:	add	x0, x0, #0xf68
  40ee00:	bl	410b6c <printf@plt+0xef0c>
  40ee04:	mov	x2, x0
  40ee08:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee0c:	add	x0, x0, #0xf20
  40ee10:	ldr	x0, [x0]
  40ee14:	mov	x1, x0
  40ee18:	mov	x0, x2
  40ee1c:	bl	401840 <fputs@plt>
  40ee20:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee24:	add	x0, x0, #0xf20
  40ee28:	ldr	x0, [x0]
  40ee2c:	mov	x3, x0
  40ee30:	mov	x2, #0x8                   	// #8
  40ee34:	mov	x1, #0x1                   	// #1
  40ee38:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ee3c:	add	x0, x0, #0x528
  40ee40:	bl	401bd0 <fwrite@plt>
  40ee44:	add	x3, sp, #0x48
  40ee48:	add	x2, sp, #0x58
  40ee4c:	add	x1, sp, #0x68
  40ee50:	add	x0, sp, #0x78
  40ee54:	mov	x4, x3
  40ee58:	mov	x3, x2
  40ee5c:	mov	x2, x1
  40ee60:	mov	x1, x0
  40ee64:	ldr	x0, [sp, #40]
  40ee68:	bl	40e694 <printf@plt+0xca34>
  40ee6c:	add	x0, sp, #0x30
  40ee70:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40ee74:	ldr	x0, [sp, #40]
  40ee78:	add	x0, x0, #0x38
  40ee7c:	bl	402194 <printf@plt+0x534>
  40ee80:	cmp	w0, #0x0
  40ee84:	cset	w0, ne  // ne = any
  40ee88:	and	w0, w0, #0xff
  40ee8c:	cmp	w0, #0x0
  40ee90:	b.eq	40eb08 <printf@plt+0xcea8>  // b.none
  40ee94:	ldr	x0, [sp, #40]
  40ee98:	add	x3, x0, #0x1a0
  40ee9c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eea0:	add	x0, x0, #0xf20
  40eea4:	ldr	x0, [x0]
  40eea8:	mov	w2, #0x1                   	// #1
  40eeac:	mov	x1, x0
  40eeb0:	mov	x0, x3
  40eeb4:	bl	404c10 <printf@plt+0x2fb0>
  40eeb8:	b	40eb08 <printf@plt+0xcea8>
  40eebc:	ldr	w0, [sp, #220]
  40eec0:	cmp	w0, #0x1
  40eec4:	b.le	40eef4 <printf@plt+0xd294>
  40eec8:	add	x3, sp, #0x48
  40eecc:	add	x2, sp, #0x58
  40eed0:	add	x1, sp, #0x68
  40eed4:	add	x0, sp, #0x78
  40eed8:	mov	x4, x3
  40eedc:	mov	x3, x2
  40eee0:	mov	x2, x1
  40eee4:	mov	x1, x0
  40eee8:	ldr	x0, [sp, #40]
  40eeec:	bl	40e694 <printf@plt+0xca34>
  40eef0:	b	40efe0 <printf@plt+0xd380>
  40eef4:	ldr	x0, [sp, #40]
  40eef8:	ldr	x0, [x0, #536]
  40eefc:	bl	414404 <printf@plt+0x127a4>
  40ef00:	bl	40e29c <printf@plt+0xc63c>
  40ef04:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef08:	add	x0, x0, #0xf78
  40ef0c:	ldr	w0, [x0]
  40ef10:	cmp	w0, #0x0
  40ef14:	b.eq	40efe0 <printf@plt+0xd380>  // b.none
  40ef18:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef1c:	add	x0, x0, #0xf7c
  40ef20:	ldr	w0, [x0]
  40ef24:	cmp	w0, #0x0
  40ef28:	b.eq	40ef50 <printf@plt+0xd2f0>  // b.none
  40ef2c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef30:	add	x0, x0, #0xf20
  40ef34:	ldr	x0, [x0]
  40ef38:	mov	x3, x0
  40ef3c:	mov	x2, #0xb8                  	// #184
  40ef40:	mov	x1, #0x1                   	// #1
  40ef44:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ef48:	add	x0, x0, #0x320
  40ef4c:	bl	401bd0 <fwrite@plt>
  40ef50:	mov	w1, #0x1                   	// #1
  40ef54:	ldr	x0, [sp, #40]
  40ef58:	bl	410470 <printf@plt+0xe810>
  40ef5c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef60:	add	x0, x0, #0xf7c
  40ef64:	ldr	w0, [x0]
  40ef68:	cmp	w0, #0x0
  40ef6c:	b.eq	40efdc <printf@plt+0xd37c>  // b.none
  40ef70:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef74:	add	x0, x0, #0xf20
  40ef78:	ldr	x0, [x0]
  40ef7c:	mov	x3, x0
  40ef80:	mov	x2, #0x75                  	// #117
  40ef84:	mov	x1, #0x1                   	// #1
  40ef88:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ef8c:	add	x0, x0, #0x428
  40ef90:	bl	401bd0 <fwrite@plt>
  40ef94:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef98:	add	x0, x0, #0xf10
  40ef9c:	ldr	x2, [x0]
  40efa0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40efa4:	add	x0, x0, #0xf20
  40efa8:	ldr	x0, [x0]
  40efac:	mov	x1, x0
  40efb0:	mov	x0, x2
  40efb4:	bl	401840 <fputs@plt>
  40efb8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40efbc:	add	x0, x0, #0xf20
  40efc0:	ldr	x0, [x0]
  40efc4:	mov	x3, x0
  40efc8:	mov	x2, #0x24                  	// #36
  40efcc:	mov	x1, #0x1                   	// #1
  40efd0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40efd4:	add	x0, x0, #0x4a0
  40efd8:	bl	401bd0 <fwrite@plt>
  40efdc:	bl	40e29c <printf@plt+0xc63c>
  40efe0:	add	x0, sp, #0x48
  40efe4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40efe8:	add	x0, sp, #0x58
  40efec:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40eff0:	add	x0, sp, #0x68
  40eff4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40eff8:	add	x0, sp, #0x78
  40effc:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f000:	b	40f0a8 <printf@plt+0xd448>
  40f004:	mov	x19, x0
  40f008:	add	x0, sp, #0x88
  40f00c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f010:	b	40f068 <printf@plt+0xd408>
  40f014:	mov	x19, x0
  40f018:	add	x0, sp, #0x98
  40f01c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f020:	b	40f068 <printf@plt+0xd408>
  40f024:	mov	x19, x0
  40f028:	add	x0, sp, #0xa8
  40f02c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f030:	b	40f068 <printf@plt+0xd408>
  40f034:	mov	x19, x0
  40f038:	add	x0, sp, #0xb8
  40f03c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f040:	b	40f068 <printf@plt+0xd408>
  40f044:	mov	x19, x0
  40f048:	add	x0, sp, #0xc8
  40f04c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f050:	b	40f068 <printf@plt+0xd408>
  40f054:	mov	x19, x0
  40f058:	add	x0, sp, #0x30
  40f05c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f060:	b	40f068 <printf@plt+0xd408>
  40f064:	mov	x19, x0
  40f068:	add	x0, sp, #0x48
  40f06c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f070:	b	40f078 <printf@plt+0xd418>
  40f074:	mov	x19, x0
  40f078:	add	x0, sp, #0x58
  40f07c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f080:	b	40f088 <printf@plt+0xd428>
  40f084:	mov	x19, x0
  40f088:	add	x0, sp, #0x68
  40f08c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f090:	b	40f098 <printf@plt+0xd438>
  40f094:	mov	x19, x0
  40f098:	add	x0, sp, #0x78
  40f09c:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f0a0:	mov	x0, x19
  40f0a4:	bl	401be0 <_Unwind_Resume@plt>
  40f0a8:	ldp	x19, x20, [sp, #16]
  40f0ac:	ldp	x29, x30, [sp], #224
  40f0b0:	ret
  40f0b4:	stp	x29, x30, [sp, #-32]!
  40f0b8:	mov	x29, sp
  40f0bc:	str	x0, [sp, #24]
  40f0c0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40f0c4:	add	x0, x0, #0x23c
  40f0c8:	ldr	w0, [x0]
  40f0cc:	cmp	w0, #0x1
  40f0d0:	b.ne	40f1f8 <printf@plt+0xd598>  // b.any
  40f0d4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f0d8:	add	x0, x0, #0xf20
  40f0dc:	ldr	x0, [x0]
  40f0e0:	mov	x3, x0
  40f0e4:	mov	x2, #0x3f                  	// #63
  40f0e8:	mov	x1, #0x1                   	// #1
  40f0ec:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f0f0:	add	x0, x0, #0x538
  40f0f4:	bl	401bd0 <fwrite@plt>
  40f0f8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f0fc:	add	x0, x0, #0xf20
  40f100:	ldr	x0, [x0]
  40f104:	mov	x3, x0
  40f108:	mov	x2, #0x28                  	// #40
  40f10c:	mov	x1, #0x1                   	// #1
  40f110:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f114:	add	x0, x0, #0x578
  40f118:	bl	401bd0 <fwrite@plt>
  40f11c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f120:	add	x0, x0, #0xf20
  40f124:	ldr	x0, [x0]
  40f128:	mov	x3, x0
  40f12c:	mov	x2, #0x7                   	// #7
  40f130:	mov	x1, #0x1                   	// #1
  40f134:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f138:	add	x0, x0, #0x5a8
  40f13c:	bl	401bd0 <fwrite@plt>
  40f140:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f144:	add	x0, x0, #0xf20
  40f148:	ldr	x0, [x0]
  40f14c:	mov	x3, x0
  40f150:	mov	x2, #0x7                   	// #7
  40f154:	mov	x1, #0x1                   	// #1
  40f158:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f15c:	add	x0, x0, #0x5b0
  40f160:	bl	401bd0 <fwrite@plt>
  40f164:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f168:	add	x0, x0, #0xf20
  40f16c:	ldr	x0, [x0]
  40f170:	mov	x3, x0
  40f174:	mov	x2, #0x40                  	// #64
  40f178:	mov	x1, #0x1                   	// #1
  40f17c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f180:	add	x0, x0, #0x5b8
  40f184:	bl	401bd0 <fwrite@plt>
  40f188:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f18c:	add	x0, x0, #0xf20
  40f190:	ldr	x0, [x0]
  40f194:	mov	x3, x0
  40f198:	mov	x2, #0x47                  	// #71
  40f19c:	mov	x1, #0x1                   	// #1
  40f1a0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f1a4:	add	x0, x0, #0x600
  40f1a8:	bl	401bd0 <fwrite@plt>
  40f1ac:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f1b0:	add	x0, x0, #0xf20
  40f1b4:	ldr	x0, [x0]
  40f1b8:	mov	x3, x0
  40f1bc:	mov	x2, #0x2f                  	// #47
  40f1c0:	mov	x1, #0x1                   	// #1
  40f1c4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f1c8:	add	x0, x0, #0x648
  40f1cc:	bl	401bd0 <fwrite@plt>
  40f1d0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f1d4:	add	x0, x0, #0xf20
  40f1d8:	ldr	x0, [x0]
  40f1dc:	mov	x3, x0
  40f1e0:	mov	x2, #0x18                  	// #24
  40f1e4:	mov	x1, #0x1                   	// #1
  40f1e8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f1ec:	add	x0, x0, #0x678
  40f1f0:	bl	401bd0 <fwrite@plt>
  40f1f4:	b	40f3a8 <printf@plt+0xd748>
  40f1f8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f1fc:	add	x0, x0, #0xf20
  40f200:	ldr	x0, [x0]
  40f204:	mov	x3, x0
  40f208:	mov	x2, #0x2a                  	// #42
  40f20c:	mov	x1, #0x1                   	// #1
  40f210:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f214:	add	x0, x0, #0x698
  40f218:	bl	401bd0 <fwrite@plt>
  40f21c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f220:	add	x0, x0, #0xf20
  40f224:	ldr	x0, [x0]
  40f228:	mov	x3, x0
  40f22c:	mov	x2, #0x42                  	// #66
  40f230:	mov	x1, #0x1                   	// #1
  40f234:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f238:	add	x0, x0, #0x6c8
  40f23c:	bl	401bd0 <fwrite@plt>
  40f240:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f244:	add	x0, x0, #0xf20
  40f248:	ldr	x0, [x0]
  40f24c:	mov	x3, x0
  40f250:	mov	x2, #0x37                  	// #55
  40f254:	mov	x1, #0x1                   	// #1
  40f258:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f25c:	add	x0, x0, #0x710
  40f260:	bl	401bd0 <fwrite@plt>
  40f264:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f268:	add	x0, x0, #0xf20
  40f26c:	ldr	x0, [x0]
  40f270:	mov	x3, x0
  40f274:	mov	x2, #0x3a                  	// #58
  40f278:	mov	x1, #0x1                   	// #1
  40f27c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f280:	add	x0, x0, #0x748
  40f284:	bl	401bd0 <fwrite@plt>
  40f288:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f28c:	add	x0, x0, #0xf20
  40f290:	ldr	x0, [x0]
  40f294:	mov	x3, x0
  40f298:	mov	x2, #0x3a                  	// #58
  40f29c:	mov	x1, #0x1                   	// #1
  40f2a0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f2a4:	add	x0, x0, #0x788
  40f2a8:	bl	401bd0 <fwrite@plt>
  40f2ac:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f2b0:	add	x0, x0, #0xf20
  40f2b4:	ldr	x0, [x0]
  40f2b8:	mov	x3, x0
  40f2bc:	mov	x2, #0x7                   	// #7
  40f2c0:	mov	x1, #0x1                   	// #1
  40f2c4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f2c8:	add	x0, x0, #0x5b0
  40f2cc:	bl	401bd0 <fwrite@plt>
  40f2d0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f2d4:	add	x0, x0, #0xf20
  40f2d8:	ldr	x0, [x0]
  40f2dc:	mov	x3, x0
  40f2e0:	mov	x2, #0x42                  	// #66
  40f2e4:	mov	x1, #0x1                   	// #1
  40f2e8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f2ec:	add	x0, x0, #0x7c8
  40f2f0:	bl	401bd0 <fwrite@plt>
  40f2f4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f2f8:	add	x0, x0, #0xf20
  40f2fc:	ldr	x0, [x0]
  40f300:	mov	x3, x0
  40f304:	mov	x2, #0x48                  	// #72
  40f308:	mov	x1, #0x1                   	// #1
  40f30c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f310:	add	x0, x0, #0x810
  40f314:	bl	401bd0 <fwrite@plt>
  40f318:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f31c:	add	x0, x0, #0xf20
  40f320:	ldr	x0, [x0]
  40f324:	mov	x3, x0
  40f328:	mov	x2, #0x30                  	// #48
  40f32c:	mov	x1, #0x1                   	// #1
  40f330:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f334:	add	x0, x0, #0x860
  40f338:	bl	401bd0 <fwrite@plt>
  40f33c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f340:	add	x0, x0, #0xf20
  40f344:	ldr	x0, [x0]
  40f348:	mov	x3, x0
  40f34c:	mov	x2, #0x18                  	// #24
  40f350:	mov	x1, #0x1                   	// #1
  40f354:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f358:	add	x0, x0, #0x678
  40f35c:	bl	401bd0 <fwrite@plt>
  40f360:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f364:	add	x0, x0, #0xf20
  40f368:	ldr	x0, [x0]
  40f36c:	mov	x3, x0
  40f370:	mov	x2, #0x26                  	// #38
  40f374:	mov	x1, #0x1                   	// #1
  40f378:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f37c:	add	x0, x0, #0x898
  40f380:	bl	401bd0 <fwrite@plt>
  40f384:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f388:	add	x0, x0, #0xf20
  40f38c:	ldr	x0, [x0]
  40f390:	mov	x3, x0
  40f394:	mov	x2, #0x25                  	// #37
  40f398:	mov	x1, #0x1                   	// #1
  40f39c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f3a0:	add	x0, x0, #0x8c0
  40f3a4:	bl	401bd0 <fwrite@plt>
  40f3a8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f3ac:	add	x0, x0, #0xf20
  40f3b0:	ldr	x0, [x0]
  40f3b4:	mov	x3, x0
  40f3b8:	mov	x2, #0x48                  	// #72
  40f3bc:	mov	x1, #0x1                   	// #1
  40f3c0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f3c4:	add	x0, x0, #0x8e8
  40f3c8:	bl	401bd0 <fwrite@plt>
  40f3cc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f3d0:	add	x0, x0, #0xf20
  40f3d4:	ldr	x0, [x0]
  40f3d8:	mov	x3, x0
  40f3dc:	mov	x2, #0x48                  	// #72
  40f3e0:	mov	x1, #0x1                   	// #1
  40f3e4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f3e8:	add	x0, x0, #0x938
  40f3ec:	bl	401bd0 <fwrite@plt>
  40f3f0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f3f4:	add	x0, x0, #0xf20
  40f3f8:	ldr	x0, [x0]
  40f3fc:	mov	x3, x0
  40f400:	mov	x2, #0x48                  	// #72
  40f404:	mov	x1, #0x1                   	// #1
  40f408:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f40c:	add	x0, x0, #0x988
  40f410:	bl	401bd0 <fwrite@plt>
  40f414:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f418:	add	x0, x0, #0xf20
  40f41c:	ldr	x0, [x0]
  40f420:	mov	x3, x0
  40f424:	mov	x2, #0x26                  	// #38
  40f428:	mov	x1, #0x1                   	// #1
  40f42c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f430:	add	x0, x0, #0x9d8
  40f434:	bl	401bd0 <fwrite@plt>
  40f438:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f43c:	add	x0, x0, #0xf20
  40f440:	ldr	x0, [x0]
  40f444:	mov	x3, x0
  40f448:	mov	x2, #0x9                   	// #9
  40f44c:	mov	x1, #0x1                   	// #1
  40f450:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f454:	add	x0, x0, #0xa00
  40f458:	bl	401bd0 <fwrite@plt>
  40f45c:	nop
  40f460:	ldp	x29, x30, [sp], #32
  40f464:	ret
  40f468:	stp	x29, x30, [sp, #-64]!
  40f46c:	mov	x29, sp
  40f470:	stp	x19, x20, [sp, #16]
  40f474:	str	x0, [sp, #40]
  40f478:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f47c:	add	x1, x0, #0xee8
  40f480:	ldr	x0, [sp, #40]
  40f484:	str	x1, [x0]
  40f488:	ldr	x0, [sp, #40]
  40f48c:	ldr	x0, [x0, #536]
  40f490:	cmp	x0, #0x0
  40f494:	b.eq	40f4a4 <printf@plt+0xd844>  // b.none
  40f498:	ldr	x0, [sp, #40]
  40f49c:	ldr	x0, [x0, #536]
  40f4a0:	bl	413654 <printf@plt+0x119f4>
  40f4a4:	ldr	x0, [sp, #40]
  40f4a8:	add	x0, x0, #0x50
  40f4ac:	bl	4151e4 <printf@plt+0x13584>
  40f4b0:	ldr	x0, [sp, #40]
  40f4b4:	add	x2, x0, #0x50
  40f4b8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f4bc:	add	x0, x0, #0xf20
  40f4c0:	ldr	x0, [x0]
  40f4c4:	mov	x1, x0
  40f4c8:	mov	x0, x2
  40f4cc:	bl	415148 <printf@plt+0x134e8>
  40f4d0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40f4d4:	add	x0, x0, #0x23c
  40f4d8:	ldr	w0, [x0]
  40f4dc:	cmp	w0, #0x0
  40f4e0:	b.ne	40f4ec <printf@plt+0xd88c>  // b.any
  40f4e4:	ldr	x0, [sp, #40]
  40f4e8:	bl	40f0b4 <printf@plt+0xd454>
  40f4ec:	ldr	x0, [sp, #40]
  40f4f0:	add	x2, x0, #0x50
  40f4f4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f4f8:	add	x1, x0, #0x4f0
  40f4fc:	mov	x0, x2
  40f500:	bl	4152ec <printf@plt+0x1368c>
  40f504:	mov	x2, x0
  40f508:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f50c:	add	x1, x0, #0x500
  40f510:	mov	x0, x2
  40f514:	bl	4157c4 <printf@plt+0x13b64>
  40f518:	mov	x2, x0
  40f51c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f520:	add	x1, x0, #0x508
  40f524:	mov	x0, x2
  40f528:	bl	4157c4 <printf@plt+0x13b64>
  40f52c:	mov	x2, x0
  40f530:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f534:	add	x0, x0, #0xf10
  40f538:	ldr	x0, [x0]
  40f53c:	mov	x1, x0
  40f540:	mov	x0, x2
  40f544:	bl	4157c4 <printf@plt+0x13b64>
  40f548:	bl	41537c <printf@plt+0x1371c>
  40f54c:	bl	41b688 <printf@plt+0x19a28>
  40f550:	str	x0, [sp, #56]
  40f554:	ldr	x0, [sp, #40]
  40f558:	add	x2, x0, #0x50
  40f55c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f560:	add	x1, x0, #0x518
  40f564:	mov	x0, x2
  40f568:	bl	4152ec <printf@plt+0x1368c>
  40f56c:	mov	x19, x0
  40f570:	add	x0, sp, #0x38
  40f574:	bl	4018a0 <ctime@plt>
  40f578:	mov	x20, x0
  40f57c:	add	x0, sp, #0x38
  40f580:	bl	4018a0 <ctime@plt>
  40f584:	bl	401880 <strlen@plt>
  40f588:	sub	w0, w0, #0x1
  40f58c:	mov	w2, w0
  40f590:	mov	x1, x20
  40f594:	mov	x0, x19
  40f598:	bl	415790 <printf@plt+0x13b30>
  40f59c:	bl	41537c <printf@plt+0x1371c>
  40f5a0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  40f5a4:	add	x0, x0, #0x23c
  40f5a8:	ldr	w0, [x0]
  40f5ac:	cmp	w0, #0x1
  40f5b0:	b.ne	40f5bc <printf@plt+0xd95c>  // b.any
  40f5b4:	ldr	x0, [sp, #40]
  40f5b8:	bl	40f0b4 <printf@plt+0xd454>
  40f5bc:	mov	w1, #0x1                   	// #1
  40f5c0:	ldr	x0, [sp, #40]
  40f5c4:	bl	40e140 <printf@plt+0xc4e0>
  40f5c8:	mov	w1, #0x0                   	// #0
  40f5cc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f5d0:	add	x0, x0, #0xf68
  40f5d4:	bl	410e54 <printf@plt+0xf1f4>
  40f5d8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f5dc:	add	x0, x0, #0xf68
  40f5e0:	bl	410b6c <printf@plt+0xef0c>
  40f5e4:	mov	x2, x0
  40f5e8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f5ec:	add	x0, x0, #0xf20
  40f5f0:	ldr	x0, [x0]
  40f5f4:	mov	x1, x0
  40f5f8:	mov	x0, x2
  40f5fc:	bl	401840 <fputs@plt>
  40f600:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f604:	add	x0, x0, #0xf20
  40f608:	ldr	x0, [x0]
  40f60c:	mov	x3, x0
  40f610:	mov	x2, #0x8                   	// #8
  40f614:	mov	x1, #0x1                   	// #1
  40f618:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f61c:	add	x0, x0, #0x528
  40f620:	bl	401bd0 <fwrite@plt>
  40f624:	ldr	x0, [sp, #40]
  40f628:	bl	40e4a8 <printf@plt+0xc848>
  40f62c:	mov	w1, #0x0                   	// #0
  40f630:	ldr	x0, [sp, #40]
  40f634:	bl	40e140 <printf@plt+0xc4e0>
  40f638:	ldr	x0, [sp, #40]
  40f63c:	add	x3, x0, #0x1a0
  40f640:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f644:	add	x0, x0, #0xf20
  40f648:	ldr	x0, [x0]
  40f64c:	mov	w2, #0x0                   	// #0
  40f650:	mov	x1, x0
  40f654:	mov	x0, x3
  40f658:	bl	404c10 <printf@plt+0x2fb0>
  40f65c:	bl	40e29c <printf@plt+0xc63c>
  40f660:	ldr	x0, [sp, #40]
  40f664:	add	x0, x0, #0x50
  40f668:	bl	4151e4 <printf@plt+0x13584>
  40f66c:	ldr	x0, [sp, #40]
  40f670:	add	x0, x0, #0x50
  40f674:	bl	4151e4 <printf@plt+0x13584>
  40f678:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f67c:	add	x0, x0, #0xf60
  40f680:	ldr	w0, [x0]
  40f684:	cmp	w0, #0x0
  40f688:	b.eq	40f6e0 <printf@plt+0xda80>  // b.none
  40f68c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f690:	add	x0, x0, #0xf20
  40f694:	ldr	x0, [x0]
  40f698:	mov	x3, x0
  40f69c:	mov	x2, #0x8                   	// #8
  40f6a0:	mov	x1, #0x1                   	// #1
  40f6a4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f6a8:	add	x0, x0, #0xa10
  40f6ac:	bl	401bd0 <fwrite@plt>
  40f6b0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f6b4:	add	x0, x0, #0xf20
  40f6b8:	ldr	x0, [x0]
  40f6bc:	mov	x3, x0
  40f6c0:	mov	x2, #0x8                   	// #8
  40f6c4:	mov	x1, #0x1                   	// #1
  40f6c8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f6cc:	add	x0, x0, #0xa20
  40f6d0:	bl	401bd0 <fwrite@plt>
  40f6d4:	ldr	x0, [sp, #40]
  40f6d8:	bl	40e9e8 <printf@plt+0xcd88>
  40f6dc:	b	40f730 <printf@plt+0xdad0>
  40f6e0:	ldr	x0, [sp, #40]
  40f6e4:	bl	40e9e8 <printf@plt+0xcd88>
  40f6e8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f6ec:	add	x0, x0, #0xf20
  40f6f0:	ldr	x0, [x0]
  40f6f4:	mov	x3, x0
  40f6f8:	mov	x2, #0x8                   	// #8
  40f6fc:	mov	x1, #0x1                   	// #1
  40f700:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f704:	add	x0, x0, #0xa10
  40f708:	bl	401bd0 <fwrite@plt>
  40f70c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f710:	add	x0, x0, #0xf20
  40f714:	ldr	x0, [x0]
  40f718:	mov	x3, x0
  40f71c:	mov	x2, #0x8                   	// #8
  40f720:	mov	x1, #0x1                   	// #1
  40f724:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f728:	add	x0, x0, #0xa20
  40f72c:	bl	401bd0 <fwrite@plt>
  40f730:	ldr	x0, [sp, #40]
  40f734:	add	x0, x0, #0x2a0
  40f738:	bl	404fd4 <printf@plt+0x3374>
  40f73c:	ldr	x0, [sp, #40]
  40f740:	add	x0, x0, #0x1a0
  40f744:	bl	404bc8 <printf@plt+0x2f68>
  40f748:	ldr	x0, [sp, #40]
  40f74c:	add	x0, x0, #0x180
  40f750:	bl	404b00 <printf@plt+0x2ea0>
  40f754:	ldr	x0, [sp, #40]
  40f758:	add	x0, x0, #0x110
  40f75c:	bl	410ebc <printf@plt+0xf25c>
  40f760:	ldr	x0, [sp, #40]
  40f764:	add	x0, x0, #0xc8
  40f768:	bl	410ebc <printf@plt+0xf25c>
  40f76c:	ldr	x0, [sp, #40]
  40f770:	add	x0, x0, #0xa0
  40f774:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40f778:	ldr	x0, [sp, #40]
  40f77c:	bl	419064 <printf@plt+0x17404>
  40f780:	nop
  40f784:	ldp	x19, x20, [sp, #16]
  40f788:	ldp	x29, x30, [sp], #64
  40f78c:	ret
  40f790:	stp	x29, x30, [sp, #-32]!
  40f794:	mov	x29, sp
  40f798:	str	x0, [sp, #24]
  40f79c:	ldr	x0, [sp, #24]
  40f7a0:	bl	40f468 <printf@plt+0xd808>
  40f7a4:	mov	x1, #0x320                 	// #800
  40f7a8:	ldr	x0, [sp, #24]
  40f7ac:	bl	424780 <_ZdlPvm@@Base>
  40f7b0:	ldp	x29, x30, [sp], #32
  40f7b4:	ret
  40f7b8:	stp	x29, x30, [sp, #-48]!
  40f7bc:	mov	x29, sp
  40f7c0:	str	x0, [sp, #24]
  40f7c4:	str	x1, [sp, #16]
  40f7c8:	str	wzr, [sp, #44]
  40f7cc:	ldrsw	x0, [sp, #44]
  40f7d0:	ldr	x1, [sp, #24]
  40f7d4:	add	x0, x1, x0
  40f7d8:	ldrb	w0, [x0]
  40f7dc:	cmp	w0, #0x0
  40f7e0:	b.eq	40f824 <printf@plt+0xdbc4>  // b.none
  40f7e4:	ldrsw	x0, [sp, #44]
  40f7e8:	ldr	x1, [sp, #24]
  40f7ec:	add	x0, x1, x0
  40f7f0:	ldrb	w0, [x0]
  40f7f4:	cmp	w0, #0x2c
  40f7f8:	b.eq	40f824 <printf@plt+0xdbc4>  // b.none
  40f7fc:	ldrsw	x0, [sp, #44]
  40f800:	ldr	x1, [sp, #24]
  40f804:	add	x0, x1, x0
  40f808:	ldrb	w0, [x0]
  40f80c:	cmp	w0, #0x5d
  40f810:	b.eq	40f824 <printf@plt+0xdbc4>  // b.none
  40f814:	ldr	w0, [sp, #44]
  40f818:	add	w0, w0, #0x1
  40f81c:	str	w0, [sp, #44]
  40f820:	b	40f7cc <printf@plt+0xdb6c>
  40f824:	ldr	w0, [sp, #44]
  40f828:	cmp	w0, #0x0
  40f82c:	b.le	40f8c0 <printf@plt+0xdc60>
  40f830:	ldr	w0, [sp, #44]
  40f834:	add	w0, w0, #0x1
  40f838:	sxtw	x0, w0
  40f83c:	bl	401830 <_Znam@plt>
  40f840:	str	x0, [sp, #32]
  40f844:	ldr	w0, [sp, #44]
  40f848:	add	w0, w0, #0x1
  40f84c:	sxtw	x0, w0
  40f850:	mov	x2, x0
  40f854:	ldr	x1, [sp, #24]
  40f858:	ldr	x0, [sp, #32]
  40f85c:	bl	401850 <memcpy@plt>
  40f860:	ldrsw	x0, [sp, #44]
  40f864:	ldr	x1, [sp, #32]
  40f868:	add	x0, x1, x0
  40f86c:	strb	wzr, [x0]
  40f870:	ldrsw	x0, [sp, #44]
  40f874:	ldr	x1, [sp, #24]
  40f878:	add	x0, x1, x0
  40f87c:	ldrb	w0, [x0]
  40f880:	cmp	w0, #0x2c
  40f884:	b.ne	40f8a4 <printf@plt+0xdc44>  // b.any
  40f888:	ldrsw	x0, [sp, #44]
  40f88c:	add	x0, x0, #0x1
  40f890:	ldr	x1, [sp, #24]
  40f894:	add	x1, x1, x0
  40f898:	ldr	x0, [sp, #16]
  40f89c:	str	x1, [x0]
  40f8a0:	b	40f8b8 <printf@plt+0xdc58>
  40f8a4:	ldrsw	x0, [sp, #44]
  40f8a8:	ldr	x1, [sp, #24]
  40f8ac:	add	x1, x1, x0
  40f8b0:	ldr	x0, [sp, #16]
  40f8b4:	str	x1, [x0]
  40f8b8:	ldr	x0, [sp, #32]
  40f8bc:	b	40f8fc <printf@plt+0xdc9c>
  40f8c0:	ldrsw	x0, [sp, #44]
  40f8c4:	ldr	x1, [sp, #24]
  40f8c8:	add	x0, x1, x0
  40f8cc:	ldrb	w0, [x0]
  40f8d0:	cmp	w0, #0x2c
  40f8d4:	b.ne	40f8ec <printf@plt+0xdc8c>  // b.any
  40f8d8:	ldr	x0, [sp, #24]
  40f8dc:	add	x1, x0, #0x1
  40f8e0:	ldr	x0, [sp, #16]
  40f8e4:	str	x1, [x0]
  40f8e8:	b	40f8f8 <printf@plt+0xdc98>
  40f8ec:	ldr	x0, [sp, #16]
  40f8f0:	ldr	x1, [sp, #24]
  40f8f4:	str	x1, [x0]
  40f8f8:	mov	x0, #0x0                   	// #0
  40f8fc:	ldp	x29, x30, [sp], #48
  40f900:	ret
  40f904:	stp	x29, x30, [sp, #-112]!
  40f908:	mov	x29, sp
  40f90c:	str	x0, [sp, #56]
  40f910:	str	w1, [sp, #52]
  40f914:	str	x2, [sp, #40]
  40f918:	str	x3, [sp, #32]
  40f91c:	str	x4, [sp, #24]
  40f920:	ldr	x0, [sp, #56]
  40f924:	cmp	x0, #0x0
  40f928:	b.ne	40f950 <printf@plt+0xdcf0>  // b.any
  40f92c:	add	x3, sp, #0x48
  40f930:	ldr	w2, [sp, #52]
  40f934:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f938:	add	x1, x0, #0xa30
  40f93c:	mov	x0, x3
  40f940:	bl	401980 <sprintf@plt>
  40f944:	add	x0, sp, #0x48
  40f948:	bl	426980 <_ZdlPvm@@Base+0x2200>
  40f94c:	b	40f9f4 <printf@plt+0xdd94>
  40f950:	ldr	x0, [sp, #56]
  40f954:	str	x0, [sp, #104]
  40f958:	ldr	x0, [sp, #104]
  40f95c:	ldrb	w0, [x0]
  40f960:	cmp	w0, #0x3d
  40f964:	b.ne	40f978 <printf@plt+0xdd18>  // b.any
  40f968:	ldr	x0, [sp, #104]
  40f96c:	add	x0, x0, #0x1
  40f970:	str	x0, [sp, #104]
  40f974:	b	40f958 <printf@plt+0xdcf8>
  40f978:	ldr	x0, [sp, #104]
  40f97c:	bl	4019b0 <atoi@plt>
  40f980:	mov	w1, w0
  40f984:	ldr	w0, [sp, #52]
  40f988:	cmp	w0, w1
  40f98c:	b.eq	40f9f0 <printf@plt+0xdd90>  // b.none
  40f990:	ldr	x0, [sp, #32]
  40f994:	cmp	x0, #0x0
  40f998:	b.ne	40f9a8 <printf@plt+0xdd48>  // b.any
  40f99c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40f9a0:	add	x0, x0, #0xdd8
  40f9a4:	str	x0, [sp, #32]
  40f9a8:	ldr	x0, [sp, #24]
  40f9ac:	cmp	x0, #0x0
  40f9b0:	b.ne	40f9c0 <printf@plt+0xdd60>  // b.any
  40f9b4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  40f9b8:	add	x0, x0, #0xde0
  40f9bc:	str	x0, [sp, #24]
  40f9c0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f9c4:	add	x0, x0, #0xf28
  40f9c8:	ldr	x7, [x0]
  40f9cc:	ldr	x6, [sp, #56]
  40f9d0:	ldr	w5, [sp, #52]
  40f9d4:	ldr	x4, [sp, #40]
  40f9d8:	ldr	x3, [sp, #24]
  40f9dc:	ldr	x2, [sp, #32]
  40f9e0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40f9e4:	add	x1, x0, #0xa38
  40f9e8:	mov	x0, x7
  40f9ec:	bl	401890 <fprintf@plt>
  40f9f0:	ldr	x0, [sp, #56]
  40f9f4:	ldp	x29, x30, [sp], #112
  40f9f8:	ret
  40f9fc:	stp	x29, x30, [sp, #-128]!
  40fa00:	mov	x29, sp
  40fa04:	stp	x19, x20, [sp, #16]
  40fa08:	str	x0, [sp, #56]
  40fa0c:	str	w1, [sp, #52]
  40fa10:	str	w2, [sp, #48]
  40fa14:	str	w3, [sp, #44]
  40fa18:	str	w4, [sp, #40]
  40fa1c:	str	x5, [sp, #32]
  40fa20:	add	x0, sp, #0x40
  40fa24:	mov	x1, x0
  40fa28:	ldr	x0, [sp, #32]
  40fa2c:	bl	40f7b8 <printf@plt+0xdb58>
  40fa30:	str	x0, [sp, #120]
  40fa34:	ldr	x0, [sp, #64]
  40fa38:	add	x1, sp, #0x40
  40fa3c:	bl	40f7b8 <printf@plt+0xdb58>
  40fa40:	str	x0, [sp, #112]
  40fa44:	ldr	x0, [sp, #64]
  40fa48:	add	x1, sp, #0x40
  40fa4c:	bl	40f7b8 <printf@plt+0xdb58>
  40fa50:	str	x0, [sp, #104]
  40fa54:	ldr	x0, [sp, #64]
  40fa58:	add	x1, sp, #0x40
  40fa5c:	bl	40f7b8 <printf@plt+0xdb58>
  40fa60:	str	x0, [sp, #96]
  40fa64:	ldr	x0, [sp, #64]
  40fa68:	add	x1, sp, #0x40
  40fa6c:	bl	40f7b8 <printf@plt+0xdb58>
  40fa70:	str	x0, [sp, #88]
  40fa74:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fa78:	add	x1, x0, #0xa80
  40fa7c:	ldr	x0, [sp, #120]
  40fa80:	bl	401b10 <strcmp@plt>
  40fa84:	cmp	w0, #0x0
  40fa88:	b.ne	40facc <printf@plt+0xde6c>  // b.any
  40fa8c:	ldr	x0, [sp, #56]
  40fa90:	add	x19, x0, #0x2a0
  40fa94:	ldr	x4, [sp, #88]
  40fa98:	ldr	x3, [sp, #96]
  40fa9c:	ldr	x2, [sp, #112]
  40faa0:	ldr	w1, [sp, #48]
  40faa4:	ldr	x0, [sp, #104]
  40faa8:	bl	40f904 <printf@plt+0xdca4>
  40faac:	ldr	x5, [sp, #88]
  40fab0:	ldr	x4, [sp, #96]
  40fab4:	mov	x3, x0
  40fab8:	ldr	x2, [sp, #112]
  40fabc:	ldr	x1, [sp, #120]
  40fac0:	mov	x0, x19
  40fac4:	bl	4052f0 <printf@plt+0x3690>
  40fac8:	b	40fbac <printf@plt+0xdf4c>
  40facc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fad0:	add	x1, x0, #0xa90
  40fad4:	ldr	x0, [sp, #120]
  40fad8:	bl	401b10 <strcmp@plt>
  40fadc:	cmp	w0, #0x0
  40fae0:	b.ne	40fb24 <printf@plt+0xdec4>  // b.any
  40fae4:	ldr	x0, [sp, #56]
  40fae8:	add	x19, x0, #0x2a0
  40faec:	ldr	x4, [sp, #88]
  40faf0:	ldr	x3, [sp, #96]
  40faf4:	ldr	x2, [sp, #112]
  40faf8:	ldr	w1, [sp, #52]
  40fafc:	ldr	x0, [sp, #104]
  40fb00:	bl	40f904 <printf@plt+0xdca4>
  40fb04:	ldr	x5, [sp, #88]
  40fb08:	ldr	x4, [sp, #96]
  40fb0c:	mov	x3, x0
  40fb10:	ldr	x2, [sp, #112]
  40fb14:	ldr	x1, [sp, #120]
  40fb18:	mov	x0, x19
  40fb1c:	bl	405344 <printf@plt+0x36e4>
  40fb20:	b	40fbac <printf@plt+0xdf4c>
  40fb24:	mov	x2, #0xb                   	// #11
  40fb28:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fb2c:	add	x1, x0, #0xaa0
  40fb30:	ldr	x0, [sp, #120]
  40fb34:	bl	401a10 <strncmp@plt>
  40fb38:	cmp	w0, #0x0
  40fb3c:	b.ne	40fbac <printf@plt+0xdf4c>  // b.any
  40fb40:	ldr	x0, [sp, #56]
  40fb44:	ldr	x19, [x0, #528]
  40fb48:	ldr	x0, [sp, #56]
  40fb4c:	add	x20, x0, #0xc8
  40fb50:	add	x0, sp, #0x48
  40fb54:	ldr	x1, [sp, #32]
  40fb58:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40fb5c:	ldr	x0, [sp, #56]
  40fb60:	ldr	w1, [x0, #608]
  40fb64:	add	x0, sp, #0x48
  40fb68:	ldr	w7, [sp, #40]
  40fb6c:	ldr	w6, [sp, #44]
  40fb70:	ldr	w5, [sp, #48]
  40fb74:	ldr	w4, [sp, #52]
  40fb78:	mov	w3, w1
  40fb7c:	mov	x2, x0
  40fb80:	mov	x1, x20
  40fb84:	mov	x0, x19
  40fb88:	bl	4042d4 <printf@plt+0x2674>
  40fb8c:	add	x0, sp, #0x48
  40fb90:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40fb94:	b	40fbac <printf@plt+0xdf4c>
  40fb98:	mov	x19, x0
  40fb9c:	add	x0, sp, #0x48
  40fba0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40fba4:	mov	x0, x19
  40fba8:	bl	401be0 <_Unwind_Resume@plt>
  40fbac:	nop
  40fbb0:	ldp	x19, x20, [sp, #16]
  40fbb4:	ldp	x29, x30, [sp], #128
  40fbb8:	ret
  40fbbc:	stp	x29, x30, [sp, #-80]!
  40fbc0:	mov	x29, sp
  40fbc4:	str	x0, [sp, #24]
  40fbc8:	str	x1, [sp, #16]
  40fbcc:	ldr	x0, [sp, #16]
  40fbd0:	cmp	x0, #0x0
  40fbd4:	b.eq	40fc14 <printf@plt+0xdfb4>  // b.none
  40fbd8:	ldr	x0, [sp, #16]
  40fbdc:	bl	402e2c <printf@plt+0x11cc>
  40fbe0:	cmp	w0, #0x0
  40fbe4:	b.eq	40fc14 <printf@plt+0xdfb4>  // b.none
  40fbe8:	ldr	x0, [sp, #16]
  40fbec:	ldr	x3, [x0, #64]
  40fbf0:	mov	x2, #0xb                   	// #11
  40fbf4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fbf8:	add	x1, x0, #0xaa0
  40fbfc:	mov	x0, x3
  40fc00:	bl	401a10 <strncmp@plt>
  40fc04:	cmp	w0, #0x0
  40fc08:	b.ne	40fc14 <printf@plt+0xdfb4>  // b.any
  40fc0c:	mov	w0, #0x1                   	// #1
  40fc10:	b	40fc18 <printf@plt+0xdfb8>
  40fc14:	mov	w0, #0x0                   	// #0
  40fc18:	cmp	w0, #0x0
  40fc1c:	b.eq	40fc98 <printf@plt+0xe038>  // b.none
  40fc20:	ldr	x0, [sp, #16]
  40fc24:	ldr	x0, [x0, #64]
  40fc28:	add	x0, x0, #0xb
  40fc2c:	str	x0, [sp, #40]
  40fc30:	ldr	x0, [sp, #40]
  40fc34:	add	x1, sp, #0x28
  40fc38:	bl	40f7b8 <printf@plt+0xdb58>
  40fc3c:	str	x0, [sp, #72]
  40fc40:	ldr	x0, [sp, #40]
  40fc44:	add	x1, sp, #0x28
  40fc48:	bl	40f7b8 <printf@plt+0xdb58>
  40fc4c:	str	x0, [sp, #64]
  40fc50:	ldr	x0, [sp, #40]
  40fc54:	add	x1, sp, #0x28
  40fc58:	bl	40f7b8 <printf@plt+0xdb58>
  40fc5c:	ldr	x0, [sp, #40]
  40fc60:	add	x1, sp, #0x28
  40fc64:	bl	40f7b8 <printf@plt+0xdb58>
  40fc68:	str	x0, [sp, #56]
  40fc6c:	ldr	x0, [sp, #40]
  40fc70:	add	x1, sp, #0x28
  40fc74:	bl	40f7b8 <printf@plt+0xdb58>
  40fc78:	str	x0, [sp, #48]
  40fc7c:	ldr	x0, [sp, #24]
  40fc80:	add	x0, x0, #0x2a0
  40fc84:	ldr	x4, [sp, #48]
  40fc88:	ldr	x3, [sp, #56]
  40fc8c:	ldr	x2, [sp, #64]
  40fc90:	ldr	x1, [sp, #72]
  40fc94:	bl	4059f8 <printf@plt+0x3d98>
  40fc98:	nop
  40fc9c:	ldp	x29, x30, [sp], #80
  40fca0:	ret
  40fca4:	sub	sp, sp, #0x120
  40fca8:	stp	x29, x30, [sp, #16]
  40fcac:	add	x29, sp, #0x10
  40fcb0:	stp	x19, x20, [sp, #32]
  40fcb4:	str	x0, [sp, #72]
  40fcb8:	str	x1, [sp, #64]
  40fcbc:	str	x2, [sp, #56]
  40fcc0:	strb	w3, [sp, #55]
  40fcc4:	ldrb	w0, [sp, #55]
  40fcc8:	cmp	w0, #0x70
  40fccc:	b.ne	4101b0 <printf@plt+0xe550>  // b.any
  40fcd0:	ldr	x0, [sp, #64]
  40fcd4:	cmp	x0, #0x0
  40fcd8:	b.eq	4101b4 <printf@plt+0xe554>  // b.none
  40fcdc:	ldr	x0, [sp, #72]
  40fce0:	bl	40bd50 <printf@plt+0xa0f0>
  40fce4:	ldr	x0, [sp, #56]
  40fce8:	ldr	w0, [x0]
  40fcec:	cmp	w0, #0x0
  40fcf0:	b.lt	40fdb0 <printf@plt+0xe150>  // b.tstop
  40fcf4:	ldr	x2, [sp, #72]
  40fcf8:	ldr	x0, [sp, #56]
  40fcfc:	ldr	w0, [x0]
  40fd00:	mov	w1, w0
  40fd04:	mov	x0, x2
  40fd08:	bl	419ac4 <printf@plt+0x17e64>
  40fd0c:	mov	x9, x0
  40fd10:	ldr	x0, [sp, #56]
  40fd14:	ldr	w7, [x0, #4]
  40fd18:	ldr	x0, [sp, #56]
  40fd1c:	ldr	w8, [x0, #16]
  40fd20:	ldr	x0, [sp, #56]
  40fd24:	ldr	w4, [x0, #20]
  40fd28:	ldr	x0, [sp, #56]
  40fd2c:	ldr	w5, [x0]
  40fd30:	ldr	x0, [sp, #56]
  40fd34:	ldr	x1, [x0, #24]
  40fd38:	add	x0, sp, #0xb8
  40fd3c:	ldp	x2, x3, [x1]
  40fd40:	stp	x2, x3, [x0]
  40fd44:	ldp	x2, x3, [x1, #16]
  40fd48:	stp	x2, x3, [x0, #16]
  40fd4c:	ldr	x1, [x1, #32]
  40fd50:	str	x1, [x0, #32]
  40fd54:	add	x1, sp, #0xb8
  40fd58:	add	x0, sp, #0x58
  40fd5c:	mov	x6, x1
  40fd60:	mov	w3, w8
  40fd64:	mov	w2, w7
  40fd68:	mov	x1, x9
  40fd6c:	bl	402310 <printf@plt+0x6b0>
  40fd70:	add	x0, sp, #0xb8
  40fd74:	bl	419c58 <printf@plt+0x17ff8>
  40fd78:	ldr	x0, [sp, #72]
  40fd7c:	add	x0, x0, #0xc8
  40fd80:	mov	x1, x0
  40fd84:	add	x0, sp, #0x58
  40fd88:	ldp	x2, x3, [x0]
  40fd8c:	stp	x2, x3, [x1]
  40fd90:	ldp	x2, x3, [x0, #16]
  40fd94:	stp	x2, x3, [x1, #16]
  40fd98:	ldp	x2, x3, [x0, #32]
  40fd9c:	stp	x2, x3, [x1, #32]
  40fda0:	ldp	x2, x3, [x0, #48]
  40fda4:	stp	x2, x3, [x1, #48]
  40fda8:	add	x0, sp, #0x58
  40fdac:	bl	410ebc <printf@plt+0xf25c>
  40fdb0:	mov	x2, #0x5                   	// #5
  40fdb4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fdb8:	add	x1, x0, #0xab0
  40fdbc:	ldr	x0, [sp, #64]
  40fdc0:	bl	401a10 <strncmp@plt>
  40fdc4:	cmp	w0, #0x0
  40fdc8:	b.ne	40fec0 <printf@plt+0xe260>  // b.any
  40fdcc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40fdd0:	add	x0, x0, #0xb58
  40fdd4:	ldr	w0, [x0]
  40fdd8:	str	w0, [sp, #268]
  40fddc:	ldr	x0, [sp, #72]
  40fde0:	ldr	x0, [x0, #200]
  40fde4:	str	x0, [sp, #256]
  40fde8:	ldr	x0, [sp, #256]
  40fdec:	cmp	x0, #0x0
  40fdf0:	b.ne	40fe14 <printf@plt+0xe1b4>  // b.any
  40fdf4:	str	wzr, [sp, #180]
  40fdf8:	add	x0, sp, #0xb4
  40fdfc:	mov	w2, #0x0                   	// #0
  40fe00:	mov	x1, x0
  40fe04:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40fe08:	add	x0, x0, #0xab8
  40fe0c:	bl	41e5e0 <printf@plt+0x1c980>
  40fe10:	str	x0, [sp, #256]
  40fe14:	ldr	x0, [sp, #72]
  40fe18:	ldr	x19, [x0, #528]
  40fe1c:	ldr	x0, [sp, #72]
  40fe20:	add	x20, x0, #0xc8
  40fe24:	ldr	x0, [sp, #64]
  40fe28:	add	x1, x0, #0x5
  40fe2c:	add	x0, sp, #0xe0
  40fe30:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  40fe34:	ldr	x0, [sp, #72]
  40fe38:	ldr	w3, [x0, #608]
  40fe3c:	ldr	x0, [sp, #56]
  40fe40:	ldr	w1, [x0, #12]
  40fe44:	ldr	x0, [sp, #56]
  40fe48:	ldr	w2, [x0, #4]
  40fe4c:	ldr	w0, [sp, #268]
  40fe50:	mul	w0, w2, w0
  40fe54:	mov	w2, #0x8e39                	// #36409
  40fe58:	movk	w2, #0x38e3, lsl #16
  40fe5c:	smull	x2, w0, w2
  40fe60:	lsr	x2, x2, #32
  40fe64:	asr	w2, w2, #4
  40fe68:	asr	w0, w0, #31
  40fe6c:	sub	w0, w0, w2
  40fe70:	add	w1, w1, w0
  40fe74:	ldr	x0, [sp, #56]
  40fe78:	ldr	w2, [x0, #8]
  40fe7c:	ldr	x0, [sp, #56]
  40fe80:	ldr	w4, [x0, #12]
  40fe84:	ldr	x0, [sp, #56]
  40fe88:	ldr	w5, [x0, #8]
  40fe8c:	add	x0, sp, #0xe0
  40fe90:	str	wzr, [sp]
  40fe94:	mov	w7, w5
  40fe98:	mov	w6, w4
  40fe9c:	mov	w5, w2
  40fea0:	mov	w4, w1
  40fea4:	mov	x2, x0
  40fea8:	mov	x1, x20
  40feac:	mov	x0, x19
  40feb0:	bl	4045ac <printf@plt+0x294c>
  40feb4:	add	x0, sp, #0xe0
  40feb8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  40febc:	b	4101b4 <printf@plt+0xe554>
  40fec0:	mov	x2, #0x9                   	// #9
  40fec4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40fec8:	add	x1, x0, #0x150
  40fecc:	ldr	x0, [sp, #64]
  40fed0:	bl	401a10 <strncmp@plt>
  40fed4:	cmp	w0, #0x0
  40fed8:	b.eq	40ff14 <printf@plt+0xe2b4>  // b.none
  40fedc:	mov	x2, #0x9                   	// #9
  40fee0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40fee4:	add	x1, x0, #0x160
  40fee8:	ldr	x0, [sp, #64]
  40feec:	bl	401a10 <strncmp@plt>
  40fef0:	cmp	w0, #0x0
  40fef4:	b.eq	40ff14 <printf@plt+0xe2b4>  // b.none
  40fef8:	mov	x2, #0x9                   	// #9
  40fefc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ff00:	add	x1, x0, #0x170
  40ff04:	ldr	x0, [sp, #64]
  40ff08:	bl	401a10 <strncmp@plt>
  40ff0c:	cmp	w0, #0x0
  40ff10:	b.ne	4100b0 <printf@plt+0xe450>  // b.any
  40ff14:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  40ff18:	add	x0, x0, #0xb58
  40ff1c:	ldr	w0, [x0]
  40ff20:	str	w0, [sp, #280]
  40ff24:	ldr	x0, [sp, #72]
  40ff28:	ldr	x0, [x0, #200]
  40ff2c:	str	x0, [sp, #272]
  40ff30:	add	x0, sp, #0xa0
  40ff34:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  40ff38:	ldr	x0, [sp, #272]
  40ff3c:	cmp	x0, #0x0
  40ff40:	b.ne	40ff64 <printf@plt+0xe304>  // b.any
  40ff44:	str	wzr, [sp, #156]
  40ff48:	add	x0, sp, #0x9c
  40ff4c:	mov	w2, #0x0                   	// #0
  40ff50:	mov	x1, x0
  40ff54:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ff58:	add	x0, x0, #0xab8
  40ff5c:	bl	41e5e0 <printf@plt+0x1c980>
  40ff60:	str	x0, [sp, #272]
  40ff64:	mov	x2, #0x9                   	// #9
  40ff68:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  40ff6c:	add	x1, x0, #0x170
  40ff70:	ldr	x0, [sp, #64]
  40ff74:	bl	401a10 <strncmp@plt>
  40ff78:	cmp	w0, #0x0
  40ff7c:	b.ne	40fffc <printf@plt+0xe39c>  // b.any
  40ff80:	ldr	x0, [sp, #64]
  40ff84:	add	x3, x0, #0x9
  40ff88:	mov	x2, #0x6                   	// #6
  40ff8c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ff90:	add	x1, x0, #0xac0
  40ff94:	mov	x0, x3
  40ff98:	bl	401a10 <strncmp@plt>
  40ff9c:	cmp	w0, #0x0
  40ffa0:	b.ne	40fffc <printf@plt+0xe39c>  // b.any
  40ffa4:	ldr	x0, [sp, #64]
  40ffa8:	add	x0, x0, #0x9
  40ffac:	strb	wzr, [x0]
  40ffb0:	add	x0, sp, #0xa0
  40ffb4:	ldr	x1, [sp, #64]
  40ffb8:	bl	425c20 <_ZdlPvm@@Base+0x14a0>
  40ffbc:	add	x2, sp, #0xa0
  40ffc0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  40ffc4:	add	x1, x0, #0xac8
  40ffc8:	mov	x0, x2
  40ffcc:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  40ffd0:	ldr	x0, [sp, #64]
  40ffd4:	add	x1, x0, #0xf
  40ffd8:	add	x0, sp, #0xa0
  40ffdc:	bl	425e48 <_ZdlPvm@@Base+0x16c8>
  40ffe0:	add	x0, sp, #0xa0
  40ffe4:	mov	w1, #0x0                   	// #0
  40ffe8:	bl	410e54 <printf@plt+0xf1f4>
  40ffec:	add	x0, sp, #0xa0
  40fff0:	mov	w1, #0x0                   	// #0
  40fff4:	bl	410a54 <printf@plt+0xedf4>
  40fff8:	str	x0, [sp, #64]
  40fffc:	ldr	x0, [sp, #72]
  410000:	ldr	x19, [x0, #528]
  410004:	ldr	x0, [sp, #72]
  410008:	add	x20, x0, #0xc8
  41000c:	add	x0, sp, #0xf0
  410010:	ldr	x1, [sp, #64]
  410014:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  410018:	ldr	x0, [sp, #72]
  41001c:	ldr	w3, [x0, #608]
  410020:	ldr	x0, [sp, #56]
  410024:	ldr	w1, [x0, #12]
  410028:	ldr	x0, [sp, #56]
  41002c:	ldr	w2, [x0, #4]
  410030:	ldr	w0, [sp, #280]
  410034:	mul	w0, w2, w0
  410038:	mov	w2, #0x8e39                	// #36409
  41003c:	movk	w2, #0x38e3, lsl #16
  410040:	smull	x2, w0, w2
  410044:	lsr	x2, x2, #32
  410048:	asr	w2, w2, #4
  41004c:	asr	w0, w0, #31
  410050:	sub	w0, w0, w2
  410054:	add	w2, w1, w0
  410058:	ldr	x0, [sp, #56]
  41005c:	ldr	w4, [x0, #8]
  410060:	ldr	x0, [sp, #56]
  410064:	ldr	w5, [x0, #12]
  410068:	ldr	x0, [sp, #56]
  41006c:	ldr	w6, [x0, #8]
  410070:	add	x1, sp, #0xf0
  410074:	mov	w0, #0x1                   	// #1
  410078:	str	w0, [sp]
  41007c:	mov	w7, w6
  410080:	mov	w6, w5
  410084:	mov	w5, w4
  410088:	mov	w4, w2
  41008c:	mov	x2, x1
  410090:	mov	x1, x20
  410094:	mov	x0, x19
  410098:	bl	4045ac <printf@plt+0x294c>
  41009c:	add	x0, sp, #0xf0
  4100a0:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4100a4:	add	x0, sp, #0xa0
  4100a8:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4100ac:	b	4101b4 <printf@plt+0xe554>
  4100b0:	mov	x2, #0x6                   	// #6
  4100b4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4100b8:	add	x1, x0, #0xb00
  4100bc:	ldr	x0, [sp, #64]
  4100c0:	bl	401a10 <strncmp@plt>
  4100c4:	cmp	w0, #0x0
  4100c8:	b.ne	4100e8 <printf@plt+0xe488>  // b.any
  4100cc:	ldr	x0, [sp, #64]
  4100d0:	add	x0, x0, #0x6
  4100d4:	bl	4019b0 <atoi@plt>
  4100d8:	mov	w1, w0
  4100dc:	ldr	x0, [sp, #72]
  4100e0:	str	w1, [x0, #520]
  4100e4:	b	4101b4 <printf@plt+0xe554>
  4100e8:	mov	x2, #0xb                   	// #11
  4100ec:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4100f0:	add	x1, x0, #0xaa0
  4100f4:	ldr	x0, [sp, #64]
  4100f8:	bl	401a10 <strncmp@plt>
  4100fc:	cmp	w0, #0x0
  410100:	b.ne	4101b4 <printf@plt+0xe554>  // b.any
  410104:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  410108:	add	x0, x0, #0xb58
  41010c:	ldr	w0, [x0]
  410110:	str	w0, [sp, #284]
  410114:	ldr	x0, [sp, #56]
  410118:	ldr	w1, [x0, #12]
  41011c:	ldr	x0, [sp, #56]
  410120:	ldr	w2, [x0, #4]
  410124:	ldr	w0, [sp, #284]
  410128:	mul	w0, w2, w0
  41012c:	mov	w2, #0x8e39                	// #36409
  410130:	movk	w2, #0x38e3, lsl #16
  410134:	smull	x2, w0, w2
  410138:	lsr	x2, x2, #32
  41013c:	asr	w2, w2, #4
  410140:	asr	w0, w0, #31
  410144:	sub	w0, w0, w2
  410148:	add	w1, w1, w0
  41014c:	ldr	x0, [sp, #56]
  410150:	ldr	w2, [x0, #8]
  410154:	ldr	x0, [sp, #56]
  410158:	ldr	w3, [x0, #12]
  41015c:	ldr	x0, [sp, #56]
  410160:	ldr	w0, [x0, #8]
  410164:	ldr	x5, [sp, #64]
  410168:	mov	w4, w0
  41016c:	ldr	x0, [sp, #72]
  410170:	bl	40f9fc <printf@plt+0xdd9c>
  410174:	b	4101b4 <printf@plt+0xe554>
  410178:	mov	x19, x0
  41017c:	add	x0, sp, #0xe0
  410180:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  410184:	mov	x0, x19
  410188:	bl	401be0 <_Unwind_Resume@plt>
  41018c:	mov	x19, x0
  410190:	add	x0, sp, #0xf0
  410194:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  410198:	b	4101a0 <printf@plt+0xe540>
  41019c:	mov	x19, x0
  4101a0:	add	x0, sp, #0xa0
  4101a4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4101a8:	mov	x0, x19
  4101ac:	bl	401be0 <_Unwind_Resume@plt>
  4101b0:	nop
  4101b4:	ldp	x19, x20, [sp, #32]
  4101b8:	ldp	x29, x30, [sp, #16]
  4101bc:	add	sp, sp, #0x120
  4101c0:	ret
  4101c4:	stp	x29, x30, [sp, #-192]!
  4101c8:	mov	x29, sp
  4101cc:	stp	x19, x20, [sp, #16]
  4101d0:	str	x0, [sp, #56]
  4101d4:	str	x1, [sp, #48]
  4101d8:	str	x2, [sp, #40]
  4101dc:	strb	w3, [sp, #39]
  4101e0:	ldrb	w0, [sp, #39]
  4101e4:	cmp	w0, #0x70
  4101e8:	b.ne	4103b0 <printf@plt+0xe750>  // b.any
  4101ec:	ldr	x0, [sp, #48]
  4101f0:	cmp	x0, #0x0
  4101f4:	b.eq	4103b4 <printf@plt+0xe754>  // b.none
  4101f8:	ldr	x0, [sp, #56]
  4101fc:	bl	40bd50 <printf@plt+0xa0f0>
  410200:	ldr	x0, [sp, #40]
  410204:	ldr	w0, [x0]
  410208:	cmp	w0, #0x0
  41020c:	b.lt	4102cc <printf@plt+0xe66c>  // b.tstop
  410210:	ldr	x2, [sp, #56]
  410214:	ldr	x0, [sp, #40]
  410218:	ldr	w0, [x0]
  41021c:	mov	w1, w0
  410220:	mov	x0, x2
  410224:	bl	419ac4 <printf@plt+0x17e64>
  410228:	mov	x9, x0
  41022c:	ldr	x0, [sp, #40]
  410230:	ldr	w7, [x0, #4]
  410234:	ldr	x0, [sp, #40]
  410238:	ldr	w8, [x0, #16]
  41023c:	ldr	x0, [sp, #40]
  410240:	ldr	w4, [x0, #20]
  410244:	ldr	x0, [sp, #40]
  410248:	ldr	w5, [x0]
  41024c:	ldr	x0, [sp, #40]
  410250:	ldr	x1, [x0, #24]
  410254:	add	x0, sp, #0x80
  410258:	ldp	x2, x3, [x1]
  41025c:	stp	x2, x3, [x0]
  410260:	ldp	x2, x3, [x1, #16]
  410264:	stp	x2, x3, [x0, #16]
  410268:	ldr	x1, [x1, #32]
  41026c:	str	x1, [x0, #32]
  410270:	add	x1, sp, #0x80
  410274:	add	x0, sp, #0x40
  410278:	mov	x6, x1
  41027c:	mov	w3, w8
  410280:	mov	w2, w7
  410284:	mov	x1, x9
  410288:	bl	402310 <printf@plt+0x6b0>
  41028c:	add	x0, sp, #0x80
  410290:	bl	419c58 <printf@plt+0x17ff8>
  410294:	ldr	x0, [sp, #56]
  410298:	add	x0, x0, #0xc8
  41029c:	mov	x1, x0
  4102a0:	add	x0, sp, #0x40
  4102a4:	ldp	x2, x3, [x0]
  4102a8:	stp	x2, x3, [x1]
  4102ac:	ldp	x2, x3, [x0, #16]
  4102b0:	stp	x2, x3, [x1, #16]
  4102b4:	ldp	x2, x3, [x0, #32]
  4102b8:	stp	x2, x3, [x1, #32]
  4102bc:	ldp	x2, x3, [x0, #48]
  4102c0:	stp	x2, x3, [x1, #48]
  4102c4:	add	x0, sp, #0x40
  4102c8:	bl	410ebc <printf@plt+0xf25c>
  4102cc:	mov	x2, #0x7                   	// #7
  4102d0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4102d4:	add	x1, x0, #0xd30
  4102d8:	ldr	x0, [sp, #48]
  4102dc:	bl	401a10 <strncmp@plt>
  4102e0:	cmp	w0, #0x0
  4102e4:	b.ne	4103b4 <printf@plt+0xe754>  // b.any
  4102e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4102ec:	add	x0, x0, #0xb58
  4102f0:	ldr	w0, [x0]
  4102f4:	str	w0, [sp, #188]
  4102f8:	ldr	x0, [sp, #56]
  4102fc:	ldr	x19, [x0, #528]
  410300:	ldr	x0, [sp, #56]
  410304:	add	x20, x0, #0xc8
  410308:	add	x0, sp, #0xa8
  41030c:	ldr	x1, [sp, #48]
  410310:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  410314:	ldr	x0, [sp, #56]
  410318:	ldr	w3, [x0, #608]
  41031c:	ldr	x0, [sp, #40]
  410320:	ldr	w1, [x0, #12]
  410324:	ldr	x0, [sp, #40]
  410328:	ldr	w2, [x0, #4]
  41032c:	ldr	w0, [sp, #188]
  410330:	mul	w0, w2, w0
  410334:	mov	w2, #0x8e39                	// #36409
  410338:	movk	w2, #0x38e3, lsl #16
  41033c:	smull	x2, w0, w2
  410340:	lsr	x2, x2, #32
  410344:	asr	w2, w2, #4
  410348:	asr	w0, w0, #31
  41034c:	sub	w0, w0, w2
  410350:	add	w1, w1, w0
  410354:	ldr	x0, [sp, #40]
  410358:	ldr	w2, [x0, #8]
  41035c:	ldr	x0, [sp, #40]
  410360:	ldr	w4, [x0, #12]
  410364:	ldr	x0, [sp, #40]
  410368:	ldr	w5, [x0, #8]
  41036c:	add	x0, sp, #0xa8
  410370:	mov	w7, w5
  410374:	mov	w6, w4
  410378:	mov	w5, w2
  41037c:	mov	w4, w1
  410380:	mov	x2, x0
  410384:	mov	x1, x20
  410388:	mov	x0, x19
  41038c:	bl	4042d4 <printf@plt+0x2674>
  410390:	add	x0, sp, #0xa8
  410394:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  410398:	b	4103b4 <printf@plt+0xe754>
  41039c:	mov	x19, x0
  4103a0:	add	x0, sp, #0xa8
  4103a4:	bl	425b50 <_ZdlPvm@@Base+0x13d0>
  4103a8:	mov	x0, x19
  4103ac:	bl	401be0 <_Unwind_Resume@plt>
  4103b0:	nop
  4103b4:	ldp	x19, x20, [sp, #16]
  4103b8:	ldp	x29, x30, [sp], #192
  4103bc:	ret
  4103c0:	sub	sp, sp, #0x20
  4103c4:	str	x0, [sp, #8]
  4103c8:	str	w1, [sp, #4]
  4103cc:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4103d0:	add	x0, x0, #0x2e8
  4103d4:	ldr	w0, [x0]
  4103d8:	str	w0, [sp, #24]
  4103dc:	ldr	w0, [sp, #24]
  4103e0:	cmp	w0, #0x1
  4103e4:	b.ne	4103f4 <printf@plt+0xe794>  // b.any
  4103e8:	ldr	w0, [sp, #4]
  4103ec:	str	w0, [sp, #28]
  4103f0:	b	41045c <printf@plt+0xe7fc>
  4103f4:	ldr	w0, [sp, #4]
  4103f8:	cmp	w0, #0x0
  4103fc:	b.ge	410430 <printf@plt+0xe7d0>  // b.tcont
  410400:	ldr	w0, [sp, #24]
  410404:	lsr	w1, w0, #31
  410408:	add	w0, w1, w0
  41040c:	asr	w0, w0, #1
  410410:	mov	w1, w0
  410414:	ldr	w0, [sp, #4]
  410418:	sub	w0, w1, w0
  41041c:	sub	w1, w0, #0x1
  410420:	ldr	w0, [sp, #24]
  410424:	sdiv	w0, w1, w0
  410428:	neg	w0, w0
  41042c:	b	410458 <printf@plt+0xe7f8>
  410430:	ldr	w0, [sp, #24]
  410434:	lsr	w1, w0, #31
  410438:	add	w0, w1, w0
  41043c:	asr	w0, w0, #1
  410440:	mov	w1, w0
  410444:	ldr	w0, [sp, #4]
  410448:	add	w0, w1, w0
  41044c:	sub	w1, w0, #0x1
  410450:	ldr	w0, [sp, #24]
  410454:	sdiv	w0, w1, w0
  410458:	str	w0, [sp, #28]
  41045c:	ldr	w1, [sp, #28]
  410460:	ldr	w0, [sp, #24]
  410464:	mul	w0, w1, w0
  410468:	add	sp, sp, #0x20
  41046c:	ret
  410470:	stp	x29, x30, [sp, #-32]!
  410474:	mov	x29, sp
  410478:	str	x0, [sp, #24]
  41047c:	str	w1, [sp, #20]
  410480:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410484:	add	x0, x0, #0xf78
  410488:	ldr	w0, [x0]
  41048c:	cmp	w0, #0x0
  410490:	b.eq	410554 <printf@plt+0xe8f4>  // b.none
  410494:	ldr	w0, [sp, #20]
  410498:	cmp	w0, #0x0
  41049c:	b.eq	4104c4 <printf@plt+0xe864>  // b.none
  4104a0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4104a4:	add	x0, x0, #0xf20
  4104a8:	ldr	x0, [x0]
  4104ac:	mov	x3, x0
  4104b0:	mov	x2, #0x3                   	// #3
  4104b4:	mov	x1, #0x1                   	// #1
  4104b8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4104bc:	add	x0, x0, #0xd90
  4104c0:	bl	401bd0 <fwrite@plt>
  4104c4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4104c8:	add	x0, x0, #0x23c
  4104cc:	ldr	w0, [x0]
  4104d0:	cmp	w0, #0x0
  4104d4:	b.ne	410500 <printf@plt+0xe8a0>  // b.any
  4104d8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4104dc:	add	x0, x0, #0xf20
  4104e0:	ldr	x0, [x0]
  4104e4:	mov	x3, x0
  4104e8:	mov	x2, #0xab                  	// #171
  4104ec:	mov	x1, #0x1                   	// #1
  4104f0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4104f4:	add	x0, x0, #0xb08
  4104f8:	bl	401bd0 <fwrite@plt>
  4104fc:	b	410524 <printf@plt+0xe8c4>
  410500:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410504:	add	x0, x0, #0xf20
  410508:	ldr	x0, [x0]
  41050c:	mov	x3, x0
  410510:	mov	x2, #0xa9                  	// #169
  410514:	mov	x1, #0x1                   	// #1
  410518:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  41051c:	add	x0, x0, #0xbb8
  410520:	bl	401bd0 <fwrite@plt>
  410524:	ldr	w0, [sp, #20]
  410528:	cmp	w0, #0x0
  41052c:	b.eq	410554 <printf@plt+0xe8f4>  // b.none
  410530:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410534:	add	x0, x0, #0xf20
  410538:	ldr	x0, [x0]
  41053c:	mov	x3, x0
  410540:	mov	x2, #0x4                   	// #4
  410544:	mov	x1, #0x1                   	// #1
  410548:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  41054c:	add	x0, x0, #0xc68
  410550:	bl	401bd0 <fwrite@plt>
  410554:	nop
  410558:	ldp	x29, x30, [sp], #32
  41055c:	ret
  410560:	stp	x29, x30, [sp, #-64]!
  410564:	mov	x29, sp
  410568:	str	x19, [sp, #16]
  41056c:	str	w0, [sp, #44]
  410570:	str	x1, [sp, #32]
  410574:	ldr	x0, [sp, #32]
  410578:	ldr	x1, [x0]
  41057c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410580:	add	x0, x0, #0x60
  410584:	str	x1, [x0]
  410588:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41058c:	add	x0, x0, #0xf28
  410590:	ldr	x2, [x0]
  410594:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410598:	add	x1, x0, #0xfa0
  41059c:	mov	x0, x2
  4105a0:	bl	401c30 <setbuf@plt>
  4105a4:	mov	x4, #0x0                   	// #0
  4105a8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4105ac:	add	x3, x0, #0xc80
  4105b0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4105b4:	add	x2, x0, #0xce0
  4105b8:	ldr	x1, [sp, #32]
  4105bc:	ldr	w0, [sp, #44]
  4105c0:	bl	4223c4 <printf@plt+0x20764>
  4105c4:	str	w0, [sp, #56]
  4105c8:	ldr	w0, [sp, #56]
  4105cc:	cmn	w0, #0x1
  4105d0:	cset	w0, ne  // ne = any
  4105d4:	and	w0, w0, #0xff
  4105d8:	cmp	w0, #0x0
  4105dc:	b.eq	410888 <printf@plt+0xec28>  // b.none
  4105e0:	ldr	w0, [sp, #56]
  4105e4:	cmp	w0, #0x79
  4105e8:	b.gt	410620 <printf@plt+0xe9c0>
  4105ec:	ldr	w0, [sp, #56]
  4105f0:	cmp	w0, #0x3f
  4105f4:	b.lt	410868 <printf@plt+0xec08>  // b.tstop
  4105f8:	ldr	w0, [sp, #56]
  4105fc:	sub	w0, w0, #0x3f
  410600:	cmp	w0, #0x3a
  410604:	b.hi	410868 <printf@plt+0xec08>  // b.pmore
  410608:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x5880>
  41060c:	add	x1, x1, #0xd9c
  410610:	ldr	w0, [x1, w0, uxtw #2]
  410614:	adr	x1, 410620 <printf@plt+0xe9c0>
  410618:	add	x0, x1, w0, sxtw #2
  41061c:	br	x0
  410620:	ldr	w0, [sp, #56]
  410624:	cmp	w0, #0x100
  410628:	b.eq	410838 <printf@plt+0xebd8>  // b.none
  41062c:	b	410868 <printf@plt+0xec08>
  410630:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410634:	add	x0, x0, #0xa8
  410638:	ldr	x0, [x0]
  41063c:	str	x0, [sp, #48]
  410640:	mov	x0, #0x28                  	// #40
  410644:	bl	4246c4 <_Znwm@@Base>
  410648:	mov	x19, x0
  41064c:	ldr	x1, [sp, #48]
  410650:	mov	x0, x19
  410654:	bl	410a28 <printf@plt+0xedc8>
  410658:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41065c:	add	x0, x0, #0xf48
  410660:	str	x19, [x0]
  410664:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410668:	add	x0, x0, #0xf48
  41066c:	ldr	x0, [x0]
  410670:	mov	w1, #0xffff                	// #65535
  410674:	bl	41a074 <printf@plt+0x18414>
  410678:	b	410884 <printf@plt+0xec24>
  41067c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410680:	add	x0, x0, #0xe8
  410684:	ldr	x0, [x0]
  410688:	bl	420b14 <printf@plt+0x1eeb4>
  41068c:	b	410884 <printf@plt+0xec24>
  410690:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410694:	add	x0, x0, #0xf40
  410698:	mov	w1, #0x1                   	// #1
  41069c:	str	w1, [x0]
  4106a0:	b	410884 <printf@plt+0xec24>
  4106a4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4106a8:	add	x0, x0, #0xf60
  4106ac:	mov	w1, #0x1                   	// #1
  4106b0:	str	w1, [x0]
  4106b4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4106b8:	add	x0, x0, #0xe8
  4106bc:	ldr	x0, [x0]
  4106c0:	mov	x1, x0
  4106c4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4106c8:	add	x0, x0, #0xf50
  4106cc:	bl	425c20 <_ZdlPvm@@Base+0x14a0>
  4106d0:	b	410884 <printf@plt+0xec24>
  4106d4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4106d8:	add	x0, x0, #0x230
  4106dc:	str	wzr, [x0]
  4106e0:	b	410884 <printf@plt+0xec24>
  4106e4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4106e8:	add	x0, x0, #0xf3c
  4106ec:	mov	w1, #0x1                   	// #1
  4106f0:	str	w1, [x0]
  4106f4:	b	410884 <printf@plt+0xec24>
  4106f8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4106fc:	add	x0, x0, #0x234
  410700:	str	wzr, [x0]
  410704:	b	410884 <printf@plt+0xec24>
  410708:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  41070c:	add	x0, x0, #0xe8
  410710:	ldr	x0, [x0]
  410714:	bl	4019b0 <atoi@plt>
  410718:	mov	w1, w0
  41071c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410720:	add	x0, x0, #0xf64
  410724:	str	w1, [x0]
  410728:	b	410884 <printf@plt+0xec24>
  41072c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410730:	add	x0, x0, #0xe8
  410734:	ldr	x0, [x0]
  410738:	bl	4019b0 <atoi@plt>
  41073c:	add	w1, w0, #0x1
  410740:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  410744:	add	x0, x0, #0x238
  410748:	str	w1, [x0]
  41074c:	b	410884 <printf@plt+0xec24>
  410750:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410754:	add	x0, x0, #0xf10
  410758:	ldr	x0, [x0]
  41075c:	mov	x1, x0
  410760:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  410764:	add	x0, x0, #0xd08
  410768:	bl	401c60 <printf@plt>
  41076c:	mov	w0, #0x0                   	// #0
  410770:	bl	401bc0 <exit@plt>
  410774:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410778:	add	x0, x0, #0xf78
  41077c:	mov	w1, #0x1                   	// #1
  410780:	str	w1, [x0]
  410784:	b	410884 <printf@plt+0xec24>
  410788:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  41078c:	add	x0, x0, #0xe8
  410790:	ldr	x2, [x0]
  410794:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  410798:	add	x1, x0, #0xd30
  41079c:	mov	x0, x2
  4107a0:	bl	401b10 <strcmp@plt>
  4107a4:	cmp	w0, #0x0
  4107a8:	b.ne	4107cc <printf@plt+0xeb6c>  // b.any
  4107ac:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4107b0:	add	x0, x0, #0x23c
  4107b4:	str	wzr, [x0]
  4107b8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4107bc:	add	x0, x0, #0xf3c
  4107c0:	mov	w1, #0x1                   	// #1
  4107c4:	str	w1, [x0]
  4107c8:	b	410884 <printf@plt+0xec24>
  4107cc:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4107d0:	add	x0, x0, #0xe8
  4107d4:	ldr	x2, [x0]
  4107d8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4107dc:	add	x1, x0, #0xd38
  4107e0:	mov	x0, x2
  4107e4:	bl	401b10 <strcmp@plt>
  4107e8:	cmp	w0, #0x0
  4107ec:	b.ne	410804 <printf@plt+0xeba4>  // b.any
  4107f0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4107f4:	add	x0, x0, #0x23c
  4107f8:	mov	w1, #0x1                   	// #1
  4107fc:	str	w1, [x0]
  410800:	b	410884 <printf@plt+0xec24>
  410804:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410808:	add	x0, x0, #0xe8
  41080c:	ldr	x0, [x0]
  410810:	mov	x1, x0
  410814:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  410818:	add	x0, x0, #0xd40
  41081c:	bl	401c60 <printf@plt>
  410820:	b	410884 <printf@plt+0xec24>
  410824:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410828:	add	x0, x0, #0xf7c
  41082c:	mov	w1, #0x1                   	// #1
  410830:	str	w1, [x0]
  410834:	b	410884 <printf@plt+0xec24>
  410838:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41083c:	add	x0, x0, #0xf20
  410840:	ldr	x0, [x0]
  410844:	bl	410908 <printf@plt+0xeca8>
  410848:	mov	w0, #0x0                   	// #0
  41084c:	bl	401bc0 <exit@plt>
  410850:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410854:	add	x0, x0, #0xf28
  410858:	ldr	x0, [x0]
  41085c:	bl	410908 <printf@plt+0xeca8>
  410860:	mov	w0, #0x1                   	// #1
  410864:	bl	401bc0 <exit@plt>
  410868:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  41086c:	add	x2, x0, #0xd78
  410870:	mov	w1, #0x15a9                	// #5545
  410874:	mov	w0, #0x0                   	// #0
  410878:	bl	4109f0 <printf@plt+0xed90>
  41087c:	b	4105a4 <printf@plt+0xe944>
  410880:	nop
  410884:	b	4105a4 <printf@plt+0xe944>
  410888:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41088c:	add	x0, x0, #0x2f4
  410890:	ldr	w0, [x0]
  410894:	ldr	w1, [sp, #44]
  410898:	cmp	w1, w0
  41089c:	b.gt	4108b0 <printf@plt+0xec50>
  4108a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x3880>
  4108a4:	add	x0, x0, #0x138
  4108a8:	bl	417cb8 <printf@plt+0x16058>
  4108ac:	b	4108f8 <printf@plt+0xec98>
  4108b0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4108b4:	add	x0, x0, #0x2f4
  4108b8:	ldr	w0, [x0]
  4108bc:	str	w0, [sp, #60]
  4108c0:	ldr	w1, [sp, #60]
  4108c4:	ldr	w0, [sp, #44]
  4108c8:	cmp	w1, w0
  4108cc:	b.ge	4108f8 <printf@plt+0xec98>  // b.tcont
  4108d0:	ldrsw	x0, [sp, #60]
  4108d4:	lsl	x0, x0, #3
  4108d8:	ldr	x1, [sp, #32]
  4108dc:	add	x0, x1, x0
  4108e0:	ldr	x0, [x0]
  4108e4:	bl	417cb8 <printf@plt+0x16058>
  4108e8:	ldr	w0, [sp, #60]
  4108ec:	add	w0, w0, #0x1
  4108f0:	str	w0, [sp, #60]
  4108f4:	b	4108c0 <printf@plt+0xec60>
  4108f8:	mov	w0, #0x0                   	// #0
  4108fc:	ldr	x19, [sp, #16]
  410900:	ldp	x29, x30, [sp], #64
  410904:	ret
  410908:	stp	x29, x30, [sp, #-32]!
  41090c:	mov	x29, sp
  410910:	str	x0, [sp, #24]
  410914:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  410918:	add	x0, x0, #0x60
  41091c:	ldr	x0, [x0]
  410920:	mov	x2, x0
  410924:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  410928:	add	x1, x0, #0xe88
  41092c:	ldr	x0, [sp, #24]
  410930:	bl	401890 <fprintf@plt>
  410934:	nop
  410938:	ldp	x29, x30, [sp], #32
  41093c:	ret
  410940:	stp	x29, x30, [sp, #-32]!
  410944:	mov	x29, sp
  410948:	str	w0, [sp, #28]
  41094c:	str	w1, [sp, #24]
  410950:	ldr	w0, [sp, #28]
  410954:	cmp	w0, #0x1
  410958:	b.ne	4109c8 <printf@plt+0xed68>  // b.any
  41095c:	ldr	w1, [sp, #24]
  410960:	mov	w0, #0xffff                	// #65535
  410964:	cmp	w1, w0
  410968:	b.ne	4109c8 <printf@plt+0xed68>  // b.any
  41096c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410970:	add	x0, x0, #0xf38
  410974:	bl	41b250 <printf@plt+0x195f0>
  410978:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41097c:	add	x0, x0, #0xf50
  410980:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  410984:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  410988:	add	x2, x0, #0x228
  41098c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410990:	add	x1, x0, #0xf50
  410994:	adrp	x0, 425000 <_ZdlPvm@@Base+0x880>
  410998:	add	x0, x0, #0xb50
  41099c:	bl	401a70 <__cxa_atexit@plt>
  4109a0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4109a4:	add	x0, x0, #0xf68
  4109a8:	bl	4258f4 <_ZdlPvm@@Base+0x1174>
  4109ac:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4109b0:	add	x2, x0, #0x228
  4109b4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4109b8:	add	x1, x0, #0xf68
  4109bc:	adrp	x0, 425000 <_ZdlPvm@@Base+0x880>
  4109c0:	add	x0, x0, #0xb50
  4109c4:	bl	401a70 <__cxa_atexit@plt>
  4109c8:	nop
  4109cc:	ldp	x29, x30, [sp], #32
  4109d0:	ret
  4109d4:	stp	x29, x30, [sp, #-16]!
  4109d8:	mov	x29, sp
  4109dc:	mov	w1, #0xffff                	// #65535
  4109e0:	mov	w0, #0x1                   	// #1
  4109e4:	bl	410940 <printf@plt+0xece0>
  4109e8:	ldp	x29, x30, [sp], #16
  4109ec:	ret
  4109f0:	stp	x29, x30, [sp, #-32]!
  4109f4:	mov	x29, sp
  4109f8:	str	w0, [sp, #28]
  4109fc:	str	w1, [sp, #24]
  410a00:	str	x2, [sp, #16]
  410a04:	ldr	w0, [sp, #28]
  410a08:	cmp	w0, #0x0
  410a0c:	b.ne	410a1c <printf@plt+0xedbc>  // b.any
  410a10:	ldr	x1, [sp, #16]
  410a14:	ldr	w0, [sp, #24]
  410a18:	bl	419b18 <printf@plt+0x17eb8>
  410a1c:	nop
  410a20:	ldp	x29, x30, [sp], #32
  410a24:	ret
  410a28:	sub	sp, sp, #0x10
  410a2c:	str	x0, [sp, #8]
  410a30:	str	x1, [sp]
  410a34:	ldr	x0, [sp, #8]
  410a38:	str	wzr, [x0]
  410a3c:	ldr	x0, [sp, #8]
  410a40:	ldr	x1, [sp]
  410a44:	str	x1, [x0, #32]
  410a48:	nop
  410a4c:	add	sp, sp, #0x10
  410a50:	ret
  410a54:	stp	x29, x30, [sp, #-32]!
  410a58:	mov	x29, sp
  410a5c:	str	x0, [sp, #24]
  410a60:	str	w1, [sp, #20]
  410a64:	ldr	w0, [sp, #20]
  410a68:	cmp	w0, #0x0
  410a6c:	b.lt	410a8c <printf@plt+0xee2c>  // b.tstop
  410a70:	ldr	x0, [sp, #24]
  410a74:	ldr	w0, [x0, #8]
  410a78:	ldr	w1, [sp, #20]
  410a7c:	cmp	w1, w0
  410a80:	b.ge	410a8c <printf@plt+0xee2c>  // b.tcont
  410a84:	mov	w0, #0x1                   	// #1
  410a88:	b	410a90 <printf@plt+0xee30>
  410a8c:	mov	w0, #0x0                   	// #0
  410a90:	mov	w3, w0
  410a94:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  410a98:	add	x2, x0, #0xbc0
  410a9c:	mov	w1, #0x62                  	// #98
  410aa0:	mov	w0, w3
  410aa4:	bl	4109f0 <printf@plt+0xed90>
  410aa8:	ldr	x0, [sp, #24]
  410aac:	ldr	x1, [x0]
  410ab0:	ldrsw	x0, [sp, #20]
  410ab4:	add	x0, x1, x0
  410ab8:	ldp	x29, x30, [sp], #32
  410abc:	ret
  410ac0:	stp	x29, x30, [sp, #-32]!
  410ac4:	mov	x29, sp
  410ac8:	str	x0, [sp, #24]
  410acc:	str	w1, [sp, #20]
  410ad0:	ldr	w0, [sp, #20]
  410ad4:	cmp	w0, #0x0
  410ad8:	b.lt	410af8 <printf@plt+0xee98>  // b.tstop
  410adc:	ldr	x0, [sp, #24]
  410ae0:	ldr	w0, [x0, #8]
  410ae4:	ldr	w1, [sp, #20]
  410ae8:	cmp	w1, w0
  410aec:	b.ge	410af8 <printf@plt+0xee98>  // b.tcont
  410af0:	mov	w0, #0x1                   	// #1
  410af4:	b	410afc <printf@plt+0xee9c>
  410af8:	mov	w0, #0x0                   	// #0
  410afc:	mov	w3, w0
  410b00:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  410b04:	add	x2, x0, #0xbc0
  410b08:	mov	w1, #0x68                  	// #104
  410b0c:	mov	w0, w3
  410b10:	bl	4109f0 <printf@plt+0xed90>
  410b14:	ldr	x0, [sp, #24]
  410b18:	ldr	x1, [x0]
  410b1c:	ldrsw	x0, [sp, #20]
  410b20:	add	x0, x1, x0
  410b24:	ldrb	w0, [x0]
  410b28:	ldp	x29, x30, [sp], #32
  410b2c:	ret
  410b30:	sub	sp, sp, #0x10
  410b34:	str	x0, [sp, #8]
  410b38:	ldr	x0, [sp, #8]
  410b3c:	ldr	w0, [x0, #8]
  410b40:	add	sp, sp, #0x10
  410b44:	ret
  410b48:	sub	sp, sp, #0x10
  410b4c:	str	x0, [sp, #8]
  410b50:	ldr	x0, [sp, #8]
  410b54:	ldr	w0, [x0, #8]
  410b58:	cmp	w0, #0x0
  410b5c:	cset	w0, eq  // eq = none
  410b60:	and	w0, w0, #0xff
  410b64:	add	sp, sp, #0x10
  410b68:	ret
  410b6c:	sub	sp, sp, #0x10
  410b70:	str	x0, [sp, #8]
  410b74:	ldr	x0, [sp, #8]
  410b78:	ldr	x0, [x0]
  410b7c:	add	sp, sp, #0x10
  410b80:	ret
  410b84:	stp	x29, x30, [sp, #-64]!
  410b88:	mov	x29, sp
  410b8c:	stp	x19, x20, [sp, #16]
  410b90:	str	x21, [sp, #32]
  410b94:	mov	x19, x8
  410b98:	str	x0, [sp, #56]
  410b9c:	str	x1, [sp, #48]
  410ba0:	ldr	x0, [sp, #48]
  410ba4:	cmp	x0, #0x0
  410ba8:	b.ne	410bbc <printf@plt+0xef5c>  // b.any
  410bac:	ldr	x1, [sp, #56]
  410bb0:	mov	x0, x19
  410bb4:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  410bb8:	b	410bec <printf@plt+0xef8c>
  410bbc:	ldr	x0, [sp, #56]
  410bc0:	ldr	x20, [x0]
  410bc4:	ldr	x0, [sp, #56]
  410bc8:	ldr	w21, [x0, #8]
  410bcc:	ldr	x0, [sp, #48]
  410bd0:	bl	401880 <strlen@plt>
  410bd4:	mov	w4, w0
  410bd8:	ldr	x3, [sp, #48]
  410bdc:	mov	w2, w21
  410be0:	mov	x1, x20
  410be4:	mov	x0, x19
  410be8:	bl	4260b0 <_ZdlPvm@@Base+0x1930>
  410bec:	mov	x0, x19
  410bf0:	ldp	x19, x20, [sp, #16]
  410bf4:	ldr	x21, [sp, #32]
  410bf8:	ldp	x29, x30, [sp], #64
  410bfc:	ret
  410c00:	stp	x29, x30, [sp, #-48]!
  410c04:	mov	x29, sp
  410c08:	str	x19, [sp, #16]
  410c0c:	mov	x19, x8
  410c10:	str	x0, [sp, #40]
  410c14:	str	x1, [sp, #32]
  410c18:	ldr	x0, [sp, #40]
  410c1c:	cmp	x0, #0x0
  410c20:	b.ne	410c34 <printf@plt+0xefd4>  // b.any
  410c24:	ldr	x1, [sp, #32]
  410c28:	mov	x0, x19
  410c2c:	bl	425ac4 <_ZdlPvm@@Base+0x1344>
  410c30:	b	410c64 <printf@plt+0xf004>
  410c34:	ldr	x0, [sp, #40]
  410c38:	bl	401880 <strlen@plt>
  410c3c:	mov	w2, w0
  410c40:	ldr	x0, [sp, #32]
  410c44:	ldr	x1, [x0]
  410c48:	ldr	x0, [sp, #32]
  410c4c:	ldr	w0, [x0, #8]
  410c50:	mov	w4, w0
  410c54:	mov	x3, x1
  410c58:	ldr	x1, [sp, #40]
  410c5c:	mov	x0, x19
  410c60:	bl	4260b0 <_ZdlPvm@@Base+0x1930>
  410c64:	mov	x0, x19
  410c68:	ldr	x19, [sp, #16]
  410c6c:	ldp	x29, x30, [sp], #48
  410c70:	ret
  410c74:	stp	x29, x30, [sp, #-48]!
  410c78:	mov	x29, sp
  410c7c:	str	x19, [sp, #16]
  410c80:	mov	x19, x8
  410c84:	str	x0, [sp, #40]
  410c88:	strb	w1, [sp, #39]
  410c8c:	ldr	x0, [sp, #40]
  410c90:	ldr	x1, [x0]
  410c94:	ldr	x0, [sp, #40]
  410c98:	ldr	w0, [x0, #8]
  410c9c:	add	x2, sp, #0x27
  410ca0:	mov	w4, #0x1                   	// #1
  410ca4:	mov	x3, x2
  410ca8:	mov	w2, w0
  410cac:	mov	x0, x19
  410cb0:	bl	4260b0 <_ZdlPvm@@Base+0x1930>
  410cb4:	mov	x0, x19
  410cb8:	ldr	x19, [sp, #16]
  410cbc:	ldp	x29, x30, [sp], #48
  410cc0:	ret
  410cc4:	stp	x29, x30, [sp, #-32]!
  410cc8:	mov	x29, sp
  410ccc:	str	x0, [sp, #24]
  410cd0:	str	x1, [sp, #16]
  410cd4:	ldr	x0, [sp, #24]
  410cd8:	ldr	w1, [x0, #8]
  410cdc:	ldr	x0, [sp, #16]
  410ce0:	ldr	w0, [x0, #8]
  410ce4:	cmp	w1, w0
  410ce8:	b.ne	410d34 <printf@plt+0xf0d4>  // b.any
  410cec:	ldr	x0, [sp, #24]
  410cf0:	ldr	w0, [x0, #8]
  410cf4:	cmp	w0, #0x0
  410cf8:	b.eq	410d2c <printf@plt+0xf0cc>  // b.none
  410cfc:	ldr	x0, [sp, #24]
  410d00:	ldr	x3, [x0]
  410d04:	ldr	x0, [sp, #16]
  410d08:	ldr	x1, [x0]
  410d0c:	ldr	x0, [sp, #24]
  410d10:	ldr	w0, [x0, #8]
  410d14:	sxtw	x0, w0
  410d18:	mov	x2, x0
  410d1c:	mov	x0, x3
  410d20:	bl	4018f0 <memcmp@plt>
  410d24:	cmp	w0, #0x0
  410d28:	b.ne	410d34 <printf@plt+0xf0d4>  // b.any
  410d2c:	mov	w0, #0x1                   	// #1
  410d30:	b	410d38 <printf@plt+0xf0d8>
  410d34:	mov	w0, #0x0                   	// #0
  410d38:	ldp	x29, x30, [sp], #32
  410d3c:	ret
  410d40:	stp	x29, x30, [sp, #-32]!
  410d44:	mov	x29, sp
  410d48:	str	x0, [sp, #24]
  410d4c:	str	x1, [sp, #16]
  410d50:	ldr	x0, [sp, #24]
  410d54:	ldr	w1, [x0, #8]
  410d58:	ldr	x0, [sp, #16]
  410d5c:	ldr	w0, [x0, #8]
  410d60:	cmp	w1, w0
  410d64:	b.ne	410da8 <printf@plt+0xf148>  // b.any
  410d68:	ldr	x0, [sp, #24]
  410d6c:	ldr	w0, [x0, #8]
  410d70:	cmp	w0, #0x0
  410d74:	b.eq	410db0 <printf@plt+0xf150>  // b.none
  410d78:	ldr	x0, [sp, #24]
  410d7c:	ldr	x3, [x0]
  410d80:	ldr	x0, [sp, #16]
  410d84:	ldr	x1, [x0]
  410d88:	ldr	x0, [sp, #24]
  410d8c:	ldr	w0, [x0, #8]
  410d90:	sxtw	x0, w0
  410d94:	mov	x2, x0
  410d98:	mov	x0, x3
  410d9c:	bl	4018f0 <memcmp@plt>
  410da0:	cmp	w0, #0x0
  410da4:	b.eq	410db0 <printf@plt+0xf150>  // b.none
  410da8:	mov	w0, #0x1                   	// #1
  410dac:	b	410db4 <printf@plt+0xf154>
  410db0:	mov	w0, #0x0                   	// #0
  410db4:	ldp	x29, x30, [sp], #32
  410db8:	ret
  410dbc:	stp	x29, x30, [sp, #-48]!
  410dc0:	mov	x29, sp
  410dc4:	str	x19, [sp, #16]
  410dc8:	mov	x19, x8
  410dcc:	str	x0, [sp, #40]
  410dd0:	str	w1, [sp, #36]
  410dd4:	str	w2, [sp, #32]
  410dd8:	ldr	w0, [sp, #36]
  410ddc:	cmp	w0, #0x0
  410de0:	b.lt	410e08 <printf@plt+0xf1a8>  // b.tstop
  410de4:	ldr	w1, [sp, #36]
  410de8:	ldr	w0, [sp, #32]
  410dec:	add	w1, w1, w0
  410df0:	ldr	x0, [sp, #40]
  410df4:	ldr	w0, [x0, #8]
  410df8:	cmp	w1, w0
  410dfc:	b.gt	410e08 <printf@plt+0xf1a8>
  410e00:	mov	w0, #0x1                   	// #1
  410e04:	b	410e0c <printf@plt+0xf1ac>
  410e08:	mov	w0, #0x0                   	// #0
  410e0c:	mov	w3, w0
  410e10:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  410e14:	add	x2, x0, #0xbc0
  410e18:	mov	w1, #0xb5                  	// #181
  410e1c:	mov	w0, w3
  410e20:	bl	4109f0 <printf@plt+0xed90>
  410e24:	ldr	x0, [sp, #40]
  410e28:	ldr	x1, [x0]
  410e2c:	ldrsw	x0, [sp, #36]
  410e30:	add	x0, x1, x0
  410e34:	ldr	w2, [sp, #32]
  410e38:	mov	x1, x0
  410e3c:	mov	x0, x19
  410e40:	bl	425920 <_ZdlPvm@@Base+0x11a0>
  410e44:	mov	x0, x19
  410e48:	ldr	x19, [sp, #16]
  410e4c:	ldp	x29, x30, [sp], #48
  410e50:	ret
  410e54:	stp	x29, x30, [sp, #-32]!
  410e58:	mov	x29, sp
  410e5c:	str	x0, [sp, #24]
  410e60:	strb	w1, [sp, #23]
  410e64:	ldr	x0, [sp, #24]
  410e68:	ldr	w1, [x0, #8]
  410e6c:	ldr	x0, [sp, #24]
  410e70:	ldr	w0, [x0, #12]
  410e74:	cmp	w1, w0
  410e78:	b.lt	410e84 <printf@plt+0xf224>  // b.tstop
  410e7c:	ldr	x0, [sp, #24]
  410e80:	bl	425dec <_ZdlPvm@@Base+0x166c>
  410e84:	ldr	x0, [sp, #24]
  410e88:	ldr	x1, [x0]
  410e8c:	ldr	x0, [sp, #24]
  410e90:	ldr	w0, [x0, #8]
  410e94:	add	w3, w0, #0x1
  410e98:	ldr	x2, [sp, #24]
  410e9c:	str	w3, [x2, #8]
  410ea0:	sxtw	x0, w0
  410ea4:	add	x0, x1, x0
  410ea8:	ldrb	w1, [sp, #23]
  410eac:	strb	w1, [x0]
  410eb0:	ldr	x0, [sp, #24]
  410eb4:	ldp	x29, x30, [sp], #32
  410eb8:	ret
  410ebc:	stp	x29, x30, [sp, #-32]!
  410ec0:	mov	x29, sp
  410ec4:	str	x0, [sp, #24]
  410ec8:	ldr	x0, [sp, #24]
  410ecc:	add	x0, x0, #0x18
  410ed0:	bl	419c58 <printf@plt+0x17ff8>
  410ed4:	nop
  410ed8:	ldp	x29, x30, [sp], #32
  410edc:	ret
  410ee0:	stp	x29, x30, [sp, #-32]!
  410ee4:	mov	x29, sp
  410ee8:	str	x0, [sp, #24]
  410eec:	ldr	x0, [sp, #24]
  410ef0:	add	x0, x0, #0x18
  410ef4:	bl	402588 <printf@plt+0x928>
  410ef8:	ldr	x0, [sp, #24]
  410efc:	bl	4038c4 <printf@plt+0x1c64>
  410f00:	nop
  410f04:	ldp	x29, x30, [sp], #32
  410f08:	ret
  410f0c:	sub	sp, sp, #0x10
  410f10:	str	x0, [sp, #8]
  410f14:	ldr	x0, [sp, #8]
  410f18:	str	xzr, [x0]
  410f1c:	nop
  410f20:	add	sp, sp, #0x10
  410f24:	ret
  410f28:	stp	x29, x30, [sp, #-32]!
  410f2c:	mov	x29, sp
  410f30:	str	x0, [sp, #24]
  410f34:	ldr	x0, [sp, #24]
  410f38:	bl	410f48 <printf@plt+0xf2e8>
  410f3c:	nop
  410f40:	ldp	x29, x30, [sp], #32
  410f44:	ret
  410f48:	stp	x29, x30, [sp, #-48]!
  410f4c:	mov	x29, sp
  410f50:	str	x0, [sp, #24]
  410f54:	ldr	x0, [sp, #24]
  410f58:	ldr	x0, [x0]
  410f5c:	str	x0, [sp, #40]
  410f60:	ldr	x0, [sp, #40]
  410f64:	cmp	x0, #0x0
  410f68:	b.eq	410f98 <printf@plt+0xf338>  // b.none
  410f6c:	ldr	x0, [sp, #40]
  410f70:	str	x0, [sp, #32]
  410f74:	ldr	x0, [sp, #40]
  410f78:	ldr	x0, [x0, #8]
  410f7c:	str	x0, [sp, #40]
  410f80:	ldr	x0, [sp, #32]
  410f84:	cmp	x0, #0x0
  410f88:	b.eq	410f60 <printf@plt+0xf300>  // b.none
  410f8c:	mov	x1, #0x10                  	// #16
  410f90:	bl	424780 <_ZdlPvm@@Base>
  410f94:	b	410f60 <printf@plt+0xf300>
  410f98:	ldr	x0, [sp, #24]
  410f9c:	str	xzr, [x0]
  410fa0:	nop
  410fa4:	ldp	x29, x30, [sp], #48
  410fa8:	ret
  410fac:	stp	x29, x30, [sp, #-32]!
  410fb0:	mov	x29, sp
  410fb4:	str	x0, [sp, #24]
  410fb8:	ldr	x0, [sp, #24]
  410fbc:	bl	410f48 <printf@plt+0xf2e8>
  410fc0:	nop
  410fc4:	ldp	x29, x30, [sp], #32
  410fc8:	ret
  410fcc:	stp	x29, x30, [sp, #-48]!
  410fd0:	mov	x29, sp
  410fd4:	str	x0, [sp, #24]
  410fd8:	str	x1, [sp, #16]
  410fdc:	str	wzr, [sp, #36]
  410fe0:	ldr	x0, [sp, #24]
  410fe4:	ldr	x0, [x0]
  410fe8:	str	x0, [sp, #40]
  410fec:	ldr	x0, [sp, #40]
  410ff0:	cmp	x0, #0x0
  410ff4:	b.ne	411000 <printf@plt+0xf3a0>  // b.any
  410ff8:	mov	w0, #0x0                   	// #0
  410ffc:	b	411154 <printf@plt+0xf4f4>
  411000:	ldr	x0, [sp, #16]
  411004:	ldrb	w0, [x0]
  411008:	cmp	w0, #0x0
  41100c:	b.eq	411034 <printf@plt+0xf3d4>  // b.none
  411010:	ldr	x0, [sp, #16]
  411014:	ldrb	w0, [x0]
  411018:	bl	4018e0 <isspace@plt>
  41101c:	cmp	w0, #0x0
  411020:	b.ne	411034 <printf@plt+0xf3d4>  // b.any
  411024:	ldr	x0, [sp, #16]
  411028:	add	x0, x0, #0x1
  41102c:	str	x0, [sp, #16]
  411030:	b	411000 <printf@plt+0xf3a0>
  411034:	ldr	x0, [sp, #16]
  411038:	ldrb	w0, [x0]
  41103c:	cmp	w0, #0x0
  411040:	b.eq	411150 <printf@plt+0xf4f0>  // b.none
  411044:	ldr	x0, [sp, #40]
  411048:	cmp	x0, #0x0
  41104c:	b.eq	411150 <printf@plt+0xf4f0>  // b.none
  411050:	ldr	x0, [sp, #16]
  411054:	ldrb	w0, [x0]
  411058:	cmp	w0, #0x0
  41105c:	b.eq	411084 <printf@plt+0xf424>  // b.none
  411060:	ldr	x0, [sp, #16]
  411064:	ldrb	w0, [x0]
  411068:	bl	4018e0 <isspace@plt>
  41106c:	cmp	w0, #0x0
  411070:	b.eq	411084 <printf@plt+0xf424>  // b.none
  411074:	ldr	x0, [sp, #16]
  411078:	add	x0, x0, #0x1
  41107c:	str	x0, [sp, #16]
  411080:	b	411050 <printf@plt+0xf3f0>
  411084:	ldr	x0, [sp, #16]
  411088:	ldrb	w0, [x0]
  41108c:	strb	w0, [sp, #35]
  411090:	ldr	x0, [sp, #16]
  411094:	add	x0, x0, #0x1
  411098:	str	x0, [sp, #16]
  41109c:	ldr	x0, [sp, #16]
  4110a0:	ldrb	w0, [x0]
  4110a4:	cmp	w0, #0x0
  4110a8:	b.eq	4110d0 <printf@plt+0xf470>  // b.none
  4110ac:	ldr	x0, [sp, #16]
  4110b0:	ldrb	w0, [x0]
  4110b4:	bl	4018e0 <isspace@plt>
  4110b8:	cmp	w0, #0x0
  4110bc:	b.eq	4110d0 <printf@plt+0xf470>  // b.none
  4110c0:	ldr	x0, [sp, #16]
  4110c4:	add	x0, x0, #0x1
  4110c8:	str	x0, [sp, #16]
  4110cc:	b	41109c <printf@plt+0xf43c>
  4110d0:	ldr	x0, [sp, #16]
  4110d4:	bl	4019b0 <atoi@plt>
  4110d8:	str	w0, [sp, #36]
  4110dc:	ldr	x0, [sp, #16]
  4110e0:	ldrb	w0, [x0]
  4110e4:	cmp	w0, #0x0
  4110e8:	b.eq	411110 <printf@plt+0xf4b0>  // b.none
  4110ec:	ldr	x0, [sp, #16]
  4110f0:	ldrb	w0, [x0]
  4110f4:	bl	4018e0 <isspace@plt>
  4110f8:	cmp	w0, #0x0
  4110fc:	b.ne	411110 <printf@plt+0xf4b0>  // b.any
  411100:	ldr	x0, [sp, #16]
  411104:	add	x0, x0, #0x1
  411108:	str	x0, [sp, #16]
  41110c:	b	4110dc <printf@plt+0xf47c>
  411110:	ldr	x0, [sp, #40]
  411114:	ldrb	w0, [x0]
  411118:	ldrb	w1, [sp, #35]
  41111c:	cmp	w1, w0
  411120:	b.ne	411138 <printf@plt+0xf4d8>  // b.any
  411124:	ldr	x0, [sp, #40]
  411128:	ldr	w0, [x0, #4]
  41112c:	ldr	w1, [sp, #36]
  411130:	cmp	w1, w0
  411134:	b.eq	411140 <printf@plt+0xf4e0>  // b.none
  411138:	mov	w0, #0x0                   	// #0
  41113c:	b	411154 <printf@plt+0xf4f4>
  411140:	ldr	x0, [sp, #40]
  411144:	ldr	x0, [x0, #8]
  411148:	str	x0, [sp, #40]
  41114c:	b	411034 <printf@plt+0xf3d4>
  411150:	mov	w0, #0x1                   	// #1
  411154:	ldp	x29, x30, [sp], #48
  411158:	ret
  41115c:	stp	x29, x30, [sp, #-48]!
  411160:	mov	x29, sp
  411164:	str	x0, [sp, #24]
  411168:	str	x1, [sp, #16]
  41116c:	str	wzr, [sp, #36]
  411170:	str	xzr, [sp, #40]
  411174:	ldr	x0, [sp, #24]
  411178:	bl	410fac <printf@plt+0xf34c>
  41117c:	ldr	x0, [sp, #16]
  411180:	ldrb	w0, [x0]
  411184:	cmp	w0, #0x0
  411188:	b.eq	4111b0 <printf@plt+0xf550>  // b.none
  41118c:	ldr	x0, [sp, #16]
  411190:	ldrb	w0, [x0]
  411194:	bl	4018e0 <isspace@plt>
  411198:	cmp	w0, #0x0
  41119c:	b.ne	4111b0 <printf@plt+0xf550>  // b.any
  4111a0:	ldr	x0, [sp, #16]
  4111a4:	add	x0, x0, #0x1
  4111a8:	str	x0, [sp, #16]
  4111ac:	b	41117c <printf@plt+0xf51c>
  4111b0:	ldr	x0, [sp, #16]
  4111b4:	ldrb	w0, [x0]
  4111b8:	cmp	w0, #0x0
  4111bc:	b.eq	4112f4 <printf@plt+0xf694>  // b.none
  4111c0:	ldr	x0, [sp, #16]
  4111c4:	ldrb	w0, [x0]
  4111c8:	cmp	w0, #0x0
  4111cc:	b.eq	4111f4 <printf@plt+0xf594>  // b.none
  4111d0:	ldr	x0, [sp, #16]
  4111d4:	ldrb	w0, [x0]
  4111d8:	bl	4018e0 <isspace@plt>
  4111dc:	cmp	w0, #0x0
  4111e0:	b.eq	4111f4 <printf@plt+0xf594>  // b.none
  4111e4:	ldr	x0, [sp, #16]
  4111e8:	add	x0, x0, #0x1
  4111ec:	str	x0, [sp, #16]
  4111f0:	b	4111c0 <printf@plt+0xf560>
  4111f4:	ldr	x0, [sp, #16]
  4111f8:	ldrb	w0, [x0]
  4111fc:	strb	w0, [sp, #35]
  411200:	ldr	x0, [sp, #16]
  411204:	add	x0, x0, #0x1
  411208:	str	x0, [sp, #16]
  41120c:	ldr	x0, [sp, #16]
  411210:	ldrb	w0, [x0]
  411214:	cmp	w0, #0x0
  411218:	b.eq	411240 <printf@plt+0xf5e0>  // b.none
  41121c:	ldr	x0, [sp, #16]
  411220:	ldrb	w0, [x0]
  411224:	bl	4018e0 <isspace@plt>
  411228:	cmp	w0, #0x0
  41122c:	b.eq	411240 <printf@plt+0xf5e0>  // b.none
  411230:	ldr	x0, [sp, #16]
  411234:	add	x0, x0, #0x1
  411238:	str	x0, [sp, #16]
  41123c:	b	41120c <printf@plt+0xf5ac>
  411240:	ldr	x0, [sp, #16]
  411244:	bl	4019b0 <atoi@plt>
  411248:	str	w0, [sp, #36]
  41124c:	ldr	x0, [sp, #16]
  411250:	ldrb	w0, [x0]
  411254:	cmp	w0, #0x0
  411258:	b.eq	411280 <printf@plt+0xf620>  // b.none
  41125c:	ldr	x0, [sp, #16]
  411260:	ldrb	w0, [x0]
  411264:	bl	4018e0 <isspace@plt>
  411268:	cmp	w0, #0x0
  41126c:	b.ne	411280 <printf@plt+0xf620>  // b.any
  411270:	ldr	x0, [sp, #16]
  411274:	add	x0, x0, #0x1
  411278:	str	x0, [sp, #16]
  41127c:	b	41124c <printf@plt+0xf5ec>
  411280:	ldr	x0, [sp, #40]
  411284:	cmp	x0, #0x0
  411288:	b.ne	4112b0 <printf@plt+0xf650>  // b.any
  41128c:	mov	x0, #0x10                  	// #16
  411290:	bl	4246c4 <_Znwm@@Base>
  411294:	mov	x1, x0
  411298:	ldr	x0, [sp, #24]
  41129c:	str	x1, [x0]
  4112a0:	ldr	x0, [sp, #24]
  4112a4:	ldr	x0, [x0]
  4112a8:	str	x0, [sp, #40]
  4112ac:	b	4112d0 <printf@plt+0xf670>
  4112b0:	mov	x0, #0x10                  	// #16
  4112b4:	bl	4246c4 <_Znwm@@Base>
  4112b8:	mov	x1, x0
  4112bc:	ldr	x0, [sp, #40]
  4112c0:	str	x1, [x0, #8]
  4112c4:	ldr	x0, [sp, #40]
  4112c8:	ldr	x0, [x0, #8]
  4112cc:	str	x0, [sp, #40]
  4112d0:	ldr	x0, [sp, #40]
  4112d4:	ldrb	w1, [sp, #35]
  4112d8:	strb	w1, [x0]
  4112dc:	ldr	x0, [sp, #40]
  4112e0:	ldr	w1, [sp, #36]
  4112e4:	str	w1, [x0, #4]
  4112e8:	ldr	x0, [sp, #40]
  4112ec:	str	xzr, [x0, #8]
  4112f0:	b	4111b0 <printf@plt+0xf550>
  4112f4:	nop
  4112f8:	ldp	x29, x30, [sp], #48
  4112fc:	ret
  411300:	stp	x29, x30, [sp, #-32]!
  411304:	mov	x29, sp
  411308:	str	x0, [sp, #24]
  41130c:	str	x1, [sp, #16]
  411310:	ldr	x0, [sp, #24]
  411314:	ldr	x0, [x0]
  411318:	cmp	x0, #0x0
  41131c:	b.ne	41132c <printf@plt+0xf6cc>  // b.any
  411320:	ldr	x1, [sp, #16]
  411324:	ldr	x0, [sp, #24]
  411328:	bl	41115c <printf@plt+0xf4fc>
  41132c:	nop
  411330:	ldp	x29, x30, [sp], #32
  411334:	ret
  411338:	sub	sp, sp, #0x20
  41133c:	str	x0, [sp, #8]
  411340:	str	w1, [sp, #4]
  411344:	str	wzr, [sp, #20]
  411348:	ldr	x0, [sp, #8]
  41134c:	ldr	x0, [x0]
  411350:	str	x0, [sp, #24]
  411354:	ldr	x0, [sp, #24]
  411358:	cmp	x0, #0x0
  41135c:	b.eq	411398 <printf@plt+0xf738>  // b.none
  411360:	ldr	w0, [sp, #20]
  411364:	add	w0, w0, #0x1
  411368:	str	w0, [sp, #20]
  41136c:	ldr	x0, [sp, #24]
  411370:	ldr	w0, [x0, #4]
  411374:	ldr	w1, [sp, #4]
  411378:	cmp	w1, w0
  41137c:	b.ne	411388 <printf@plt+0xf728>  // b.any
  411380:	ldr	w0, [sp, #20]
  411384:	b	41139c <printf@plt+0xf73c>
  411388:	ldr	x0, [sp, #24]
  41138c:	ldr	x0, [x0, #8]
  411390:	str	x0, [sp, #24]
  411394:	b	411354 <printf@plt+0xf6f4>
  411398:	mov	w0, #0x0                   	// #0
  41139c:	add	sp, sp, #0x20
  4113a0:	ret
  4113a4:	sub	sp, sp, #0x20
  4113a8:	str	x0, [sp, #8]
  4113ac:	str	w1, [sp, #4]
  4113b0:	ldr	w0, [sp, #4]
  4113b4:	sub	w0, w0, #0x1
  4113b8:	str	w0, [sp, #4]
  4113bc:	ldr	x0, [sp, #8]
  4113c0:	ldr	x0, [x0]
  4113c4:	str	x0, [sp, #24]
  4113c8:	ldr	x0, [sp, #24]
  4113cc:	cmp	x0, #0x0
  4113d0:	b.eq	411414 <printf@plt+0xf7b4>  // b.none
  4113d4:	ldr	w0, [sp, #4]
  4113d8:	cmp	w0, #0x0
  4113dc:	b.le	411414 <printf@plt+0xf7b4>
  4113e0:	ldr	w0, [sp, #4]
  4113e4:	sub	w0, w0, #0x1
  4113e8:	str	w0, [sp, #4]
  4113ec:	ldr	w0, [sp, #4]
  4113f0:	cmp	w0, #0x0
  4113f4:	b.ne	411404 <printf@plt+0xf7a4>  // b.any
  4113f8:	ldr	x0, [sp, #24]
  4113fc:	ldr	w0, [x0, #4]
  411400:	b	411418 <printf@plt+0xf7b8>
  411404:	ldr	x0, [sp, #24]
  411408:	ldr	x0, [x0, #8]
  41140c:	str	x0, [sp, #24]
  411410:	b	4113c8 <printf@plt+0xf768>
  411414:	mov	w0, #0x0                   	// #0
  411418:	add	sp, sp, #0x20
  41141c:	ret
  411420:	sub	sp, sp, #0x20
  411424:	str	x0, [sp, #8]
  411428:	str	w1, [sp, #4]
  41142c:	ldr	w0, [sp, #4]
  411430:	sub	w0, w0, #0x1
  411434:	str	w0, [sp, #4]
  411438:	ldr	x0, [sp, #8]
  41143c:	ldr	x0, [x0]
  411440:	str	x0, [sp, #24]
  411444:	ldr	x0, [sp, #24]
  411448:	cmp	x0, #0x0
  41144c:	b.eq	411490 <printf@plt+0xf830>  // b.none
  411450:	ldr	w0, [sp, #4]
  411454:	cmp	w0, #0x0
  411458:	b.le	411490 <printf@plt+0xf830>
  41145c:	ldr	w0, [sp, #4]
  411460:	sub	w0, w0, #0x1
  411464:	str	w0, [sp, #4]
  411468:	ldr	w0, [sp, #4]
  41146c:	cmp	w0, #0x0
  411470:	b.ne	411480 <printf@plt+0xf820>  // b.any
  411474:	ldr	x0, [sp, #24]
  411478:	ldrb	w0, [x0]
  41147c:	b	411494 <printf@plt+0xf834>
  411480:	ldr	x0, [sp, #24]
  411484:	ldr	x0, [x0, #8]
  411488:	str	x0, [sp, #24]
  41148c:	b	411444 <printf@plt+0xf7e4>
  411490:	mov	w0, #0x4c                  	// #76
  411494:	add	sp, sp, #0x20
  411498:	ret
  41149c:	stp	x29, x30, [sp, #-48]!
  4114a0:	mov	x29, sp
  4114a4:	str	x0, [sp, #24]
  4114a8:	mov	w0, #0x1                   	// #1
  4114ac:	str	w0, [sp, #44]
  4114b0:	ldr	x0, [sp, #24]
  4114b4:	ldr	x0, [x0]
  4114b8:	str	x0, [sp, #32]
  4114bc:	ldr	x0, [sp, #32]
  4114c0:	cmp	x0, #0x0
  4114c4:	b.eq	411500 <printf@plt+0xf8a0>  // b.none
  4114c8:	ldr	x0, [sp, #32]
  4114cc:	ldr	w0, [x0, #4]
  4114d0:	mov	w2, w0
  4114d4:	ldr	w1, [sp, #44]
  4114d8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  4114dc:	add	x0, x0, #0xfd0
  4114e0:	bl	401c60 <printf@plt>
  4114e4:	ldr	w0, [sp, #44]
  4114e8:	add	w0, w0, #0x1
  4114ec:	str	w0, [sp, #44]
  4114f0:	ldr	x0, [sp, #32]
  4114f4:	ldr	x0, [x0, #8]
  4114f8:	str	x0, [sp, #32]
  4114fc:	b	4114bc <printf@plt+0xf85c>
  411500:	nop
  411504:	ldp	x29, x30, [sp], #48
  411508:	ret
  41150c:	stp	x29, x30, [sp, #-64]!
  411510:	mov	x29, sp
  411514:	str	x19, [sp, #16]
  411518:	str	x0, [sp, #56]
  41151c:	str	x1, [sp, #48]
  411520:	str	w2, [sp, #44]
  411524:	ldr	x0, [sp, #56]
  411528:	ldr	x1, [sp, #48]
  41152c:	str	x1, [x0, #8]
  411530:	ldr	x0, [sp, #56]
  411534:	str	xzr, [x0, #16]
  411538:	ldr	x0, [sp, #56]
  41153c:	ldr	w1, [sp, #44]
  411540:	str	w1, [x0, #24]
  411544:	ldr	x0, [sp, #56]
  411548:	str	xzr, [x0, #32]
  41154c:	ldr	x0, [sp, #56]
  411550:	str	wzr, [x0, #40]
  411554:	mov	x0, #0x8                   	// #8
  411558:	bl	4246c4 <_Znwm@@Base>
  41155c:	mov	x19, x0
  411560:	mov	x0, x19
  411564:	bl	410f0c <printf@plt+0xf2ac>
  411568:	ldr	x0, [sp, #56]
  41156c:	str	x19, [x0]
  411570:	nop
  411574:	ldr	x19, [sp, #16]
  411578:	ldp	x29, x30, [sp], #64
  41157c:	ret
  411580:	stp	x29, x30, [sp, #-64]!
  411584:	mov	x29, sp
  411588:	str	x19, [sp, #16]
  41158c:	str	x0, [sp, #40]
  411590:	ldr	x0, [sp, #40]
  411594:	ldr	x0, [x0]
  411598:	cmp	x0, #0x0
  41159c:	b.eq	4115c4 <printf@plt+0xf964>  // b.none
  4115a0:	ldr	x0, [sp, #40]
  4115a4:	ldr	x19, [x0]
  4115a8:	cmp	x19, #0x0
  4115ac:	b.eq	4115c4 <printf@plt+0xf964>  // b.none
  4115b0:	mov	x0, x19
  4115b4:	bl	410f28 <printf@plt+0xf2c8>
  4115b8:	mov	x1, #0x8                   	// #8
  4115bc:	mov	x0, x19
  4115c0:	bl	424780 <_ZdlPvm@@Base>
  4115c4:	ldr	x0, [sp, #40]
  4115c8:	ldr	x0, [x0, #16]
  4115cc:	str	x0, [sp, #56]
  4115d0:	ldr	x0, [sp, #40]
  4115d4:	ldr	x0, [x0, #16]
  4115d8:	cmp	x0, #0x0
  4115dc:	b.eq	411618 <printf@plt+0xf9b8>  // b.none
  4115e0:	ldr	x0, [sp, #40]
  4115e4:	ldr	x0, [x0, #16]
  4115e8:	ldr	x1, [x0, #16]
  4115ec:	ldr	x0, [sp, #40]
  4115f0:	str	x1, [x0, #16]
  4115f4:	ldr	x0, [sp, #56]
  4115f8:	cmp	x0, #0x0
  4115fc:	b.eq	411608 <printf@plt+0xf9a8>  // b.none
  411600:	mov	x1, #0x18                  	// #24
  411604:	bl	424780 <_ZdlPvm@@Base>
  411608:	ldr	x0, [sp, #40]
  41160c:	ldr	x0, [x0, #16]
  411610:	str	x0, [sp, #56]
  411614:	b	4115d0 <printf@plt+0xf970>
  411618:	nop
  41161c:	ldr	x19, [sp, #16]
  411620:	ldp	x29, x30, [sp], #64
  411624:	ret
  411628:	stp	x29, x30, [sp, #-48]!
  41162c:	mov	x29, sp
  411630:	str	x0, [sp, #24]
  411634:	str	x1, [sp, #16]
  411638:	ldr	x0, [sp, #16]
  41163c:	cmp	x0, #0x0
  411640:	b.eq	411670 <printf@plt+0xfa10>  // b.none
  411644:	ldr	x0, [sp, #16]
  411648:	str	x0, [sp, #40]
  41164c:	ldr	x0, [sp, #16]
  411650:	ldr	x0, [x0, #16]
  411654:	str	x0, [sp, #16]
  411658:	ldr	x0, [sp, #40]
  41165c:	cmp	x0, #0x0
  411660:	b.eq	411638 <printf@plt+0xf9d8>  // b.none
  411664:	mov	x1, #0x18                  	// #24
  411668:	bl	424780 <_ZdlPvm@@Base>
  41166c:	b	411638 <printf@plt+0xf9d8>
  411670:	nop
  411674:	ldp	x29, x30, [sp], #48
  411678:	ret
  41167c:	stp	x29, x30, [sp, #-48]!
  411680:	mov	x29, sp
  411684:	str	x0, [sp, #24]
  411688:	str	w1, [sp, #20]
  41168c:	str	xzr, [sp, #40]
  411690:	ldr	x0, [sp, #24]
  411694:	ldr	w1, [sp, #20]
  411698:	str	w1, [x0, #24]
  41169c:	ldr	x0, [sp, #24]
  4116a0:	ldr	x0, [x0, #16]
  4116a4:	str	x0, [sp, #32]
  4116a8:	ldr	x0, [sp, #32]
  4116ac:	cmp	x0, #0x0
  4116b0:	b.eq	411714 <printf@plt+0xfab4>  // b.none
  4116b4:	ldr	x0, [sp, #32]
  4116b8:	ldr	w1, [x0, #4]
  4116bc:	ldr	x0, [sp, #24]
  4116c0:	ldr	w0, [x0, #24]
  4116c4:	cmp	w1, w0
  4116c8:	b.le	4116fc <printf@plt+0xfa9c>
  4116cc:	ldr	x0, [sp, #24]
  4116d0:	ldr	w1, [x0, #24]
  4116d4:	ldr	x0, [sp, #32]
  4116d8:	str	w1, [x0, #4]
  4116dc:	ldr	x0, [sp, #32]
  4116e0:	ldr	x0, [x0, #16]
  4116e4:	mov	x1, x0
  4116e8:	ldr	x0, [sp, #24]
  4116ec:	bl	411628 <printf@plt+0xf9c8>
  4116f0:	ldr	x0, [sp, #32]
  4116f4:	str	xzr, [x0, #16]
  4116f8:	b	411774 <printf@plt+0xfb14>
  4116fc:	ldr	x0, [sp, #32]
  411700:	str	x0, [sp, #40]
  411704:	ldr	x0, [sp, #32]
  411708:	ldr	x0, [x0, #16]
  41170c:	str	x0, [sp, #32]
  411710:	b	4116a8 <printf@plt+0xfa48>
  411714:	ldr	x0, [sp, #40]
  411718:	cmp	x0, #0x0
  41171c:	b.eq	411774 <printf@plt+0xfb14>  // b.none
  411720:	ldr	x0, [sp, #40]
  411724:	ldr	w0, [x0, #4]
  411728:	cmp	w0, #0x0
  41172c:	b.le	411774 <printf@plt+0xfb14>
  411730:	ldr	x0, [sp, #24]
  411734:	ldr	w1, [x0, #24]
  411738:	ldr	x0, [sp, #40]
  41173c:	ldr	w0, [x0, #4]
  411740:	cmp	w1, w0
  411744:	b.le	411774 <printf@plt+0xfb14>
  411748:	ldr	x0, [sp, #40]
  41174c:	ldr	w0, [x0, #8]
  411750:	add	w1, w0, #0x1
  411754:	ldr	x0, [sp, #40]
  411758:	ldr	w2, [x0, #4]
  41175c:	ldr	x0, [sp, #24]
  411760:	ldr	w0, [x0, #24]
  411764:	mov	w4, #0x4c                  	// #76
  411768:	mov	w3, w0
  41176c:	ldr	x0, [sp, #24]
  411770:	bl	412214 <printf@plt+0x105b4>
  411774:	ldp	x29, x30, [sp], #48
  411778:	ret
  41177c:	sub	sp, sp, #0x10
  411780:	str	x0, [sp, #8]
  411784:	ldr	x0, [sp, #8]
  411788:	ldr	x0, [x0, #16]
  41178c:	cmp	x0, #0x0
  411790:	b.eq	4117b0 <printf@plt+0xfb50>  // b.none
  411794:	ldr	x0, [sp, #8]
  411798:	ldr	w1, [x0, #24]
  41179c:	ldr	x0, [sp, #8]
  4117a0:	ldr	x0, [x0, #16]
  4117a4:	ldr	w0, [x0]
  4117a8:	sub	w0, w1, w0
  4117ac:	b	4117b8 <printf@plt+0xfb58>
  4117b0:	ldr	x0, [sp, #8]
  4117b4:	ldr	w0, [x0, #24]
  4117b8:	add	sp, sp, #0x10
  4117bc:	ret
  4117c0:	stp	x29, x30, [sp, #-32]!
  4117c4:	mov	x29, sp
  4117c8:	str	x0, [sp, #24]
  4117cc:	str	w1, [sp, #20]
  4117d0:	ldr	x0, [sp, #24]
  4117d4:	ldr	x0, [x0, #16]
  4117d8:	cmp	x0, #0x0
  4117dc:	b.eq	41181c <printf@plt+0xfbbc>  // b.none
  4117e0:	ldr	x0, [sp, #24]
  4117e4:	ldr	x0, [x0, #16]
  4117e8:	ldr	w0, [x0]
  4117ec:	ldr	w1, [sp, #20]
  4117f0:	cmp	w1, w0
  4117f4:	b.ge	41181c <printf@plt+0xfbbc>  // b.tcont
  4117f8:	ldr	x0, [sp, #24]
  4117fc:	ldr	x0, [x0, #16]
  411800:	ldr	w0, [x0]
  411804:	mov	w4, #0x4c                  	// #76
  411808:	mov	w3, w0
  41180c:	ldr	w2, [sp, #20]
  411810:	mov	w1, #0x0                   	// #0
  411814:	ldr	x0, [sp, #24]
  411818:	bl	412214 <printf@plt+0x105b4>
  41181c:	nop
  411820:	ldp	x29, x30, [sp], #32
  411824:	ret
  411828:	stp	x29, x30, [sp, #-32]!
  41182c:	mov	x29, sp
  411830:	str	x0, [sp, #24]
  411834:	str	w1, [sp, #20]
  411838:	ldr	x0, [sp, #24]
  41183c:	ldr	x0, [x0, #16]
  411840:	cmp	x0, #0x0
  411844:	b.eq	41197c <printf@plt+0xfd1c>  // b.none
  411848:	ldr	x0, [sp, #24]
  41184c:	str	xzr, [x0, #32]
  411850:	ldr	x0, [sp, #24]
  411854:	ldr	w0, [x0, #24]
  411858:	cmp	w0, #0x0
  41185c:	b.le	411980 <printf@plt+0xfd20>
  411860:	ldr	x0, [sp, #24]
  411864:	ldr	x0, [x0, #8]
  411868:	bl	415640 <printf@plt+0x139e0>
  41186c:	ldr	x0, [sp, #24]
  411870:	ldr	x0, [x0, #8]
  411874:	bl	415640 <printf@plt+0x139e0>
  411878:	ldr	x0, [sp, #24]
  41187c:	ldr	x2, [x0, #8]
  411880:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  411884:	add	x1, x0, #0xfe0
  411888:	mov	x0, x2
  41188c:	bl	4157c4 <printf@plt+0x13b64>
  411890:	mov	x2, x0
  411894:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x5880>
  411898:	add	x1, x0, #0xff8
  41189c:	mov	x0, x2
  4118a0:	bl	4157c4 <printf@plt+0x13b64>
  4118a4:	mov	x2, x0
  4118a8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4118ac:	add	x1, x0, #0x20
  4118b0:	mov	x0, x2
  4118b4:	bl	4157c4 <printf@plt+0x13b64>
  4118b8:	ldr	x0, [sp, #24]
  4118bc:	ldr	x2, [x0, #8]
  4118c0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4118c4:	add	x1, x0, #0x48
  4118c8:	mov	x0, x2
  4118cc:	bl	4157c4 <printf@plt+0x13b64>
  4118d0:	bl	415640 <printf@plt+0x139e0>
  4118d4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4118d8:	add	x0, x0, #0x23c
  4118dc:	ldr	w0, [x0]
  4118e0:	cmp	w0, #0x0
  4118e4:	b.ne	4118f0 <printf@plt+0xfc90>  // b.any
  4118e8:	ldr	x0, [sp, #24]
  4118ec:	bl	411a0c <printf@plt+0xfdac>
  4118f0:	ldr	x0, [sp, #24]
  4118f4:	ldr	x2, [x0, #8]
  4118f8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4118fc:	add	x1, x0, #0x50
  411900:	mov	x0, x2
  411904:	bl	4157c4 <printf@plt+0x13b64>
  411908:	ldr	w0, [sp, #20]
  41190c:	cmp	w0, #0x0
  411910:	b.eq	41195c <printf@plt+0xfcfc>  // b.none
  411914:	ldr	x0, [sp, #24]
  411918:	ldr	x2, [x0, #8]
  41191c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411920:	add	x1, x0, #0x70
  411924:	mov	x0, x2
  411928:	bl	4157c4 <printf@plt+0x13b64>
  41192c:	ldr	x0, [sp, #24]
  411930:	ldr	x2, [x0, #8]
  411934:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411938:	add	x1, x0, #0x88
  41193c:	mov	x0, x2
  411940:	bl	4157c4 <printf@plt+0x13b64>
  411944:	ldr	x0, [sp, #24]
  411948:	ldr	x2, [x0, #8]
  41194c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411950:	add	x1, x0, #0x90
  411954:	mov	x0, x2
  411958:	bl	4157c4 <printf@plt+0x13b64>
  41195c:	ldr	x0, [sp, #24]
  411960:	ldr	x2, [x0, #8]
  411964:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411968:	add	x1, x0, #0x48
  41196c:	mov	x0, x2
  411970:	bl	4157c4 <printf@plt+0x13b64>
  411974:	bl	415640 <printf@plt+0x139e0>
  411978:	b	411980 <printf@plt+0xfd20>
  41197c:	nop
  411980:	ldp	x29, x30, [sp], #32
  411984:	ret
  411988:	sub	sp, sp, #0x10
  41198c:	str	x0, [sp, #8]
  411990:	str	x1, [sp]
  411994:	ldr	x0, [sp]
  411998:	cmp	x0, #0x0
  41199c:	b.eq	4119bc <printf@plt+0xfd5c>  // b.none
  4119a0:	ldr	x0, [sp]
  4119a4:	ldr	w0, [x0, #4]
  4119a8:	cmp	w0, #0x0
  4119ac:	b.le	4119bc <printf@plt+0xfd5c>
  4119b0:	ldr	x0, [sp]
  4119b4:	ldr	w0, [x0, #4]
  4119b8:	b	4119e0 <printf@plt+0xfd80>
  4119bc:	ldr	x0, [sp]
  4119c0:	ldr	x0, [x0, #16]
  4119c4:	cmp	x0, #0x0
  4119c8:	b.eq	4119d8 <printf@plt+0xfd78>  // b.none
  4119cc:	ldr	x0, [sp]
  4119d0:	ldr	w0, [x0]
  4119d4:	b	4119e0 <printf@plt+0xfd80>
  4119d8:	ldr	x0, [sp, #8]
  4119dc:	ldr	w0, [x0, #24]
  4119e0:	add	sp, sp, #0x10
  4119e4:	ret
  4119e8:	sub	sp, sp, #0x10
  4119ec:	str	x0, [sp, #8]
  4119f0:	str	w1, [sp, #4]
  4119f4:	ldr	x0, [sp, #8]
  4119f8:	ldr	w1, [sp, #4]
  4119fc:	str	w1, [x0, #40]
  411a00:	nop
  411a04:	add	sp, sp, #0x10
  411a08:	ret
  411a0c:	stp	x29, x30, [sp, #-80]!
  411a10:	mov	x29, sp
  411a14:	stp	x19, x20, [sp, #16]
  411a18:	str	x0, [sp, #40]
  411a1c:	ldr	x0, [sp, #40]
  411a20:	ldr	x0, [x0, #16]
  411a24:	str	x0, [sp, #72]
  411a28:	ldr	x0, [sp, #40]
  411a2c:	ldr	x0, [x0, #16]
  411a30:	str	x0, [sp, #64]
  411a34:	str	wzr, [sp, #60]
  411a38:	ldr	x0, [sp, #40]
  411a3c:	ldr	x2, [x0, #8]
  411a40:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411a44:	add	x1, x0, #0x98
  411a48:	mov	x0, x2
  411a4c:	bl	4157c4 <printf@plt+0x13b64>
  411a50:	ldr	x0, [sp, #64]
  411a54:	cmp	x0, #0x0
  411a58:	b.eq	411c48 <printf@plt+0xffe8>  // b.none
  411a5c:	ldr	x0, [sp, #72]
  411a60:	cmp	x0, #0x0
  411a64:	b.eq	411a94 <printf@plt+0xfe34>  // b.none
  411a68:	ldr	x1, [sp, #72]
  411a6c:	ldr	x0, [sp, #64]
  411a70:	cmp	x1, x0
  411a74:	b.eq	411a94 <printf@plt+0xfe34>  // b.none
  411a78:	ldr	x1, [sp, #72]
  411a7c:	ldr	x0, [sp, #40]
  411a80:	bl	4126d8 <printf@plt+0x10a78>
  411a84:	cmp	w0, #0x0
  411a88:	b.eq	411a94 <printf@plt+0xfe34>  // b.none
  411a8c:	mov	w0, #0x1                   	// #1
  411a90:	b	411a98 <printf@plt+0xfe38>
  411a94:	mov	w0, #0x0                   	// #0
  411a98:	cmp	w0, #0x0
  411a9c:	b.eq	411aec <printf@plt+0xfe8c>  // b.none
  411aa0:	ldr	x0, [sp, #40]
  411aa4:	ldr	x2, [x0, #8]
  411aa8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411aac:	add	x1, x0, #0xa8
  411ab0:	mov	x0, x2
  411ab4:	bl	4157c4 <printf@plt+0x13b64>
  411ab8:	mov	x19, x0
  411abc:	ldr	x1, [sp, #72]
  411ac0:	ldr	x0, [sp, #40]
  411ac4:	bl	4126d8 <printf@plt+0x10a78>
  411ac8:	mov	w1, w0
  411acc:	mov	x0, x19
  411ad0:	bl	415858 <printf@plt+0x13bf8>
  411ad4:	mov	x2, x0
  411ad8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411adc:	add	x1, x0, #0xb8
  411ae0:	mov	x0, x2
  411ae4:	bl	4157c4 <printf@plt+0x13b64>
  411ae8:	bl	415640 <printf@plt+0x139e0>
  411aec:	ldr	x1, [sp, #64]
  411af0:	ldr	x0, [sp, #40]
  411af4:	bl	411988 <printf@plt+0xfd28>
  411af8:	mov	w1, w0
  411afc:	mov	w0, #0x64                  	// #100
  411b00:	mul	w19, w1, w0
  411b04:	ldr	x0, [sp, #40]
  411b08:	bl	41177c <printf@plt+0xfb1c>
  411b0c:	lsr	w1, w0, #31
  411b10:	add	w0, w1, w0
  411b14:	asr	w0, w0, #1
  411b18:	add	w19, w19, w0
  411b1c:	ldr	x0, [sp, #40]
  411b20:	bl	41177c <printf@plt+0xfb1c>
  411b24:	sdiv	w19, w19, w0
  411b28:	ldr	x0, [sp, #64]
  411b2c:	ldr	w1, [x0]
  411b30:	mov	w0, #0x64                  	// #100
  411b34:	mul	w20, w1, w0
  411b38:	ldr	x0, [sp, #40]
  411b3c:	bl	41177c <printf@plt+0xfb1c>
  411b40:	lsr	w1, w0, #31
  411b44:	add	w0, w1, w0
  411b48:	asr	w0, w0, #1
  411b4c:	add	w20, w20, w0
  411b50:	ldr	x0, [sp, #40]
  411b54:	bl	41177c <printf@plt+0xfb1c>
  411b58:	sdiv	w0, w20, w0
  411b5c:	sub	w0, w19, w0
  411b60:	str	w0, [sp, #60]
  411b64:	ldr	x0, [sp, #64]
  411b68:	ldrb	w0, [x0, #12]
  411b6c:	cmp	w0, #0x43
  411b70:	b.eq	411b80 <printf@plt+0xff20>  // b.none
  411b74:	cmp	w0, #0x52
  411b78:	b.eq	411bbc <printf@plt+0xff5c>  // b.none
  411b7c:	b	411bf8 <printf@plt+0xff98>
  411b80:	ldr	x0, [sp, #40]
  411b84:	ldr	x2, [x0, #8]
  411b88:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411b8c:	add	x1, x0, #0xa8
  411b90:	mov	x0, x2
  411b94:	bl	4157c4 <printf@plt+0x13b64>
  411b98:	ldr	w1, [sp, #60]
  411b9c:	bl	415858 <printf@plt+0x13bf8>
  411ba0:	mov	x2, x0
  411ba4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411ba8:	add	x1, x0, #0xb8
  411bac:	mov	x0, x2
  411bb0:	bl	4157c4 <printf@plt+0x13b64>
  411bb4:	bl	415640 <printf@plt+0x139e0>
  411bb8:	b	411c30 <printf@plt+0xffd0>
  411bbc:	ldr	x0, [sp, #40]
  411bc0:	ldr	x2, [x0, #8]
  411bc4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411bc8:	add	x1, x0, #0xa8
  411bcc:	mov	x0, x2
  411bd0:	bl	4157c4 <printf@plt+0x13b64>
  411bd4:	ldr	w1, [sp, #60]
  411bd8:	bl	415858 <printf@plt+0x13bf8>
  411bdc:	mov	x2, x0
  411be0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411be4:	add	x1, x0, #0xd8
  411be8:	mov	x0, x2
  411bec:	bl	4157c4 <printf@plt+0x13b64>
  411bf0:	bl	415640 <printf@plt+0x139e0>
  411bf4:	b	411c30 <printf@plt+0xffd0>
  411bf8:	ldr	x0, [sp, #40]
  411bfc:	ldr	x2, [x0, #8]
  411c00:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411c04:	add	x1, x0, #0xa8
  411c08:	mov	x0, x2
  411c0c:	bl	4157c4 <printf@plt+0x13b64>
  411c10:	ldr	w1, [sp, #60]
  411c14:	bl	415858 <printf@plt+0x13bf8>
  411c18:	mov	x2, x0
  411c1c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411c20:	add	x1, x0, #0xf0
  411c24:	mov	x0, x2
  411c28:	bl	4157c4 <printf@plt+0x13b64>
  411c2c:	bl	415640 <printf@plt+0x139e0>
  411c30:	ldr	x0, [sp, #64]
  411c34:	str	x0, [sp, #72]
  411c38:	ldr	x0, [sp, #64]
  411c3c:	ldr	x0, [x0, #16]
  411c40:	str	x0, [sp, #64]
  411c44:	b	411a50 <printf@plt+0xfdf0>
  411c48:	ldr	x0, [sp, #40]
  411c4c:	ldr	x2, [x0, #8]
  411c50:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411c54:	add	x1, x0, #0x100
  411c58:	mov	x0, x2
  411c5c:	bl	4157c4 <printf@plt+0x13b64>
  411c60:	bl	415640 <printf@plt+0x139e0>
  411c64:	nop
  411c68:	ldp	x19, x20, [sp, #16]
  411c6c:	ldp	x29, x30, [sp], #80
  411c70:	ret
  411c74:	stp	x29, x30, [sp, #-48]!
  411c78:	mov	x29, sp
  411c7c:	str	x0, [sp, #40]
  411c80:	str	w1, [sp, #36]
  411c84:	str	x2, [sp, #24]
  411c88:	ldr	w0, [sp, #36]
  411c8c:	cmp	w0, #0x0
  411c90:	b.eq	411d48 <printf@plt+0x100e8>  // b.none
  411c94:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  411c98:	add	x0, x0, #0x23c
  411c9c:	ldr	w0, [x0]
  411ca0:	cmp	w0, #0x1
  411ca4:	b.ne	411d08 <printf@plt+0x100a8>  // b.any
  411ca8:	ldr	x0, [sp, #40]
  411cac:	ldr	x2, [x0, #8]
  411cb0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411cb4:	add	x1, x0, #0x110
  411cb8:	mov	x0, x2
  411cbc:	bl	4157c4 <printf@plt+0x13b64>
  411cc0:	ldr	w1, [sp, #36]
  411cc4:	bl	415858 <printf@plt+0x13bf8>
  411cc8:	mov	x2, x0
  411ccc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411cd0:	add	x1, x0, #0x120
  411cd4:	mov	x0, x2
  411cd8:	bl	4157c4 <printf@plt+0x13b64>
  411cdc:	ldr	x0, [sp, #24]
  411ce0:	cmp	x0, #0x0
  411ce4:	b.eq	411cf8 <printf@plt+0x10098>  // b.none
  411ce8:	ldr	x0, [sp, #40]
  411cec:	ldr	x0, [x0, #8]
  411cf0:	ldr	x1, [sp, #24]
  411cf4:	bl	4157c4 <printf@plt+0x13b64>
  411cf8:	ldr	x0, [sp, #40]
  411cfc:	ldr	x0, [x0, #8]
  411d00:	bl	415640 <printf@plt+0x139e0>
  411d04:	b	411d48 <printf@plt+0x100e8>
  411d08:	ldr	x0, [sp, #40]
  411d0c:	ldr	x2, [x0, #8]
  411d10:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411d14:	add	x1, x0, #0x128
  411d18:	mov	x0, x2
  411d1c:	bl	4157c4 <printf@plt+0x13b64>
  411d20:	ldr	x0, [sp, #24]
  411d24:	cmp	x0, #0x0
  411d28:	b.eq	411d3c <printf@plt+0x100dc>  // b.none
  411d2c:	ldr	x0, [sp, #40]
  411d30:	ldr	x0, [x0, #8]
  411d34:	ldr	x1, [sp, #24]
  411d38:	bl	4157c4 <printf@plt+0x13b64>
  411d3c:	ldr	x0, [sp, #40]
  411d40:	ldr	x0, [x0, #8]
  411d44:	bl	415640 <printf@plt+0x139e0>
  411d48:	nop
  411d4c:	ldp	x29, x30, [sp], #48
  411d50:	ret
  411d54:	stp	x29, x30, [sp, #-80]!
  411d58:	mov	x29, sp
  411d5c:	stp	x19, x20, [sp, #16]
  411d60:	str	x0, [sp, #40]
  411d64:	str	w1, [sp, #36]
  411d68:	ldr	x0, [sp, #40]
  411d6c:	ldr	x0, [x0, #16]
  411d70:	str	x0, [sp, #72]
  411d74:	ldr	x0, [sp, #40]
  411d78:	ldr	x0, [x0, #16]
  411d7c:	str	x0, [sp, #64]
  411d80:	str	wzr, [sp, #60]
  411d84:	ldr	x0, [sp, #40]
  411d88:	ldr	x0, [x0, #32]
  411d8c:	cmp	x0, #0x0
  411d90:	b.eq	411db4 <printf@plt+0x10154>  // b.none
  411d94:	ldr	x0, [sp, #40]
  411d98:	ldr	x0, [x0, #32]
  411d9c:	ldr	w0, [x0, #8]
  411da0:	ldr	w1, [sp, #36]
  411da4:	cmp	w1, w0
  411da8:	b.gt	411db4 <printf@plt+0x10154>
  411dac:	ldr	x0, [sp, #40]
  411db0:	bl	412120 <printf@plt+0x104c0>
  411db4:	ldr	x0, [sp, #72]
  411db8:	cmp	x0, #0x0
  411dbc:	b.eq	411de4 <printf@plt+0x10184>  // b.none
  411dc0:	ldr	x0, [sp, #72]
  411dc4:	ldr	w0, [x0, #8]
  411dc8:	ldr	w1, [sp, #36]
  411dcc:	cmp	w1, w0
  411dd0:	b.le	411de4 <printf@plt+0x10184>
  411dd4:	ldr	x0, [sp, #72]
  411dd8:	ldr	x0, [x0, #16]
  411ddc:	str	x0, [sp, #72]
  411de0:	b	411db4 <printf@plt+0x10154>
  411de4:	ldr	x0, [sp, #72]
  411de8:	cmp	x0, #0x0
  411dec:	b.eq	412048 <printf@plt+0x103e8>  // b.none
  411df0:	ldr	x0, [sp, #72]
  411df4:	ldr	w0, [x0, #8]
  411df8:	ldr	w1, [sp, #36]
  411dfc:	cmp	w1, w0
  411e00:	b.ne	412048 <printf@plt+0x103e8>  // b.any
  411e04:	ldr	x0, [sp, #40]
  411e08:	ldr	x0, [x0, #32]
  411e0c:	cmp	x0, #0x0
  411e10:	b.eq	411e30 <printf@plt+0x101d0>  // b.none
  411e14:	ldr	x0, [sp, #40]
  411e18:	ldr	x2, [x0, #8]
  411e1c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411e20:	add	x1, x0, #0x130
  411e24:	mov	x0, x2
  411e28:	bl	4157c4 <printf@plt+0x13b64>
  411e2c:	bl	415640 <printf@plt+0x139e0>
  411e30:	ldr	x0, [sp, #40]
  411e34:	ldr	x0, [x0, #32]
  411e38:	cmp	x0, #0x0
  411e3c:	b.ne	411e50 <printf@plt+0x101f0>  // b.any
  411e40:	ldr	x0, [sp, #40]
  411e44:	ldr	x0, [x0, #16]
  411e48:	str	x0, [sp, #64]
  411e4c:	b	411e5c <printf@plt+0x101fc>
  411e50:	ldr	x0, [sp, #40]
  411e54:	ldr	x0, [x0, #32]
  411e58:	str	x0, [sp, #64]
  411e5c:	ldr	x0, [sp, #40]
  411e60:	ldr	x0, [x0, #32]
  411e64:	cmp	x0, #0x0
  411e68:	b.eq	411e98 <printf@plt+0x10238>  // b.none
  411e6c:	ldr	x1, [sp, #64]
  411e70:	ldr	x0, [sp, #40]
  411e74:	bl	4126d8 <printf@plt+0x10a78>
  411e78:	mov	w1, w0
  411e7c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411e80:	add	x2, x0, #0x138
  411e84:	ldr	x0, [sp, #40]
  411e88:	bl	411c74 <printf@plt+0x10014>
  411e8c:	ldr	x0, [sp, #64]
  411e90:	ldr	x0, [x0, #16]
  411e94:	str	x0, [sp, #64]
  411e98:	ldr	x1, [sp, #64]
  411e9c:	ldr	x0, [sp, #72]
  411ea0:	cmp	x1, x0
  411ea4:	b.eq	411f64 <printf@plt+0x10304>  // b.none
  411ea8:	ldr	x1, [sp, #64]
  411eac:	ldr	x0, [sp, #40]
  411eb0:	bl	411988 <printf@plt+0xfd28>
  411eb4:	mov	w1, w0
  411eb8:	mov	w0, #0x64                  	// #100
  411ebc:	mul	w19, w1, w0
  411ec0:	ldr	x0, [sp, #40]
  411ec4:	bl	41177c <printf@plt+0xfb1c>
  411ec8:	lsr	w1, w0, #31
  411ecc:	add	w0, w1, w0
  411ed0:	asr	w0, w0, #1
  411ed4:	add	w19, w19, w0
  411ed8:	ldr	x0, [sp, #40]
  411edc:	bl	41177c <printf@plt+0xfb1c>
  411ee0:	sdiv	w19, w19, w0
  411ee4:	ldr	x0, [sp, #64]
  411ee8:	ldr	w1, [x0]
  411eec:	mov	w0, #0x64                  	// #100
  411ef0:	mul	w20, w1, w0
  411ef4:	ldr	x0, [sp, #40]
  411ef8:	bl	41177c <printf@plt+0xfb1c>
  411efc:	lsr	w1, w0, #31
  411f00:	add	w0, w1, w0
  411f04:	asr	w0, w0, #1
  411f08:	add	w20, w20, w0
  411f0c:	ldr	x0, [sp, #40]
  411f10:	bl	41177c <printf@plt+0xfb1c>
  411f14:	sdiv	w0, w20, w0
  411f18:	sub	w0, w19, w0
  411f1c:	str	w0, [sp, #60]
  411f20:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411f24:	add	x2, x0, #0x138
  411f28:	ldr	w1, [sp, #60]
  411f2c:	ldr	x0, [sp, #40]
  411f30:	bl	411c74 <printf@plt+0x10014>
  411f34:	ldr	x1, [sp, #64]
  411f38:	ldr	x0, [sp, #40]
  411f3c:	bl	4126d8 <printf@plt+0x10a78>
  411f40:	mov	w1, w0
  411f44:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411f48:	add	x2, x0, #0x138
  411f4c:	ldr	x0, [sp, #40]
  411f50:	bl	411c74 <printf@plt+0x10014>
  411f54:	ldr	x0, [sp, #64]
  411f58:	ldr	x0, [x0, #16]
  411f5c:	str	x0, [sp, #64]
  411f60:	b	411e98 <printf@plt+0x10238>
  411f64:	ldr	x1, [sp, #64]
  411f68:	ldr	x0, [sp, #40]
  411f6c:	bl	411988 <printf@plt+0xfd28>
  411f70:	mov	w1, w0
  411f74:	mov	w0, #0x64                  	// #100
  411f78:	mul	w19, w1, w0
  411f7c:	ldr	x0, [sp, #40]
  411f80:	bl	41177c <printf@plt+0xfb1c>
  411f84:	lsr	w1, w0, #31
  411f88:	add	w0, w1, w0
  411f8c:	asr	w0, w0, #1
  411f90:	add	w19, w19, w0
  411f94:	ldr	x0, [sp, #40]
  411f98:	bl	41177c <printf@plt+0xfb1c>
  411f9c:	sdiv	w19, w19, w0
  411fa0:	ldr	x0, [sp, #64]
  411fa4:	ldr	w1, [x0]
  411fa8:	mov	w0, #0x64                  	// #100
  411fac:	mul	w20, w1, w0
  411fb0:	ldr	x0, [sp, #40]
  411fb4:	bl	41177c <printf@plt+0xfb1c>
  411fb8:	lsr	w1, w0, #31
  411fbc:	add	w0, w1, w0
  411fc0:	asr	w0, w0, #1
  411fc4:	add	w20, w20, w0
  411fc8:	ldr	x0, [sp, #40]
  411fcc:	bl	41177c <printf@plt+0xfb1c>
  411fd0:	sdiv	w0, w20, w0
  411fd4:	sub	w0, w19, w0
  411fd8:	str	w0, [sp, #60]
  411fdc:	ldr	x0, [sp, #64]
  411fe0:	ldrb	w0, [x0, #12]
  411fe4:	cmp	w0, #0x43
  411fe8:	b.eq	411ff8 <printf@plt+0x10398>  // b.none
  411fec:	cmp	w0, #0x52
  411ff0:	b.eq	412010 <printf@plt+0x103b0>  // b.none
  411ff4:	b	412028 <printf@plt+0x103c8>
  411ff8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  411ffc:	add	x2, x0, #0x140
  412000:	ldr	w1, [sp, #60]
  412004:	ldr	x0, [sp, #40]
  412008:	bl	411c74 <printf@plt+0x10014>
  41200c:	b	41203c <printf@plt+0x103dc>
  412010:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412014:	add	x2, x0, #0x150
  412018:	ldr	w1, [sp, #60]
  41201c:	ldr	x0, [sp, #40]
  412020:	bl	411c74 <printf@plt+0x10014>
  412024:	b	41203c <printf@plt+0x103dc>
  412028:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41202c:	add	x2, x0, #0x48
  412030:	ldr	w1, [sp, #60]
  412034:	ldr	x0, [sp, #40]
  412038:	bl	411c74 <printf@plt+0x10014>
  41203c:	ldr	x0, [sp, #40]
  412040:	ldr	x1, [sp, #64]
  412044:	str	x1, [x0, #32]
  412048:	nop
  41204c:	ldp	x19, x20, [sp, #16]
  412050:	ldp	x29, x30, [sp], #80
  412054:	ret
  412058:	stp	x29, x30, [sp, #-48]!
  41205c:	mov	x29, sp
  412060:	str	x0, [sp, #24]
  412064:	str	wzr, [sp, #44]
  412068:	ldr	x0, [sp, #24]
  41206c:	ldr	x0, [x0, #32]
  412070:	cmp	x0, #0x0
  412074:	b.eq	412114 <printf@plt+0x104b4>  // b.none
  412078:	ldr	x0, [sp, #24]
  41207c:	ldr	x0, [x0, #32]
  412080:	ldr	x0, [x0, #16]
  412084:	str	x0, [sp, #32]
  412088:	ldr	x0, [sp, #32]
  41208c:	cmp	x0, #0x0
  412090:	b.eq	4120b0 <printf@plt+0x10450>  // b.none
  412094:	ldr	x0, [sp, #32]
  412098:	ldr	w0, [x0, #8]
  41209c:	str	w0, [sp, #44]
  4120a0:	ldr	x0, [sp, #32]
  4120a4:	ldr	x0, [x0, #16]
  4120a8:	str	x0, [sp, #32]
  4120ac:	b	412088 <printf@plt+0x10428>
  4120b0:	ldr	w0, [sp, #44]
  4120b4:	cmp	w0, #0x0
  4120b8:	b.le	4120c8 <printf@plt+0x10468>
  4120bc:	ldr	w1, [sp, #44]
  4120c0:	ldr	x0, [sp, #24]
  4120c4:	bl	411d54 <printf@plt+0x100f4>
  4120c8:	ldr	x0, [sp, #24]
  4120cc:	ldr	x0, [x0, #32]
  4120d0:	cmp	x0, #0x0
  4120d4:	b.eq	4120f8 <printf@plt+0x10498>  // b.none
  4120d8:	ldr	x0, [sp, #24]
  4120dc:	ldr	x2, [x0, #8]
  4120e0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4120e4:	add	x1, x0, #0x130
  4120e8:	mov	x0, x2
  4120ec:	bl	4157c4 <printf@plt+0x13b64>
  4120f0:	ldr	x0, [sp, #24]
  4120f4:	str	xzr, [x0, #32]
  4120f8:	ldr	x0, [sp, #24]
  4120fc:	ldr	x2, [x0, #8]
  412100:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412104:	add	x1, x0, #0x160
  412108:	mov	x0, x2
  41210c:	bl	4157c4 <printf@plt+0x13b64>
  412110:	bl	415640 <printf@plt+0x139e0>
  412114:	nop
  412118:	ldp	x29, x30, [sp], #48
  41211c:	ret
  412120:	stp	x29, x30, [sp, #-32]!
  412124:	mov	x29, sp
  412128:	str	x0, [sp, #24]
  41212c:	ldr	x0, [sp, #24]
  412130:	bl	412058 <printf@plt+0x103f8>
  412134:	ldr	x0, [sp, #24]
  412138:	ldr	x2, [x0, #8]
  41213c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412140:	add	x1, x0, #0x50
  412144:	mov	x0, x2
  412148:	bl	4157c4 <printf@plt+0x13b64>
  41214c:	ldr	x0, [sp, #24]
  412150:	ldr	w0, [x0, #40]
  412154:	cmp	w0, #0x0
  412158:	b.eq	4121a4 <printf@plt+0x10544>  // b.none
  41215c:	ldr	x0, [sp, #24]
  412160:	ldr	x2, [x0, #8]
  412164:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412168:	add	x1, x0, #0x70
  41216c:	mov	x0, x2
  412170:	bl	4157c4 <printf@plt+0x13b64>
  412174:	ldr	x0, [sp, #24]
  412178:	ldr	x2, [x0, #8]
  41217c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412180:	add	x1, x0, #0x88
  412184:	mov	x0, x2
  412188:	bl	4157c4 <printf@plt+0x13b64>
  41218c:	ldr	x0, [sp, #24]
  412190:	ldr	x2, [x0, #8]
  412194:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412198:	add	x1, x0, #0x90
  41219c:	mov	x0, x2
  4121a0:	bl	4157c4 <printf@plt+0x13b64>
  4121a4:	ldr	x0, [sp, #24]
  4121a8:	ldr	x2, [x0, #8]
  4121ac:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4121b0:	add	x1, x0, #0x48
  4121b4:	mov	x0, x2
  4121b8:	bl	4157c4 <printf@plt+0x13b64>
  4121bc:	bl	415640 <printf@plt+0x139e0>
  4121c0:	ldr	x0, [sp, #24]
  4121c4:	str	wzr, [x0, #40]
  4121c8:	ldr	x0, [sp, #24]
  4121cc:	str	xzr, [x0, #32]
  4121d0:	nop
  4121d4:	ldp	x29, x30, [sp], #32
  4121d8:	ret
  4121dc:	stp	x29, x30, [sp, #-32]!
  4121e0:	mov	x29, sp
  4121e4:	str	x0, [sp, #24]
  4121e8:	ldr	x0, [sp, #24]
  4121ec:	bl	412058 <printf@plt+0x103f8>
  4121f0:	ldr	x0, [sp, #24]
  4121f4:	ldr	x2, [x0, #8]
  4121f8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4121fc:	add	x1, x0, #0x168
  412200:	mov	x0, x2
  412204:	bl	4157c4 <printf@plt+0x13b64>
  412208:	nop
  41220c:	ldp	x29, x30, [sp], #32
  412210:	ret
  412214:	stp	x29, x30, [sp, #-64]!
  412218:	mov	x29, sp
  41221c:	str	x0, [sp, #40]
  412220:	str	w1, [sp, #36]
  412224:	str	w2, [sp, #32]
  412228:	str	w3, [sp, #28]
  41222c:	strb	w4, [sp, #27]
  412230:	ldr	w1, [sp, #36]
  412234:	ldr	x0, [sp, #40]
  412238:	bl	41228c <printf@plt+0x1062c>
  41223c:	str	x0, [sp, #56]
  412240:	ldr	x0, [sp, #56]
  412244:	cmp	x0, #0x0
  412248:	b.ne	412268 <printf@plt+0x10608>  // b.any
  41224c:	ldrb	w4, [sp, #27]
  412250:	ldr	w3, [sp, #28]
  412254:	ldr	w2, [sp, #32]
  412258:	ldr	w1, [sp, #36]
  41225c:	ldr	x0, [sp, #40]
  412260:	bl	412308 <printf@plt+0x106a8>
  412264:	b	412284 <printf@plt+0x10624>
  412268:	ldrb	w4, [sp, #27]
  41226c:	ldr	w3, [sp, #28]
  412270:	ldr	w2, [sp, #32]
  412274:	ldr	x1, [sp, #56]
  412278:	ldr	x0, [sp, #40]
  41227c:	bl	4124f0 <printf@plt+0x10890>
  412280:	nop
  412284:	ldp	x29, x30, [sp], #64
  412288:	ret
  41228c:	sub	sp, sp, #0x20
  412290:	str	x0, [sp, #8]
  412294:	str	w1, [sp, #4]
  412298:	ldr	x0, [sp, #8]
  41229c:	ldr	x0, [x0, #16]
  4122a0:	str	x0, [sp, #24]
  4122a4:	ldr	x0, [sp, #24]
  4122a8:	cmp	x0, #0x0
  4122ac:	b.eq	4122d4 <printf@plt+0x10674>  // b.none
  4122b0:	ldr	x0, [sp, #24]
  4122b4:	ldr	w0, [x0, #8]
  4122b8:	ldr	w1, [sp, #4]
  4122bc:	cmp	w1, w0
  4122c0:	b.eq	4122d4 <printf@plt+0x10674>  // b.none
  4122c4:	ldr	x0, [sp, #24]
  4122c8:	ldr	x0, [x0, #16]
  4122cc:	str	x0, [sp, #24]
  4122d0:	b	4122a4 <printf@plt+0x10644>
  4122d4:	ldr	x0, [sp, #24]
  4122d8:	cmp	x0, #0x0
  4122dc:	b.eq	4122fc <printf@plt+0x1069c>  // b.none
  4122e0:	ldr	x0, [sp, #24]
  4122e4:	ldr	w0, [x0, #8]
  4122e8:	ldr	w1, [sp, #4]
  4122ec:	cmp	w1, w0
  4122f0:	b.ne	4122fc <printf@plt+0x1069c>  // b.any
  4122f4:	ldr	x0, [sp, #24]
  4122f8:	b	412300 <printf@plt+0x106a0>
  4122fc:	mov	x0, #0x0                   	// #0
  412300:	add	sp, sp, #0x20
  412304:	ret
  412308:	stp	x29, x30, [sp, #-80]!
  41230c:	mov	x29, sp
  412310:	str	x0, [sp, #40]
  412314:	str	w1, [sp, #36]
  412318:	str	w2, [sp, #32]
  41231c:	str	w3, [sp, #28]
  412320:	strb	w4, [sp, #27]
  412324:	ldr	x0, [sp, #40]
  412328:	ldr	x0, [x0, #16]
  41232c:	str	x0, [sp, #72]
  412330:	ldr	x0, [sp, #40]
  412334:	ldr	x0, [x0, #16]
  412338:	str	x0, [sp, #64]
  41233c:	str	xzr, [sp, #56]
  412340:	ldr	x0, [sp, #72]
  412344:	cmp	x0, #0x0
  412348:	b.eq	412378 <printf@plt+0x10718>  // b.none
  41234c:	ldr	x0, [sp, #72]
  412350:	ldr	w0, [x0, #8]
  412354:	ldr	w1, [sp, #36]
  412358:	cmp	w1, w0
  41235c:	b.le	412378 <printf@plt+0x10718>
  412360:	ldr	x0, [sp, #72]
  412364:	str	x0, [sp, #64]
  412368:	ldr	x0, [sp, #72]
  41236c:	ldr	x0, [x0, #16]
  412370:	str	x0, [sp, #72]
  412374:	b	412340 <printf@plt+0x106e0>
  412378:	ldr	x0, [sp, #64]
  41237c:	cmp	x0, #0x0
  412380:	b.eq	4123b4 <printf@plt+0x10754>  // b.none
  412384:	ldr	x0, [sp, #64]
  412388:	ldr	w0, [x0, #8]
  41238c:	ldr	w1, [sp, #36]
  412390:	cmp	w1, w0
  412394:	b.ge	4123b4 <printf@plt+0x10754>  // b.tcont
  412398:	ldr	x0, [sp, #64]
  41239c:	ldr	w0, [x0]
  4123a0:	ldr	w1, [sp, #28]
  4123a4:	cmp	w1, w0
  4123a8:	b.le	4123b4 <printf@plt+0x10754>
  4123ac:	mov	w0, #0x0                   	// #0
  4123b0:	b	4124e8 <printf@plt+0x10888>
  4123b4:	str	xzr, [sp, #64]
  4123b8:	ldr	x0, [sp, #40]
  4123bc:	ldr	x0, [x0, #16]
  4123c0:	str	x0, [sp, #72]
  4123c4:	ldr	x0, [sp, #72]
  4123c8:	cmp	x0, #0x0
  4123cc:	b.eq	4123fc <printf@plt+0x1079c>  // b.none
  4123d0:	ldr	x0, [sp, #72]
  4123d4:	ldr	w0, [x0, #8]
  4123d8:	ldr	w1, [sp, #36]
  4123dc:	cmp	w1, w0
  4123e0:	b.le	4123fc <printf@plt+0x1079c>
  4123e4:	ldr	x0, [sp, #72]
  4123e8:	str	x0, [sp, #64]
  4123ec:	ldr	x0, [sp, #72]
  4123f0:	ldr	x0, [x0, #16]
  4123f4:	str	x0, [sp, #72]
  4123f8:	b	4123c4 <printf@plt+0x10764>
  4123fc:	ldr	x0, [sp, #64]
  412400:	cmp	x0, #0x0
  412404:	b.eq	412424 <printf@plt+0x107c4>  // b.none
  412408:	ldr	x0, [sp, #64]
  41240c:	ldr	w0, [x0, #4]
  412410:	ldr	w1, [sp, #32]
  412414:	cmp	w1, w0
  412418:	b.ge	412424 <printf@plt+0x107c4>  // b.tcont
  41241c:	mov	w0, #0x0                   	// #0
  412420:	b	4124e8 <printf@plt+0x10888>
  412424:	ldr	x0, [sp, #64]
  412428:	cmp	x0, #0x0
  41242c:	b.eq	412460 <printf@plt+0x10800>  // b.none
  412430:	ldr	x0, [sp, #64]
  412434:	ldr	x0, [x0, #16]
  412438:	cmp	x0, #0x0
  41243c:	b.eq	412460 <printf@plt+0x10800>  // b.none
  412440:	ldr	x0, [sp, #64]
  412444:	ldr	x0, [x0, #16]
  412448:	ldr	w0, [x0]
  41244c:	ldr	w1, [sp, #28]
  412450:	cmp	w1, w0
  412454:	b.le	412460 <printf@plt+0x10800>
  412458:	mov	w0, #0x0                   	// #0
  41245c:	b	4124e8 <printf@plt+0x10888>
  412460:	mov	x0, #0x18                  	// #24
  412464:	bl	4246c4 <_Znwm@@Base>
  412468:	str	x0, [sp, #56]
  41246c:	ldr	x0, [sp, #64]
  412470:	cmp	x0, #0x0
  412474:	b.ne	412498 <printf@plt+0x10838>  // b.any
  412478:	ldr	x0, [sp, #40]
  41247c:	ldr	x1, [x0, #16]
  412480:	ldr	x0, [sp, #56]
  412484:	str	x1, [x0, #16]
  412488:	ldr	x0, [sp, #40]
  41248c:	ldr	x1, [sp, #56]
  412490:	str	x1, [x0, #16]
  412494:	b	4124b4 <printf@plt+0x10854>
  412498:	ldr	x0, [sp, #64]
  41249c:	ldr	x1, [x0, #16]
  4124a0:	ldr	x0, [sp, #56]
  4124a4:	str	x1, [x0, #16]
  4124a8:	ldr	x0, [sp, #64]
  4124ac:	ldr	x1, [sp, #56]
  4124b0:	str	x1, [x0, #16]
  4124b4:	ldr	x0, [sp, #56]
  4124b8:	ldr	w1, [sp, #32]
  4124bc:	str	w1, [x0]
  4124c0:	ldr	x0, [sp, #56]
  4124c4:	ldr	w1, [sp, #28]
  4124c8:	str	w1, [x0, #4]
  4124cc:	ldr	x0, [sp, #56]
  4124d0:	ldr	w1, [sp, #36]
  4124d4:	str	w1, [x0, #8]
  4124d8:	ldr	x0, [sp, #56]
  4124dc:	ldrb	w1, [sp, #27]
  4124e0:	strb	w1, [x0, #12]
  4124e4:	mov	w0, #0x1                   	// #1
  4124e8:	ldp	x29, x30, [sp], #80
  4124ec:	ret
  4124f0:	sub	sp, sp, #0x30
  4124f4:	str	x0, [sp, #24]
  4124f8:	str	x1, [sp, #16]
  4124fc:	str	w2, [sp, #12]
  412500:	str	w3, [sp, #8]
  412504:	strb	w4, [sp, #7]
  412508:	ldr	x0, [sp, #24]
  41250c:	ldr	x0, [x0, #16]
  412510:	str	x0, [sp, #40]
  412514:	ldr	x0, [sp, #40]
  412518:	cmp	x0, #0x0
  41251c:	b.eq	412544 <printf@plt+0x108e4>  // b.none
  412520:	ldr	x0, [sp, #40]
  412524:	ldr	x0, [x0, #16]
  412528:	ldr	x1, [sp, #16]
  41252c:	cmp	x1, x0
  412530:	b.eq	412544 <printf@plt+0x108e4>  // b.none
  412534:	ldr	x0, [sp, #40]
  412538:	ldr	x0, [x0, #16]
  41253c:	str	x0, [sp, #40]
  412540:	b	412514 <printf@plt+0x108b4>
  412544:	ldr	x0, [sp, #40]
  412548:	cmp	x0, #0x0
  41254c:	b.eq	41256c <printf@plt+0x1090c>  // b.none
  412550:	ldr	x0, [sp, #40]
  412554:	ldr	w0, [x0, #4]
  412558:	ldr	w1, [sp, #12]
  41255c:	cmp	w1, w0
  412560:	b.ge	41256c <printf@plt+0x1090c>  // b.tcont
  412564:	mov	w0, #0x0                   	// #0
  412568:	b	4125ec <printf@plt+0x1098c>
  41256c:	ldr	x0, [sp, #16]
  412570:	ldr	x0, [x0, #16]
  412574:	cmp	x0, #0x0
  412578:	b.eq	41259c <printf@plt+0x1093c>  // b.none
  41257c:	ldr	x0, [sp, #16]
  412580:	ldr	x0, [x0, #16]
  412584:	ldr	w0, [x0]
  412588:	ldr	w1, [sp, #8]
  41258c:	cmp	w1, w0
  412590:	b.le	41259c <printf@plt+0x1093c>
  412594:	mov	w0, #0x0                   	// #0
  412598:	b	4125ec <printf@plt+0x1098c>
  41259c:	ldr	x0, [sp, #16]
  4125a0:	ldr	w0, [x0]
  4125a4:	ldr	w1, [sp, #12]
  4125a8:	cmp	w1, w0
  4125ac:	b.ge	4125bc <printf@plt+0x1095c>  // b.tcont
  4125b0:	ldr	x0, [sp, #16]
  4125b4:	ldr	w1, [sp, #12]
  4125b8:	str	w1, [x0]
  4125bc:	ldr	x0, [sp, #16]
  4125c0:	ldr	w0, [x0, #4]
  4125c4:	ldr	w1, [sp, #8]
  4125c8:	cmp	w1, w0
  4125cc:	b.le	4125dc <printf@plt+0x1097c>
  4125d0:	ldr	x0, [sp, #16]
  4125d4:	ldr	w1, [sp, #8]
  4125d8:	str	w1, [x0, #4]
  4125dc:	ldr	x0, [sp, #16]
  4125e0:	ldrb	w1, [sp, #7]
  4125e4:	strb	w1, [x0, #12]
  4125e8:	mov	w0, #0x1                   	// #1
  4125ec:	add	sp, sp, #0x30
  4125f0:	ret
  4125f4:	stp	x29, x30, [sp, #-32]!
  4125f8:	mov	x29, sp
  4125fc:	str	x0, [sp, #24]
  412600:	str	w1, [sp, #20]
  412604:	ldr	x0, [sp, #24]
  412608:	ldr	x0, [x0]
  41260c:	ldr	w1, [sp, #20]
  412610:	bl	411338 <printf@plt+0xf6d8>
  412614:	add	w0, w0, #0x1
  412618:	ldp	x29, x30, [sp], #32
  41261c:	ret
  412620:	sub	sp, sp, #0x20
  412624:	str	x0, [sp, #8]
  412628:	str	w1, [sp, #4]
  41262c:	str	wzr, [sp, #28]
  412630:	ldr	x0, [sp, #8]
  412634:	ldr	x0, [x0, #16]
  412638:	str	x0, [sp, #16]
  41263c:	ldr	x0, [sp, #16]
  412640:	cmp	x0, #0x0
  412644:	b.eq	412680 <printf@plt+0x10a20>  // b.none
  412648:	ldr	x0, [sp, #16]
  41264c:	ldr	w0, [x0]
  412650:	ldr	w1, [sp, #4]
  412654:	cmp	w1, w0
  412658:	b.ge	412664 <printf@plt+0x10a04>  // b.tcont
  41265c:	ldr	w0, [sp, #28]
  412660:	b	412684 <printf@plt+0x10a24>
  412664:	ldr	x0, [sp, #16]
  412668:	ldr	w0, [x0, #8]
  41266c:	str	w0, [sp, #28]
  412670:	ldr	x0, [sp, #16]
  412674:	ldr	x0, [x0, #16]
  412678:	str	x0, [sp, #16]
  41267c:	b	41263c <printf@plt+0x109dc>
  412680:	ldr	w0, [sp, #28]
  412684:	add	sp, sp, #0x20
  412688:	ret
  41268c:	sub	sp, sp, #0x20
  412690:	str	x0, [sp, #8]
  412694:	str	wzr, [sp, #28]
  412698:	ldr	x0, [sp, #8]
  41269c:	ldr	x0, [x0, #16]
  4126a0:	str	x0, [sp, #16]
  4126a4:	ldr	x0, [sp, #16]
  4126a8:	cmp	x0, #0x0
  4126ac:	b.eq	4126cc <printf@plt+0x10a6c>  // b.none
  4126b0:	ldr	w0, [sp, #28]
  4126b4:	add	w0, w0, #0x1
  4126b8:	str	w0, [sp, #28]
  4126bc:	ldr	x0, [sp, #16]
  4126c0:	ldr	x0, [x0, #16]
  4126c4:	str	x0, [sp, #16]
  4126c8:	b	4126a4 <printf@plt+0x10a44>
  4126cc:	ldr	w0, [sp, #28]
  4126d0:	add	sp, sp, #0x20
  4126d4:	ret
  4126d8:	stp	x29, x30, [sp, #-48]!
  4126dc:	mov	x29, sp
  4126e0:	stp	x19, x20, [sp, #16]
  4126e4:	str	x0, [sp, #40]
  4126e8:	str	x1, [sp, #32]
  4126ec:	ldr	x0, [sp, #32]
  4126f0:	cmp	x0, #0x0
  4126f4:	b.eq	412718 <printf@plt+0x10ab8>  // b.none
  4126f8:	ldr	x0, [sp, #32]
  4126fc:	ldr	w0, [x0, #4]
  412700:	cmp	w0, #0x0
  412704:	b.le	412718 <printf@plt+0x10ab8>
  412708:	ldr	x0, [sp, #32]
  41270c:	ldr	x0, [x0, #16]
  412710:	cmp	x0, #0x0
  412714:	b.ne	412720 <printf@plt+0x10ac0>  // b.any
  412718:	mov	w0, #0x0                   	// #0
  41271c:	b	412790 <printf@plt+0x10b30>
  412720:	ldr	x0, [sp, #32]
  412724:	ldr	x0, [x0, #16]
  412728:	ldr	w1, [x0]
  41272c:	mov	w0, #0x64                  	// #100
  412730:	mul	w19, w1, w0
  412734:	ldr	x0, [sp, #40]
  412738:	bl	41177c <printf@plt+0xfb1c>
  41273c:	lsr	w1, w0, #31
  412740:	add	w0, w1, w0
  412744:	asr	w0, w0, #1
  412748:	add	w19, w19, w0
  41274c:	ldr	x0, [sp, #40]
  412750:	bl	41177c <printf@plt+0xfb1c>
  412754:	sdiv	w19, w19, w0
  412758:	ldr	x0, [sp, #32]
  41275c:	ldr	w1, [x0, #4]
  412760:	mov	w0, #0x64                  	// #100
  412764:	mul	w20, w1, w0
  412768:	ldr	x0, [sp, #40]
  41276c:	bl	41177c <printf@plt+0xfb1c>
  412770:	lsr	w1, w0, #31
  412774:	add	w0, w1, w0
  412778:	asr	w0, w0, #1
  41277c:	add	w20, w20, w0
  412780:	ldr	x0, [sp, #40]
  412784:	bl	41177c <printf@plt+0xfb1c>
  412788:	sdiv	w0, w20, w0
  41278c:	sub	w0, w19, w0
  412790:	ldp	x19, x20, [sp, #16]
  412794:	ldp	x29, x30, [sp], #48
  412798:	ret
  41279c:	stp	x29, x30, [sp, #-48]!
  4127a0:	mov	x29, sp
  4127a4:	str	x0, [sp, #24]
  4127a8:	str	wzr, [sp, #44]
  4127ac:	ldr	x0, [sp, #24]
  4127b0:	ldr	x0, [x0, #16]
  4127b4:	str	x0, [sp, #32]
  4127b8:	ldr	x0, [sp, #32]
  4127bc:	cmp	x0, #0x0
  4127c0:	b.eq	412800 <printf@plt+0x10ba0>  // b.none
  4127c4:	ldr	x1, [sp, #32]
  4127c8:	ldr	x0, [sp, #24]
  4127cc:	bl	4126d8 <printf@plt+0x10a78>
  4127d0:	cmp	w0, #0x0
  4127d4:	cset	w0, ne  // ne = any
  4127d8:	and	w0, w0, #0xff
  4127dc:	cmp	w0, #0x0
  4127e0:	b.eq	4127f0 <printf@plt+0x10b90>  // b.none
  4127e4:	ldr	w0, [sp, #44]
  4127e8:	add	w0, w0, #0x1
  4127ec:	str	w0, [sp, #44]
  4127f0:	ldr	x0, [sp, #32]
  4127f4:	ldr	x0, [x0, #16]
  4127f8:	str	x0, [sp, #32]
  4127fc:	b	4127b8 <printf@plt+0x10b58>
  412800:	ldr	w0, [sp, #44]
  412804:	ldp	x29, x30, [sp], #48
  412808:	ret
  41280c:	stp	x29, x30, [sp, #-32]!
  412810:	mov	x29, sp
  412814:	str	x0, [sp, #24]
  412818:	str	w1, [sp, #20]
  41281c:	ldr	x0, [sp, #24]
  412820:	ldr	x0, [x0]
  412824:	ldr	w1, [sp, #20]
  412828:	bl	4113a4 <printf@plt+0xf744>
  41282c:	ldp	x29, x30, [sp], #32
  412830:	ret
  412834:	stp	x29, x30, [sp, #-32]!
  412838:	mov	x29, sp
  41283c:	str	x0, [sp, #24]
  412840:	str	w1, [sp, #20]
  412844:	ldr	x0, [sp, #24]
  412848:	ldr	x0, [x0]
  41284c:	ldr	w1, [sp, #20]
  412850:	bl	411420 <printf@plt+0xf7c0>
  412854:	and	w0, w0, #0xff
  412858:	ldp	x29, x30, [sp], #32
  41285c:	ret
  412860:	stp	x29, x30, [sp, #-48]!
  412864:	mov	x29, sp
  412868:	str	x0, [sp, #24]
  41286c:	ldr	x0, [sp, #24]
  412870:	ldr	x0, [x0, #16]
  412874:	cmp	x0, #0x0
  412878:	b.eq	4128d4 <printf@plt+0x10c74>  // b.none
  41287c:	ldr	x0, [sp, #24]
  412880:	ldr	x0, [x0, #16]
  412884:	str	x0, [sp, #40]
  412888:	ldr	x0, [sp, #40]
  41288c:	cmp	x0, #0x0
  412890:	b.eq	4128e0 <printf@plt+0x10c80>  // b.none
  412894:	ldr	x0, [sp, #40]
  412898:	ldr	w1, [x0, #8]
  41289c:	ldr	x0, [sp, #40]
  4128a0:	ldr	w2, [x0]
  4128a4:	ldr	x0, [sp, #40]
  4128a8:	ldr	w3, [x0, #4]
  4128ac:	ldr	x0, [sp, #40]
  4128b0:	ldrb	w0, [x0, #12]
  4128b4:	mov	w4, w0
  4128b8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4128bc:	add	x0, x0, #0x178
  4128c0:	bl	401c60 <printf@plt>
  4128c4:	ldr	x0, [sp, #40]
  4128c8:	ldr	x0, [x0, #16]
  4128cc:	str	x0, [sp, #40]
  4128d0:	b	412888 <printf@plt+0x10c28>
  4128d4:	ldr	x0, [sp, #24]
  4128d8:	ldr	x0, [x0]
  4128dc:	bl	41149c <printf@plt+0xf83c>
  4128e0:	nop
  4128e4:	ldp	x29, x30, [sp], #48
  4128e8:	ret
  4128ec:	stp	x29, x30, [sp, #-64]!
  4128f0:	mov	x29, sp
  4128f4:	stp	x19, x20, [sp, #16]
  4128f8:	str	x0, [sp, #56]
  4128fc:	str	x1, [sp, #48]
  412900:	str	w2, [sp, #44]
  412904:	str	w3, [sp, #40]
  412908:	str	w4, [sp, #36]
  41290c:	mov	x0, #0x30                  	// #48
  412910:	bl	4246c4 <_Znwm@@Base>
  412914:	mov	x19, x0
  412918:	ldr	w2, [sp, #36]
  41291c:	ldr	x1, [sp, #48]
  412920:	mov	x0, x19
  412924:	bl	41150c <printf@plt+0xf8ac>
  412928:	ldr	x0, [sp, #56]
  41292c:	str	x19, [x0, #16]
  412930:	ldr	x0, [sp, #56]
  412934:	ldr	x5, [x0, #16]
  412938:	ldr	w1, [sp, #44]
  41293c:	ldr	w0, [sp, #40]
  412940:	add	w0, w1, w0
  412944:	mov	w4, #0x4c                  	// #76
  412948:	ldr	w3, [sp, #36]
  41294c:	mov	w2, w0
  412950:	mov	w1, #0x1                   	// #1
  412954:	mov	x0, x5
  412958:	bl	412214 <printf@plt+0x105b4>
  41295c:	ldr	x0, [sp, #56]
  412960:	ldr	x0, [x0, #16]
  412964:	ldr	w1, [sp, #40]
  412968:	bl	4117c0 <printf@plt+0xfb60>
  41296c:	ldr	x0, [sp, #56]
  412970:	ldr	w1, [sp, #44]
  412974:	str	w1, [x0, #12]
  412978:	ldr	x0, [sp, #56]
  41297c:	ldr	w1, [sp, #40]
  412980:	str	w1, [x0, #4]
  412984:	ldr	x0, [sp, #56]
  412988:	ldr	w1, [sp, #36]
  41298c:	str	w1, [x0, #8]
  412990:	b	4129ac <printf@plt+0x10d4c>
  412994:	mov	x20, x0
  412998:	mov	x1, #0x30                  	// #48
  41299c:	mov	x0, x19
  4129a0:	bl	424780 <_ZdlPvm@@Base>
  4129a4:	mov	x0, x20
  4129a8:	bl	401be0 <_Unwind_Resume@plt>
  4129ac:	ldp	x19, x20, [sp, #16]
  4129b0:	ldp	x29, x30, [sp], #64
  4129b4:	ret
  4129b8:	stp	x29, x30, [sp, #-48]!
  4129bc:	mov	x29, sp
  4129c0:	str	x19, [sp, #16]
  4129c4:	str	x0, [sp, #40]
  4129c8:	ldr	x0, [sp, #40]
  4129cc:	bl	412ba8 <printf@plt+0x10f48>
  4129d0:	ldr	x0, [sp, #40]
  4129d4:	ldr	x19, [x0, #16]
  4129d8:	cmp	x19, #0x0
  4129dc:	b.eq	4129f4 <printf@plt+0x10d94>  // b.none
  4129e0:	mov	x0, x19
  4129e4:	bl	411580 <printf@plt+0xf920>
  4129e8:	mov	x1, #0x30                  	// #48
  4129ec:	mov	x0, x19
  4129f0:	bl	424780 <_ZdlPvm@@Base>
  4129f4:	nop
  4129f8:	ldr	x19, [sp, #16]
  4129fc:	ldp	x29, x30, [sp], #48
  412a00:	ret
  412a04:	stp	x29, x30, [sp, #-32]!
  412a08:	mov	x29, sp
  412a0c:	str	x0, [sp, #24]
  412a10:	str	w1, [sp, #20]
  412a14:	ldr	x0, [sp, #24]
  412a18:	ldr	w1, [x0, #12]
  412a1c:	ldr	x0, [sp, #24]
  412a20:	ldr	w0, [x0, #4]
  412a24:	add	w0, w1, w0
  412a28:	cmp	w0, #0x0
  412a2c:	b.ne	412a94 <printf@plt+0x10e34>  // b.any
  412a30:	ldr	w0, [sp, #20]
  412a34:	cmp	w0, #0x0
  412a38:	b.eq	412b9c <printf@plt+0x10f3c>  // b.none
  412a3c:	ldr	x0, [sp, #24]
  412a40:	ldr	x0, [x0, #16]
  412a44:	ldr	x2, [x0, #8]
  412a48:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412a4c:	add	x1, x0, #0x70
  412a50:	mov	x0, x2
  412a54:	bl	4157c4 <printf@plt+0x13b64>
  412a58:	ldr	x0, [sp, #24]
  412a5c:	ldr	x0, [x0, #16]
  412a60:	ldr	x2, [x0, #8]
  412a64:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412a68:	add	x1, x0, #0x88
  412a6c:	mov	x0, x2
  412a70:	bl	4157c4 <printf@plt+0x13b64>
  412a74:	ldr	x0, [sp, #24]
  412a78:	ldr	x0, [x0, #16]
  412a7c:	ldr	x2, [x0, #8]
  412a80:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412a84:	add	x1, x0, #0x90
  412a88:	mov	x0, x2
  412a8c:	bl	4157c4 <printf@plt+0x13b64>
  412a90:	b	412b9c <printf@plt+0x10f3c>
  412a94:	ldr	x0, [sp, #24]
  412a98:	ldr	x0, [x0, #16]
  412a9c:	ldr	x2, [x0, #8]
  412aa0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412aa4:	add	x1, x0, #0x190
  412aa8:	mov	x0, x2
  412aac:	bl	4157c4 <printf@plt+0x13b64>
  412ab0:	mov	x3, x0
  412ab4:	ldr	x0, [sp, #24]
  412ab8:	ldr	w1, [x0, #12]
  412abc:	ldr	x0, [sp, #24]
  412ac0:	ldr	w0, [x0, #4]
  412ac4:	add	w1, w1, w0
  412ac8:	mov	w0, #0x64                  	// #100
  412acc:	mul	w1, w1, w0
  412ad0:	ldr	x0, [sp, #24]
  412ad4:	ldr	w0, [x0, #8]
  412ad8:	lsr	w2, w0, #31
  412adc:	add	w0, w2, w0
  412ae0:	asr	w0, w0, #1
  412ae4:	add	w1, w1, w0
  412ae8:	ldr	x0, [sp, #24]
  412aec:	ldr	w0, [x0, #8]
  412af0:	sdiv	w1, w1, w0
  412af4:	ldr	x0, [sp, #24]
  412af8:	ldr	w0, [x0, #8]
  412afc:	lsr	w2, w0, #31
  412b00:	add	w0, w2, w0
  412b04:	asr	w0, w0, #1
  412b08:	mov	w2, w0
  412b0c:	ldr	x0, [sp, #24]
  412b10:	ldr	w0, [x0, #8]
  412b14:	sdiv	w0, w2, w0
  412b18:	sub	w0, w1, w0
  412b1c:	mov	w1, w0
  412b20:	mov	x0, x3
  412b24:	bl	415858 <printf@plt+0x13bf8>
  412b28:	mov	x2, x0
  412b2c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412b30:	add	x1, x0, #0x1a8
  412b34:	mov	x0, x2
  412b38:	bl	4157c4 <printf@plt+0x13b64>
  412b3c:	ldr	w0, [sp, #20]
  412b40:	cmp	w0, #0x0
  412b44:	b.eq	412b80 <printf@plt+0x10f20>  // b.none
  412b48:	ldr	x0, [sp, #24]
  412b4c:	ldr	x0, [x0, #16]
  412b50:	ldr	x2, [x0, #8]
  412b54:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412b58:	add	x1, x0, #0x1b0
  412b5c:	mov	x0, x2
  412b60:	bl	4157c4 <printf@plt+0x13b64>
  412b64:	ldr	x0, [sp, #24]
  412b68:	ldr	x0, [x0, #16]
  412b6c:	ldr	x2, [x0, #8]
  412b70:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412b74:	add	x1, x0, #0x88
  412b78:	mov	x0, x2
  412b7c:	bl	4157c4 <printf@plt+0x13b64>
  412b80:	ldr	x0, [sp, #24]
  412b84:	ldr	x0, [x0, #16]
  412b88:	ldr	x2, [x0, #8]
  412b8c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412b90:	add	x1, x0, #0x90
  412b94:	mov	x0, x2
  412b98:	bl	4157c4 <printf@plt+0x13b64>
  412b9c:	nop
  412ba0:	ldp	x29, x30, [sp], #32
  412ba4:	ret
  412ba8:	sub	sp, sp, #0x10
  412bac:	str	x0, [sp, #8]
  412bb0:	nop
  412bb4:	add	sp, sp, #0x10
  412bb8:	ret
  412bbc:	sub	sp, sp, #0x20
  412bc0:	str	x0, [sp, #24]
  412bc4:	str	x1, [sp, #16]
  412bc8:	str	x2, [sp, #8]
  412bcc:	str	x3, [sp]
  412bd0:	ldr	x0, [sp, #24]
  412bd4:	ldr	w1, [x0, #12]
  412bd8:	ldr	x0, [sp, #16]
  412bdc:	str	w1, [x0]
  412be0:	ldr	x0, [sp, #24]
  412be4:	ldr	w1, [x0, #4]
  412be8:	ldr	x0, [sp, #8]
  412bec:	str	w1, [x0]
  412bf0:	ldr	x0, [sp, #24]
  412bf4:	ldr	w1, [x0, #8]
  412bf8:	ldr	x0, [sp]
  412bfc:	str	w1, [x0]
  412c00:	nop
  412c04:	add	sp, sp, #0x20
  412c08:	ret
  412c0c:	stp	x29, x30, [sp, #-32]!
  412c10:	mov	x29, sp
  412c14:	str	w0, [sp, #28]
  412c18:	str	w1, [sp, #24]
  412c1c:	ldr	w0, [sp, #28]
  412c20:	cmp	w0, #0x1
  412c24:	b.ne	412c44 <printf@plt+0x10fe4>  // b.any
  412c28:	ldr	w1, [sp, #24]
  412c2c:	mov	w0, #0xffff                	// #65535
  412c30:	cmp	w1, w0
  412c34:	b.ne	412c44 <printf@plt+0x10fe4>  // b.any
  412c38:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  412c3c:	add	x0, x0, #0xfa0
  412c40:	bl	41b250 <printf@plt+0x195f0>
  412c44:	nop
  412c48:	ldp	x29, x30, [sp], #32
  412c4c:	ret
  412c50:	stp	x29, x30, [sp, #-16]!
  412c54:	mov	x29, sp
  412c58:	mov	w1, #0xffff                	// #65535
  412c5c:	mov	w0, #0x1                   	// #1
  412c60:	bl	412c0c <printf@plt+0x10fac>
  412c64:	ldp	x29, x30, [sp], #16
  412c68:	ret
  412c6c:	sub	sp, sp, #0x20
  412c70:	str	x0, [sp, #24]
  412c74:	str	x1, [sp, #16]
  412c78:	str	w2, [sp, #12]
  412c7c:	ldr	x0, [sp, #24]
  412c80:	str	xzr, [x0]
  412c84:	ldr	x0, [sp, #24]
  412c88:	str	xzr, [x0, #8]
  412c8c:	ldr	x0, [sp, #24]
  412c90:	ldr	x1, [sp, #16]
  412c94:	str	x1, [x0, #16]
  412c98:	ldr	x0, [sp, #24]
  412c9c:	ldr	w1, [sp, #12]
  412ca0:	str	w1, [x0, #24]
  412ca4:	ldr	x0, [sp, #24]
  412ca8:	mov	w1, #0x1                   	// #1
  412cac:	str	w1, [x0, #28]
  412cb0:	ldr	x0, [sp, #24]
  412cb4:	mov	w1, #0xffffffff            	// #-1
  412cb8:	str	w1, [x0, #32]
  412cbc:	ldr	x0, [sp, #24]
  412cc0:	mov	w1, #0xffffffff            	// #-1
  412cc4:	str	w1, [x0, #36]
  412cc8:	ldr	x0, [sp, #24]
  412ccc:	mov	w1, #0xffffffff            	// #-1
  412cd0:	str	w1, [x0, #40]
  412cd4:	ldr	x0, [sp, #24]
  412cd8:	mov	w1, #0x1                   	// #1
  412cdc:	str	w1, [x0, #44]
  412ce0:	ldr	x0, [sp, #24]
  412ce4:	str	wzr, [x0, #48]
  412ce8:	nop
  412cec:	add	sp, sp, #0x20
  412cf0:	ret
  412cf4:	stp	x29, x30, [sp, #-32]!
  412cf8:	mov	x29, sp
  412cfc:	str	x0, [sp, #24]
  412d00:	ldr	x0, [sp, #24]
  412d04:	bl	413654 <printf@plt+0x119f4>
  412d08:	nop
  412d0c:	ldp	x29, x30, [sp], #32
  412d10:	ret
  412d14:	sub	sp, sp, #0x10
  412d18:	str	x0, [sp, #8]
  412d1c:	nop
  412d20:	add	sp, sp, #0x10
  412d24:	ret
  412d28:	stp	x29, x30, [sp, #-48]!
  412d2c:	mov	x29, sp
  412d30:	str	x19, [sp, #16]
  412d34:	str	x0, [sp, #40]
  412d38:	str	x1, [sp, #32]
  412d3c:	ldr	x0, [sp, #32]
  412d40:	ldr	w0, [x0]
  412d44:	cmp	w0, #0xa
  412d48:	b.eq	412fd8 <printf@plt+0x11378>  // b.none
  412d4c:	cmp	w0, #0xa
  412d50:	b.gt	413010 <printf@plt+0x113b0>
  412d54:	cmp	w0, #0x8
  412d58:	b.eq	412fa0 <printf@plt+0x11340>  // b.none
  412d5c:	cmp	w0, #0x8
  412d60:	b.gt	413010 <printf@plt+0x113b0>
  412d64:	cmp	w0, #0x7
  412d68:	b.eq	412f68 <printf@plt+0x11308>  // b.none
  412d6c:	cmp	w0, #0x7
  412d70:	b.gt	413010 <printf@plt+0x113b0>
  412d74:	cmp	w0, #0x6
  412d78:	b.eq	412ef4 <printf@plt+0x11294>  // b.none
  412d7c:	cmp	w0, #0x6
  412d80:	b.gt	413010 <printf@plt+0x113b0>
  412d84:	cmp	w0, #0x5
  412d88:	b.eq	412ed8 <printf@plt+0x11278>  // b.none
  412d8c:	cmp	w0, #0x5
  412d90:	b.gt	413010 <printf@plt+0x113b0>
  412d94:	cmp	w0, #0x4
  412d98:	b.eq	412ebc <printf@plt+0x1125c>  // b.none
  412d9c:	cmp	w0, #0x4
  412da0:	b.gt	413010 <printf@plt+0x113b0>
  412da4:	cmp	w0, #0x3
  412da8:	b.eq	412ea0 <printf@plt+0x11240>  // b.none
  412dac:	cmp	w0, #0x3
  412db0:	b.gt	413010 <printf@plt+0x113b0>
  412db4:	cmp	w0, #0x2
  412db8:	b.eq	412e10 <printf@plt+0x111b0>  // b.none
  412dbc:	cmp	w0, #0x2
  412dc0:	b.gt	413010 <printf@plt+0x113b0>
  412dc4:	cmp	w0, #0x0
  412dc8:	b.eq	412dd8 <printf@plt+0x11178>  // b.none
  412dcc:	cmp	w0, #0x1
  412dd0:	b.eq	412df4 <printf@plt+0x11194>  // b.none
  412dd4:	b	413010 <printf@plt+0x113b0>
  412dd8:	ldr	x0, [sp, #40]
  412ddc:	ldr	x2, [x0, #16]
  412de0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412de4:	add	x1, x0, #0x1c8
  412de8:	mov	x0, x2
  412dec:	bl	4157c4 <printf@plt+0x13b64>
  412df0:	b	41304c <printf@plt+0x113ec>
  412df4:	ldr	x0, [sp, #40]
  412df8:	ldr	x2, [x0, #16]
  412dfc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412e00:	add	x1, x0, #0x1d0
  412e04:	mov	x0, x2
  412e08:	bl	4157c4 <printf@plt+0x13b64>
  412e0c:	b	41304c <printf@plt+0x113ec>
  412e10:	ldr	x0, [sp, #32]
  412e14:	ldr	x0, [x0, #64]
  412e18:	cmp	x0, #0x0
  412e1c:	b.ne	412e3c <printf@plt+0x111dc>  // b.any
  412e20:	ldr	x0, [sp, #40]
  412e24:	ldr	x2, [x0, #16]
  412e28:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412e2c:	add	x1, x0, #0x1d8
  412e30:	mov	x0, x2
  412e34:	bl	4157c4 <printf@plt+0x13b64>
  412e38:	b	412e80 <printf@plt+0x11220>
  412e3c:	ldr	x0, [sp, #32]
  412e40:	ldr	x19, [x0, #64]
  412e44:	cmp	x19, #0x0
  412e48:	b.eq	412e60 <printf@plt+0x11200>  // b.none
  412e4c:	mov	x0, x19
  412e50:	bl	4129b8 <printf@plt+0x10d58>
  412e54:	mov	x1, #0x18                  	// #24
  412e58:	mov	x0, x19
  412e5c:	bl	424780 <_ZdlPvm@@Base>
  412e60:	ldr	x0, [sp, #32]
  412e64:	str	xzr, [x0, #64]
  412e68:	ldr	x0, [sp, #40]
  412e6c:	ldr	x2, [x0, #16]
  412e70:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412e74:	add	x1, x0, #0x1d8
  412e78:	mov	x0, x2
  412e7c:	bl	4157c4 <printf@plt+0x13b64>
  412e80:	ldr	x0, [sp, #40]
  412e84:	ldr	x0, [x0, #16]
  412e88:	mov	w1, #0x0                   	// #0
  412e8c:	bl	4158e0 <printf@plt+0x13c80>
  412e90:	ldr	x0, [sp, #40]
  412e94:	mov	w1, #0x1                   	// #1
  412e98:	str	w1, [x0, #44]
  412e9c:	b	41304c <printf@plt+0x113ec>
  412ea0:	ldr	x0, [sp, #40]
  412ea4:	ldr	x2, [x0, #16]
  412ea8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412eac:	add	x1, x0, #0x1e0
  412eb0:	mov	x0, x2
  412eb4:	bl	4157c4 <printf@plt+0x13b64>
  412eb8:	b	41304c <printf@plt+0x113ec>
  412ebc:	ldr	x0, [sp, #40]
  412ec0:	ldr	x2, [x0, #16]
  412ec4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412ec8:	add	x1, x0, #0x1e8
  412ecc:	mov	x0, x2
  412ed0:	bl	4157c4 <printf@plt+0x13b64>
  412ed4:	b	41304c <printf@plt+0x113ec>
  412ed8:	ldr	x0, [sp, #40]
  412edc:	ldr	x2, [x0, #16]
  412ee0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412ee4:	add	x1, x0, #0x1f0
  412ee8:	mov	x0, x2
  412eec:	bl	4157c4 <printf@plt+0x13b64>
  412ef0:	b	41304c <printf@plt+0x113ec>
  412ef4:	ldr	x0, [sp, #40]
  412ef8:	ldr	x2, [x0, #16]
  412efc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412f00:	add	x1, x0, #0x1f8
  412f04:	mov	x0, x2
  412f08:	bl	4157c4 <printf@plt+0x13b64>
  412f0c:	ldr	x0, [sp, #40]
  412f10:	ldr	x0, [x0, #16]
  412f14:	mov	w1, #0x1                   	// #1
  412f18:	bl	4158e0 <printf@plt+0x13c80>
  412f1c:	ldr	x0, [sp, #40]
  412f20:	mov	w1, #0x1                   	// #1
  412f24:	str	w1, [x0, #44]
  412f28:	ldr	x0, [sp, #32]
  412f2c:	ldr	x0, [x0, #64]
  412f30:	cmp	x0, #0x0
  412f34:	b.eq	412f5c <printf@plt+0x112fc>  // b.none
  412f38:	ldr	x0, [sp, #32]
  412f3c:	ldr	x19, [x0, #64]
  412f40:	cmp	x19, #0x0
  412f44:	b.eq	412f5c <printf@plt+0x112fc>  // b.none
  412f48:	mov	x0, x19
  412f4c:	bl	4129b8 <printf@plt+0x10d58>
  412f50:	mov	x1, #0x18                  	// #24
  412f54:	mov	x0, x19
  412f58:	bl	424780 <_ZdlPvm@@Base>
  412f5c:	ldr	x0, [sp, #32]
  412f60:	str	xzr, [x0, #64]
  412f64:	b	41304c <printf@plt+0x113ec>
  412f68:	ldr	x0, [sp, #40]
  412f6c:	bl	413bf8 <printf@plt+0x11f98>
  412f70:	cmp	w0, #0x0
  412f74:	cset	w0, eq  // eq = none
  412f78:	and	w0, w0, #0xff
  412f7c:	cmp	w0, #0x0
  412f80:	b.eq	413038 <printf@plt+0x113d8>  // b.none
  412f84:	ldr	x0, [sp, #40]
  412f88:	ldr	x2, [x0, #16]
  412f8c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412f90:	add	x1, x0, #0x200
  412f94:	mov	x0, x2
  412f98:	bl	4157c4 <printf@plt+0x13b64>
  412f9c:	b	413038 <printf@plt+0x113d8>
  412fa0:	ldr	x0, [sp, #40]
  412fa4:	bl	413bf8 <printf@plt+0x11f98>
  412fa8:	cmp	w0, #0x0
  412fac:	cset	w0, eq  // eq = none
  412fb0:	and	w0, w0, #0xff
  412fb4:	cmp	w0, #0x0
  412fb8:	b.eq	413040 <printf@plt+0x113e0>  // b.none
  412fbc:	ldr	x0, [sp, #40]
  412fc0:	ldr	x2, [x0, #16]
  412fc4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  412fc8:	add	x1, x0, #0x210
  412fcc:	mov	x0, x2
  412fd0:	bl	4157c4 <printf@plt+0x13b64>
  412fd4:	b	413040 <printf@plt+0x113e0>
  412fd8:	ldr	x0, [sp, #40]
  412fdc:	bl	413bf8 <printf@plt+0x11f98>
  412fe0:	cmp	w0, #0x0
  412fe4:	cset	w0, eq  // eq = none
  412fe8:	and	w0, w0, #0xff
  412fec:	cmp	w0, #0x0
  412ff0:	b.eq	413048 <printf@plt+0x113e8>  // b.none
  412ff4:	ldr	x0, [sp, #40]
  412ff8:	ldr	x2, [x0, #16]
  412ffc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413000:	add	x1, x0, #0x218
  413004:	mov	x0, x2
  413008:	bl	4157c4 <printf@plt+0x13b64>
  41300c:	b	413048 <printf@plt+0x113e8>
  413010:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413014:	add	x3, x0, #0xb38
  413018:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41301c:	add	x2, x0, #0xb38
  413020:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413024:	add	x1, x0, #0xb38
  413028:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41302c:	add	x0, x0, #0x220
  413030:	bl	41bf74 <printf@plt+0x1a314>
  413034:	b	41304c <printf@plt+0x113ec>
  413038:	nop
  41303c:	b	41304c <printf@plt+0x113ec>
  413040:	nop
  413044:	b	41304c <printf@plt+0x113ec>
  413048:	nop
  41304c:	nop
  413050:	ldr	x19, [sp, #16]
  413054:	ldp	x29, x30, [sp], #48
  413058:	ret
  41305c:	stp	x29, x30, [sp, #-48]!
  413060:	mov	x29, sp
  413064:	str	x0, [sp, #40]
  413068:	str	x1, [sp, #32]
  41306c:	str	x2, [sp, #24]
  413070:	str	w3, [sp, #20]
  413074:	ldr	x0, [sp, #24]
  413078:	cmp	x0, #0x0
  41307c:	b.eq	413090 <printf@plt+0x11430>  // b.none
  413080:	ldr	x0, [sp, #24]
  413084:	ldrb	w0, [x0]
  413088:	cmp	w0, #0x0
  41308c:	b.ne	4130a4 <printf@plt+0x11444>  // b.any
  413090:	ldr	x0, [sp, #40]
  413094:	ldr	x0, [x0, #16]
  413098:	ldr	x1, [sp, #32]
  41309c:	bl	4157c4 <printf@plt+0x13b64>
  4130a0:	b	4130dc <printf@plt+0x1147c>
  4130a4:	ldr	x0, [sp, #40]
  4130a8:	ldr	x0, [x0, #16]
  4130ac:	ldr	x1, [sp, #32]
  4130b0:	bl	4157c4 <printf@plt+0x13b64>
  4130b4:	ldr	x0, [sp, #40]
  4130b8:	ldr	x2, [x0, #16]
  4130bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4130c0:	add	x1, x0, #0x238
  4130c4:	mov	x0, x2
  4130c8:	bl	4157c4 <printf@plt+0x13b64>
  4130cc:	ldr	x0, [sp, #40]
  4130d0:	ldr	x0, [x0, #16]
  4130d4:	ldr	x1, [sp, #24]
  4130d8:	bl	4157c4 <printf@plt+0x13b64>
  4130dc:	ldr	w0, [sp, #20]
  4130e0:	cmp	w0, #0x1
  4130e4:	b.ne	413130 <printf@plt+0x114d0>  // b.any
  4130e8:	ldr	x0, [sp, #40]
  4130ec:	ldr	x2, [x0, #16]
  4130f0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4130f4:	add	x1, x0, #0x240
  4130f8:	mov	x0, x2
  4130fc:	bl	4157c4 <printf@plt+0x13b64>
  413100:	ldr	x0, [sp, #40]
  413104:	ldr	x2, [x0, #16]
  413108:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41310c:	add	x1, x0, #0x258
  413110:	mov	x0, x2
  413114:	bl	4157c4 <printf@plt+0x13b64>
  413118:	ldr	x0, [sp, #40]
  41311c:	ldr	x2, [x0, #16]
  413120:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413124:	add	x1, x0, #0x260
  413128:	mov	x0, x2
  41312c:	bl	4157c4 <printf@plt+0x13b64>
  413130:	ldr	x0, [sp, #40]
  413134:	ldr	x2, [x0, #16]
  413138:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41313c:	add	x1, x0, #0x268
  413140:	mov	x0, x2
  413144:	bl	4157c4 <printf@plt+0x13b64>
  413148:	nop
  41314c:	ldp	x29, x30, [sp], #48
  413150:	ret
  413154:	stp	x29, x30, [sp, #-64]!
  413158:	mov	x29, sp
  41315c:	str	x0, [sp, #24]
  413160:	str	x1, [sp, #16]
  413164:	ldr	x0, [sp, #24]
  413168:	ldr	x2, [x0, #16]
  41316c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413170:	add	x1, x0, #0x270
  413174:	mov	x0, x2
  413178:	bl	4157c4 <printf@plt+0x13b64>
  41317c:	ldr	x0, [sp, #16]
  413180:	bl	414de8 <printf@plt+0x13188>
  413184:	cmp	w0, #0x0
  413188:	cset	w0, ne  // ne = any
  41318c:	and	w0, w0, #0xff
  413190:	cmp	w0, #0x0
  413194:	b.eq	4131b0 <printf@plt+0x11550>  // b.none
  413198:	add	x2, sp, #0x28
  41319c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4131a0:	add	x1, x0, #0x280
  4131a4:	mov	x0, x2
  4131a8:	bl	401980 <sprintf@plt>
  4131ac:	b	413230 <printf@plt+0x115d0>
  4131b0:	add	x2, sp, #0x34
  4131b4:	add	x1, sp, #0x38
  4131b8:	add	x0, sp, #0x3c
  4131bc:	mov	x3, x2
  4131c0:	mov	x2, x1
  4131c4:	mov	x1, x0
  4131c8:	ldr	x0, [sp, #16]
  4131cc:	bl	41a408 <printf@plt+0x187a8>
  4131d0:	ldr	w1, [sp, #60]
  4131d4:	mov	w0, #0xff01                	// #65281
  4131d8:	movk	w0, #0xff00, lsl #16
  4131dc:	umull	x0, w1, w0
  4131e0:	lsr	x0, x0, #32
  4131e4:	lsr	w2, w0, #8
  4131e8:	ldr	w1, [sp, #56]
  4131ec:	mov	w0, #0xff01                	// #65281
  4131f0:	movk	w0, #0xff00, lsl #16
  4131f4:	umull	x0, w1, w0
  4131f8:	lsr	x0, x0, #32
  4131fc:	lsr	w3, w0, #8
  413200:	ldr	w1, [sp, #52]
  413204:	mov	w0, #0xff01                	// #65281
  413208:	movk	w0, #0xff00, lsl #16
  41320c:	umull	x0, w1, w0
  413210:	lsr	x0, x0, #32
  413214:	lsr	w0, w0, #8
  413218:	add	x5, sp, #0x28
  41321c:	mov	w4, w0
  413220:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413224:	add	x1, x0, #0x288
  413228:	mov	x0, x5
  41322c:	bl	401980 <sprintf@plt>
  413230:	ldr	x0, [sp, #24]
  413234:	ldr	x0, [x0, #16]
  413238:	add	x1, sp, #0x28
  41323c:	bl	4157c4 <printf@plt+0x13b64>
  413240:	ldr	x0, [sp, #24]
  413244:	ldr	x2, [x0, #16]
  413248:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41324c:	add	x1, x0, #0x298
  413250:	mov	x0, x2
  413254:	bl	4157c4 <printf@plt+0x13b64>
  413258:	nop
  41325c:	ldp	x29, x30, [sp], #64
  413260:	ret
  413264:	stp	x29, x30, [sp, #-32]!
  413268:	mov	x29, sp
  41326c:	str	x0, [sp, #24]
  413270:	str	x1, [sp, #16]
  413274:	ldr	x0, [sp, #16]
  413278:	ldr	w0, [x0]
  41327c:	cmp	w0, #0xa
  413280:	b.eq	4135d0 <printf@plt+0x11970>  // b.none
  413284:	cmp	w0, #0xa
  413288:	b.gt	413604 <printf@plt+0x119a4>
  41328c:	cmp	w0, #0x9
  413290:	b.eq	41362c <printf@plt+0x119cc>  // b.none
  413294:	cmp	w0, #0x9
  413298:	b.gt	413604 <printf@plt+0x119a4>
  41329c:	cmp	w0, #0x8
  4132a0:	b.eq	413590 <printf@plt+0x11930>  // b.none
  4132a4:	cmp	w0, #0x8
  4132a8:	b.gt	413604 <printf@plt+0x119a4>
  4132ac:	cmp	w0, #0x7
  4132b0:	b.eq	413550 <printf@plt+0x118f0>  // b.none
  4132b4:	cmp	w0, #0x7
  4132b8:	b.gt	413604 <printf@plt+0x119a4>
  4132bc:	cmp	w0, #0x6
  4132c0:	b.eq	413490 <printf@plt+0x11830>  // b.none
  4132c4:	cmp	w0, #0x6
  4132c8:	b.gt	413604 <printf@plt+0x119a4>
  4132cc:	cmp	w0, #0x5
  4132d0:	b.eq	41346c <printf@plt+0x1180c>  // b.none
  4132d4:	cmp	w0, #0x5
  4132d8:	b.gt	413604 <printf@plt+0x119a4>
  4132dc:	cmp	w0, #0x4
  4132e0:	b.eq	413448 <printf@plt+0x117e8>  // b.none
  4132e4:	cmp	w0, #0x4
  4132e8:	b.gt	413604 <printf@plt+0x119a4>
  4132ec:	cmp	w0, #0x3
  4132f0:	b.eq	413424 <printf@plt+0x117c4>  // b.none
  4132f4:	cmp	w0, #0x3
  4132f8:	b.gt	413604 <printf@plt+0x119a4>
  4132fc:	cmp	w0, #0x2
  413300:	b.eq	413368 <printf@plt+0x11708>  // b.none
  413304:	cmp	w0, #0x2
  413308:	b.gt	413604 <printf@plt+0x119a4>
  41330c:	cmp	w0, #0x0
  413310:	b.eq	413320 <printf@plt+0x116c0>  // b.none
  413314:	cmp	w0, #0x1
  413318:	b.eq	413344 <printf@plt+0x116e4>  // b.none
  41331c:	b	413604 <printf@plt+0x119a4>
  413320:	ldr	x0, [sp, #16]
  413324:	ldr	x0, [x0, #8]
  413328:	mov	w3, #0x2                   	// #2
  41332c:	mov	x2, x0
  413330:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413334:	add	x1, x0, #0x2a0
  413338:	ldr	x0, [sp, #24]
  41333c:	bl	41305c <printf@plt+0x113fc>
  413340:	b	413648 <printf@plt+0x119e8>
  413344:	ldr	x0, [sp, #16]
  413348:	ldr	x0, [x0, #8]
  41334c:	mov	w3, #0x2                   	// #2
  413350:	mov	x2, x0
  413354:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413358:	add	x1, x0, #0x2a8
  41335c:	ldr	x0, [sp, #24]
  413360:	bl	41305c <printf@plt+0x113fc>
  413364:	b	413648 <printf@plt+0x119e8>
  413368:	ldr	x0, [sp, #16]
  41336c:	ldr	x0, [x0, #64]
  413370:	cmp	x0, #0x0
  413374:	b.eq	4133dc <printf@plt+0x1177c>  // b.none
  413378:	ldr	x0, [sp, #24]
  41337c:	ldr	x0, [x0, #16]
  413380:	bl	415640 <printf@plt+0x139e0>
  413384:	ldr	x0, [sp, #24]
  413388:	ldr	x2, [x0, #16]
  41338c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413390:	add	x1, x0, #0x2b0
  413394:	mov	x0, x2
  413398:	bl	4157c4 <printf@plt+0x13b64>
  41339c:	ldr	x0, [sp, #16]
  4133a0:	ldr	x2, [x0, #64]
  4133a4:	ldr	x0, [sp, #24]
  4133a8:	ldr	w0, [x0, #48]
  4133ac:	mov	w1, w0
  4133b0:	mov	x0, x2
  4133b4:	bl	412a04 <printf@plt+0x10da4>
  4133b8:	ldr	x0, [sp, #16]
  4133bc:	ldr	x0, [x0, #8]
  4133c0:	mov	w3, #0x2                   	// #2
  4133c4:	mov	x2, x0
  4133c8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4133cc:	add	x1, x0, #0x2b8
  4133d0:	ldr	x0, [sp, #24]
  4133d4:	bl	41305c <printf@plt+0x113fc>
  4133d8:	b	413410 <printf@plt+0x117b0>
  4133dc:	ldr	x0, [sp, #24]
  4133e0:	ldr	x0, [x0, #16]
  4133e4:	bl	415640 <printf@plt+0x139e0>
  4133e8:	ldr	x0, [sp, #16]
  4133ec:	ldr	x1, [x0, #8]
  4133f0:	ldr	x0, [sp, #24]
  4133f4:	ldr	w0, [x0, #48]
  4133f8:	mov	w3, w0
  4133fc:	mov	x2, x1
  413400:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413404:	add	x1, x0, #0x2b0
  413408:	ldr	x0, [sp, #24]
  41340c:	bl	41305c <printf@plt+0x113fc>
  413410:	ldr	x0, [sp, #24]
  413414:	ldr	x0, [x0, #16]
  413418:	mov	w1, #0x1                   	// #1
  41341c:	bl	4158e0 <printf@plt+0x13c80>
  413420:	b	413648 <printf@plt+0x119e8>
  413424:	ldr	x0, [sp, #16]
  413428:	ldr	x0, [x0, #8]
  41342c:	mov	w3, #0x2                   	// #2
  413430:	mov	x2, x0
  413434:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413438:	add	x1, x0, #0x2c0
  41343c:	ldr	x0, [sp, #24]
  413440:	bl	41305c <printf@plt+0x113fc>
  413444:	b	413648 <printf@plt+0x119e8>
  413448:	ldr	x0, [sp, #16]
  41344c:	ldr	x0, [x0, #8]
  413450:	mov	w3, #0x2                   	// #2
  413454:	mov	x2, x0
  413458:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41345c:	add	x1, x0, #0x2c8
  413460:	ldr	x0, [sp, #24]
  413464:	bl	41305c <printf@plt+0x113fc>
  413468:	b	413648 <printf@plt+0x119e8>
  41346c:	ldr	x0, [sp, #16]
  413470:	ldr	x0, [x0, #8]
  413474:	mov	w3, #0x2                   	// #2
  413478:	mov	x2, x0
  41347c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413480:	add	x1, x0, #0x2d0
  413484:	ldr	x0, [sp, #24]
  413488:	bl	41305c <printf@plt+0x113fc>
  41348c:	b	413648 <printf@plt+0x119e8>
  413490:	ldr	x0, [sp, #24]
  413494:	ldr	x0, [x0, #16]
  413498:	mov	w1, #0x1                   	// #1
  41349c:	bl	4158e0 <printf@plt+0x13c80>
  4134a0:	ldr	x0, [sp, #24]
  4134a4:	ldr	x0, [x0, #16]
  4134a8:	bl	415640 <printf@plt+0x139e0>
  4134ac:	ldr	x0, [sp, #24]
  4134b0:	ldr	x2, [x0, #16]
  4134b4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4134b8:	add	x1, x0, #0x2d8
  4134bc:	mov	x0, x2
  4134c0:	bl	4157c4 <printf@plt+0x13b64>
  4134c4:	ldr	x0, [sp, #16]
  4134c8:	ldr	x0, [x0, #64]
  4134cc:	cmp	x0, #0x0
  4134d0:	b.ne	413500 <printf@plt+0x118a0>  // b.any
  4134d4:	ldr	x0, [sp, #16]
  4134d8:	ldr	x1, [x0, #8]
  4134dc:	ldr	x0, [sp, #24]
  4134e0:	ldr	w0, [x0, #48]
  4134e4:	mov	w3, w0
  4134e8:	mov	x2, x1
  4134ec:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4134f0:	add	x1, x0, #0x2b8
  4134f4:	ldr	x0, [sp, #24]
  4134f8:	bl	41305c <printf@plt+0x113fc>
  4134fc:	b	41353c <printf@plt+0x118dc>
  413500:	ldr	x0, [sp, #16]
  413504:	ldr	x2, [x0, #64]
  413508:	ldr	x0, [sp, #24]
  41350c:	ldr	w0, [x0, #48]
  413510:	mov	w1, w0
  413514:	mov	x0, x2
  413518:	bl	412a04 <printf@plt+0x10da4>
  41351c:	ldr	x0, [sp, #16]
  413520:	ldr	x0, [x0, #8]
  413524:	mov	w3, #0x2                   	// #2
  413528:	mov	x2, x0
  41352c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413530:	add	x1, x0, #0x2b8
  413534:	ldr	x0, [sp, #24]
  413538:	bl	41305c <printf@plt+0x113fc>
  41353c:	ldr	x0, [sp, #24]
  413540:	ldr	x0, [x0, #16]
  413544:	mov	w1, #0x0                   	// #0
  413548:	bl	4158e0 <printf@plt+0x13c80>
  41354c:	b	413648 <printf@plt+0x119e8>
  413550:	ldr	x0, [sp, #24]
  413554:	bl	413bf8 <printf@plt+0x11f98>
  413558:	cmp	w0, #0x0
  41355c:	cset	w0, eq  // eq = none
  413560:	and	w0, w0, #0xff
  413564:	cmp	w0, #0x0
  413568:	b.eq	413634 <printf@plt+0x119d4>  // b.none
  41356c:	ldr	x0, [sp, #16]
  413570:	ldr	x0, [x0, #8]
  413574:	mov	w3, #0x2                   	// #2
  413578:	mov	x2, x0
  41357c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413580:	add	x1, x0, #0x2e0
  413584:	ldr	x0, [sp, #24]
  413588:	bl	41305c <printf@plt+0x113fc>
  41358c:	b	413634 <printf@plt+0x119d4>
  413590:	ldr	x0, [sp, #24]
  413594:	bl	413bf8 <printf@plt+0x11f98>
  413598:	cmp	w0, #0x0
  41359c:	cset	w0, eq  // eq = none
  4135a0:	and	w0, w0, #0xff
  4135a4:	cmp	w0, #0x0
  4135a8:	b.eq	41363c <printf@plt+0x119dc>  // b.none
  4135ac:	ldr	x0, [sp, #16]
  4135b0:	ldr	x0, [x0, #8]
  4135b4:	mov	w3, #0x2                   	// #2
  4135b8:	mov	x2, x0
  4135bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4135c0:	add	x1, x0, #0x2e8
  4135c4:	ldr	x0, [sp, #24]
  4135c8:	bl	41305c <printf@plt+0x113fc>
  4135cc:	b	41363c <printf@plt+0x119dc>
  4135d0:	ldr	x0, [sp, #24]
  4135d4:	bl	413bf8 <printf@plt+0x11f98>
  4135d8:	cmp	w0, #0x0
  4135dc:	cset	w0, eq  // eq = none
  4135e0:	and	w0, w0, #0xff
  4135e4:	cmp	w0, #0x0
  4135e8:	b.eq	413644 <printf@plt+0x119e4>  // b.none
  4135ec:	ldr	x0, [sp, #16]
  4135f0:	add	x0, x0, #0x18
  4135f4:	mov	x1, x0
  4135f8:	ldr	x0, [sp, #24]
  4135fc:	bl	413154 <printf@plt+0x114f4>
  413600:	b	413644 <printf@plt+0x119e4>
  413604:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413608:	add	x3, x0, #0xb38
  41360c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413610:	add	x2, x0, #0xb38
  413614:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413618:	add	x1, x0, #0xb38
  41361c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413620:	add	x0, x0, #0x220
  413624:	bl	41bf74 <printf@plt+0x1a314>
  413628:	b	413648 <printf@plt+0x119e8>
  41362c:	nop
  413630:	b	413648 <printf@plt+0x119e8>
  413634:	nop
  413638:	b	413648 <printf@plt+0x119e8>
  41363c:	nop
  413640:	b	413648 <printf@plt+0x119e8>
  413644:	nop
  413648:	nop
  41364c:	ldp	x29, x30, [sp], #32
  413650:	ret
  413654:	stp	x29, x30, [sp, #-64]!
  413658:	mov	x29, sp
  41365c:	str	x19, [sp, #16]
  413660:	str	x0, [sp, #40]
  413664:	mov	w0, #0x1                   	// #1
  413668:	str	w0, [sp, #60]
  41366c:	ldr	x0, [sp, #40]
  413670:	ldr	x0, [x0]
  413674:	str	x0, [sp, #48]
  413678:	ldr	x0, [sp, #40]
  41367c:	ldr	x0, [x0]
  413680:	cmp	x0, #0x0
  413684:	b.eq	41371c <printf@plt+0x11abc>  // b.none
  413688:	ldr	w0, [sp, #60]
  41368c:	cmp	w0, #0x0
  413690:	b.eq	4136b0 <printf@plt+0x11a50>  // b.none
  413694:	ldr	x0, [sp, #40]
  413698:	ldr	x0, [x0]
  41369c:	ldr	w0, [x0, #16]
  4136a0:	cmp	w0, #0x0
  4136a4:	b.ne	4136b0 <printf@plt+0x11a50>  // b.any
  4136a8:	mov	w0, #0x1                   	// #1
  4136ac:	b	4136b4 <printf@plt+0x11a54>
  4136b0:	mov	w0, #0x0                   	// #0
  4136b4:	str	w0, [sp, #60]
  4136b8:	ldr	w0, [sp, #60]
  4136bc:	cmp	w0, #0x0
  4136c0:	b.ne	4136d8 <printf@plt+0x11a78>  // b.any
  4136c4:	ldr	x0, [sp, #40]
  4136c8:	ldr	x0, [x0]
  4136cc:	mov	x1, x0
  4136d0:	ldr	x0, [sp, #40]
  4136d4:	bl	412d28 <printf@plt+0x110c8>
  4136d8:	ldr	x0, [sp, #40]
  4136dc:	ldr	x0, [x0]
  4136e0:	str	x0, [sp, #48]
  4136e4:	ldr	x0, [sp, #40]
  4136e8:	ldr	x0, [x0]
  4136ec:	ldr	x1, [x0, #72]
  4136f0:	ldr	x0, [sp, #40]
  4136f4:	str	x1, [x0]
  4136f8:	ldr	x19, [sp, #48]
  4136fc:	cmp	x19, #0x0
  413700:	b.eq	413678 <printf@plt+0x11a18>  // b.none
  413704:	mov	x0, x19
  413708:	bl	414e0c <printf@plt+0x131ac>
  41370c:	mov	x1, #0x50                  	// #80
  413710:	mov	x0, x19
  413714:	bl	424780 <_ZdlPvm@@Base>
  413718:	b	413678 <printf@plt+0x11a18>
  41371c:	ldr	x0, [sp, #40]
  413720:	str	xzr, [x0, #8]
  413724:	nop
  413728:	ldr	x19, [sp, #16]
  41372c:	ldp	x29, x30, [sp], #64
  413730:	ret
  413734:	sub	sp, sp, #0x20
  413738:	str	x0, [sp, #8]
  41373c:	str	w1, [sp, #4]
  413740:	ldr	x0, [sp, #8]
  413744:	ldr	x0, [x0]
  413748:	str	x0, [sp, #24]
  41374c:	ldr	x0, [sp, #24]
  413750:	cmp	x0, #0x0
  413754:	b.eq	413784 <printf@plt+0x11b24>  // b.none
  413758:	ldr	x0, [sp, #24]
  41375c:	ldr	w0, [x0]
  413760:	ldr	w1, [sp, #4]
  413764:	cmp	w1, w0
  413768:	b.ne	413774 <printf@plt+0x11b14>  // b.any
  41376c:	mov	w0, #0x1                   	// #1
  413770:	b	413788 <printf@plt+0x11b28>
  413774:	ldr	x0, [sp, #24]
  413778:	ldr	x0, [x0, #72]
  41377c:	str	x0, [sp, #24]
  413780:	b	41374c <printf@plt+0x11aec>
  413784:	mov	w0, #0x0                   	// #0
  413788:	add	sp, sp, #0x20
  41378c:	ret
  413790:	sub	sp, sp, #0x20
  413794:	str	x0, [sp, #8]
  413798:	ldr	x0, [sp, #8]
  41379c:	ldr	x0, [x0]
  4137a0:	str	x0, [sp, #24]
  4137a4:	ldr	x0, [sp, #24]
  4137a8:	cmp	x0, #0x0
  4137ac:	b.eq	4137d8 <printf@plt+0x11b78>  // b.none
  4137b0:	ldr	x0, [sp, #24]
  4137b4:	ldr	x0, [x0, #64]
  4137b8:	cmp	x0, #0x0
  4137bc:	b.eq	4137c8 <printf@plt+0x11b68>  // b.none
  4137c0:	mov	w0, #0x1                   	// #1
  4137c4:	b	4137dc <printf@plt+0x11b7c>
  4137c8:	ldr	x0, [sp, #24]
  4137cc:	ldr	x0, [x0, #72]
  4137d0:	str	x0, [sp, #24]
  4137d4:	b	4137a4 <printf@plt+0x11b44>
  4137d8:	mov	w0, #0x0                   	// #0
  4137dc:	add	sp, sp, #0x20
  4137e0:	ret
  4137e4:	sub	sp, sp, #0x20
  4137e8:	str	x0, [sp, #8]
  4137ec:	str	x1, [sp]
  4137f0:	ldr	x0, [sp]
  4137f4:	ldr	w0, [x0]
  4137f8:	str	w0, [sp, #28]
  4137fc:	ldr	w0, [sp, #28]
  413800:	cmp	w0, #0x2
  413804:	b.eq	413814 <printf@plt+0x11bb4>  // b.none
  413808:	ldr	w0, [sp, #28]
  41380c:	cmp	w0, #0x6
  413810:	b.ne	41384c <printf@plt+0x11bec>  // b.any
  413814:	ldr	x0, [sp, #8]
  413818:	ldr	x0, [x0, #8]
  41381c:	cmp	x0, #0x0
  413820:	b.eq	41384c <printf@plt+0x11bec>  // b.none
  413824:	ldr	x0, [sp, #8]
  413828:	ldr	x0, [x0, #8]
  41382c:	ldr	x1, [sp]
  413830:	str	x1, [x0, #72]
  413834:	ldr	x0, [sp, #8]
  413838:	ldr	x1, [sp]
  41383c:	str	x1, [x0, #8]
  413840:	ldr	x0, [sp]
  413844:	str	xzr, [x0, #72]
  413848:	b	413888 <printf@plt+0x11c28>
  41384c:	ldr	x0, [sp, #8]
  413850:	ldr	x1, [x0]
  413854:	ldr	x0, [sp]
  413858:	str	x1, [x0, #72]
  41385c:	ldr	x0, [sp, #8]
  413860:	ldr	x0, [x0]
  413864:	cmp	x0, #0x0
  413868:	b.ne	413878 <printf@plt+0x11c18>  // b.any
  41386c:	ldr	x0, [sp, #8]
  413870:	ldr	x1, [sp]
  413874:	str	x1, [x0, #8]
  413878:	ldr	x0, [sp, #8]
  41387c:	ldr	x1, [sp]
  413880:	str	x1, [x0]
  413884:	nop
  413888:	nop
  41388c:	add	sp, sp, #0x20
  413890:	ret
  413894:	stp	x29, x30, [sp, #-80]!
  413898:	mov	x29, sp
  41389c:	str	x19, [sp, #16]
  4138a0:	str	x0, [sp, #56]
  4138a4:	str	w1, [sp, #52]
  4138a8:	str	x2, [sp, #40]
  4138ac:	str	x3, [sp, #32]
  4138b0:	mov	x0, #0x50                  	// #80
  4138b4:	bl	4246c4 <_Znwm@@Base>
  4138b8:	mov	x19, x0
  4138bc:	mov	x0, x19
  4138c0:	bl	414e30 <printf@plt+0x131d0>
  4138c4:	str	x19, [sp, #72]
  4138c8:	ldr	x0, [sp, #72]
  4138cc:	ldr	w1, [sp, #52]
  4138d0:	str	w1, [x0]
  4138d4:	ldr	x0, [sp, #72]
  4138d8:	ldr	x1, [sp, #40]
  4138dc:	str	x1, [x0, #8]
  4138e0:	ldr	x0, [sp, #72]
  4138e4:	str	wzr, [x0, #16]
  4138e8:	ldr	x0, [sp, #72]
  4138ec:	ldr	x1, [sp, #32]
  4138f0:	str	x1, [x0, #64]
  4138f4:	ldr	w0, [sp, #52]
  4138f8:	cmp	w0, #0x6
  4138fc:	b.ne	41391c <printf@plt+0x11cbc>  // b.any
  413900:	mov	w1, #0x6                   	// #6
  413904:	ldr	x0, [sp, #56]
  413908:	bl	413734 <printf@plt+0x11ad4>
  41390c:	cmp	w0, #0x0
  413910:	b.eq	41391c <printf@plt+0x11cbc>  // b.none
  413914:	mov	w0, #0x1                   	// #1
  413918:	b	413920 <printf@plt+0x11cc0>
  41391c:	mov	w0, #0x0                   	// #0
  413920:	cmp	w0, #0x0
  413924:	b.eq	41394c <printf@plt+0x11cec>  // b.none
  413928:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41392c:	add	x3, x0, #0xb38
  413930:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  413934:	add	x2, x0, #0xb38
  413938:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41393c:	add	x1, x0, #0xb38
  413940:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413944:	add	x0, x0, #0x2f0
  413948:	bl	41bfec <printf@plt+0x1a38c>
  41394c:	ldr	x1, [sp, #72]
  413950:	ldr	x0, [sp, #56]
  413954:	bl	4137e4 <printf@plt+0x11b84>
  413958:	nop
  41395c:	ldr	x19, [sp, #16]
  413960:	ldp	x29, x30, [sp], #80
  413964:	ret
  413968:	stp	x29, x30, [sp, #-32]!
  41396c:	mov	x29, sp
  413970:	str	x0, [sp, #24]
  413974:	str	w1, [sp, #20]
  413978:	mov	x3, #0x0                   	// #0
  41397c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  413980:	add	x2, x0, #0x2b8
  413984:	ldr	w1, [sp, #20]
  413988:	ldr	x0, [sp, #24]
  41398c:	bl	413894 <printf@plt+0x11c34>
  413990:	nop
  413994:	ldp	x29, x30, [sp], #32
  413998:	ret
  41399c:	stp	x29, x30, [sp, #-64]!
  4139a0:	mov	x29, sp
  4139a4:	str	x19, [sp, #16]
  4139a8:	str	x0, [sp, #40]
  4139ac:	str	x1, [sp, #32]
  4139b0:	mov	x0, #0x50                  	// #80
  4139b4:	bl	4246c4 <_Znwm@@Base>
  4139b8:	mov	x19, x0
  4139bc:	mov	x0, x19
  4139c0:	bl	414e30 <printf@plt+0x131d0>
  4139c4:	str	x19, [sp, #56]
  4139c8:	ldr	x0, [sp, #56]
  4139cc:	mov	w1, #0xa                   	// #10
  4139d0:	str	w1, [x0]
  4139d4:	ldr	x0, [sp, #56]
  4139d8:	str	xzr, [x0, #8]
  4139dc:	ldr	x0, [sp, #56]
  4139e0:	add	x0, x0, #0x18
  4139e4:	ldr	x1, [sp, #32]
  4139e8:	ldp	x2, x3, [x1]
  4139ec:	stp	x2, x3, [x0]
  4139f0:	ldp	x2, x3, [x1, #16]
  4139f4:	stp	x2, x3, [x0, #16]
  4139f8:	ldr	x1, [x1, #32]
  4139fc:	str	x1, [x0, #32]
  413a00:	ldr	x0, [sp, #56]
  413a04:	str	wzr, [x0, #16]
  413a08:	ldr	x0, [sp, #56]
  413a0c:	str	xzr, [x0, #64]
  413a10:	ldr	x1, [sp, #56]
  413a14:	ldr	x0, [sp, #40]
  413a18:	bl	4137e4 <printf@plt+0x11b84>
  413a1c:	nop
  413a20:	ldr	x19, [sp, #16]
  413a24:	ldp	x29, x30, [sp], #64
  413a28:	ret
  413a2c:	stp	x29, x30, [sp, #-32]!
  413a30:	mov	x29, sp
  413a34:	str	x0, [sp, #24]
  413a38:	mov	w1, #0x0                   	// #0
  413a3c:	ldr	x0, [sp, #24]
  413a40:	bl	413734 <printf@plt+0x11ad4>
  413a44:	cmp	w0, #0x0
  413a48:	cset	w0, eq  // eq = none
  413a4c:	and	w0, w0, #0xff
  413a50:	cmp	w0, #0x0
  413a54:	b.eq	413a64 <printf@plt+0x11e04>  // b.none
  413a58:	mov	w1, #0x0                   	// #0
  413a5c:	ldr	x0, [sp, #24]
  413a60:	bl	413968 <printf@plt+0x11d08>
  413a64:	nop
  413a68:	ldp	x29, x30, [sp], #32
  413a6c:	ret
  413a70:	stp	x29, x30, [sp, #-32]!
  413a74:	mov	x29, sp
  413a78:	str	x0, [sp, #24]
  413a7c:	mov	w1, #0x1                   	// #1
  413a80:	ldr	x0, [sp, #24]
  413a84:	bl	413734 <printf@plt+0x11ad4>
  413a88:	cmp	w0, #0x0
  413a8c:	cset	w0, eq  // eq = none
  413a90:	and	w0, w0, #0xff
  413a94:	cmp	w0, #0x0
  413a98:	b.eq	413aa8 <printf@plt+0x11e48>  // b.none
  413a9c:	mov	w1, #0x1                   	// #1
  413aa0:	ldr	x0, [sp, #24]
  413aa4:	bl	413968 <printf@plt+0x11d08>
  413aa8:	nop
  413aac:	ldp	x29, x30, [sp], #32
  413ab0:	ret
  413ab4:	stp	x29, x30, [sp, #-32]!
  413ab8:	mov	x29, sp
  413abc:	str	x0, [sp, #24]
  413ac0:	mov	w1, #0x5                   	// #5
  413ac4:	ldr	x0, [sp, #24]
  413ac8:	bl	413734 <printf@plt+0x11ad4>
  413acc:	cmp	w0, #0x0
  413ad0:	b.ne	413af0 <printf@plt+0x11e90>  // b.any
  413ad4:	mov	w1, #0x6                   	// #6
  413ad8:	ldr	x0, [sp, #24]
  413adc:	bl	413734 <printf@plt+0x11ad4>
  413ae0:	cmp	w0, #0x0
  413ae4:	b.ne	413af0 <printf@plt+0x11e90>  // b.any
  413ae8:	mov	w0, #0x1                   	// #1
  413aec:	b	413af4 <printf@plt+0x11e94>
  413af0:	mov	w0, #0x0                   	// #0
  413af4:	cmp	w0, #0x0
  413af8:	b.eq	413b08 <printf@plt+0x11ea8>  // b.none
  413afc:	mov	w1, #0x5                   	// #5
  413b00:	ldr	x0, [sp, #24]
  413b04:	bl	413968 <printf@plt+0x11d08>
  413b08:	nop
  413b0c:	ldp	x29, x30, [sp], #32
  413b10:	ret
  413b14:	stp	x29, x30, [sp, #-48]!
  413b18:	mov	x29, sp
  413b1c:	str	x0, [sp, #24]
  413b20:	ldr	x0, [sp, #24]
  413b24:	bl	413fb8 <printf@plt+0x12358>
  413b28:	mov	w1, #0x2                   	// #2
  413b2c:	ldr	x0, [sp, #24]
  413b30:	bl	413734 <printf@plt+0x11ad4>
  413b34:	cmp	w0, #0x0
  413b38:	cset	w0, ne  // ne = any
  413b3c:	and	w0, w0, #0xff
  413b40:	cmp	w0, #0x0
  413b44:	b.eq	413bb0 <printf@plt+0x11f50>  // b.none
  413b48:	mov	w1, #0x2                   	// #2
  413b4c:	ldr	x0, [sp, #24]
  413b50:	bl	414440 <printf@plt+0x127e0>
  413b54:	str	x0, [sp, #40]
  413b58:	ldr	x0, [sp, #24]
  413b5c:	bl	4146ac <printf@plt+0x12a4c>
  413b60:	str	w0, [sp, #36]
  413b64:	ldr	x0, [sp, #24]
  413b68:	bl	414404 <printf@plt+0x127a4>
  413b6c:	mov	w1, #0x6                   	// #6
  413b70:	ldr	x0, [sp, #24]
  413b74:	bl	413734 <printf@plt+0x11ad4>
  413b78:	cmp	w0, #0x0
  413b7c:	cset	w0, eq  // eq = none
  413b80:	and	w0, w0, #0xff
  413b84:	cmp	w0, #0x0
  413b88:	b.eq	413ba0 <printf@plt+0x11f40>  // b.none
  413b8c:	ldr	x3, [sp, #40]
  413b90:	mov	x2, #0x0                   	// #0
  413b94:	mov	w1, #0x6                   	// #6
  413b98:	ldr	x0, [sp, #24]
  413b9c:	bl	413894 <printf@plt+0x11c34>
  413ba0:	ldr	x0, [sp, #24]
  413ba4:	ldr	w1, [sp, #36]
  413ba8:	str	w1, [x0, #48]
  413bac:	b	413be4 <printf@plt+0x11f84>
  413bb0:	mov	w1, #0x6                   	// #6
  413bb4:	ldr	x0, [sp, #24]
  413bb8:	bl	413734 <printf@plt+0x11ad4>
  413bbc:	cmp	w0, #0x0
  413bc0:	cset	w0, eq  // eq = none
  413bc4:	and	w0, w0, #0xff
  413bc8:	cmp	w0, #0x0
  413bcc:	b.eq	413be4 <printf@plt+0x11f84>  // b.none
  413bd0:	mov	x3, #0x0                   	// #0
  413bd4:	mov	x2, #0x0                   	// #0
  413bd8:	mov	w1, #0x6                   	// #6
  413bdc:	ldr	x0, [sp, #24]
  413be0:	bl	413894 <printf@plt+0x11c34>
  413be4:	ldr	x0, [sp, #24]
  413be8:	bl	412d14 <printf@plt+0x110b4>
  413bec:	nop
  413bf0:	ldp	x29, x30, [sp], #48
  413bf4:	ret
  413bf8:	stp	x29, x30, [sp, #-32]!
  413bfc:	mov	x29, sp
  413c00:	str	x0, [sp, #24]
  413c04:	mov	w1, #0x6                   	// #6
  413c08:	ldr	x0, [sp, #24]
  413c0c:	bl	413734 <printf@plt+0x11ad4>
  413c10:	ldp	x29, x30, [sp], #32
  413c14:	ret
  413c18:	stp	x29, x30, [sp, #-32]!
  413c1c:	mov	x29, sp
  413c20:	str	x0, [sp, #24]
  413c24:	str	x1, [sp, #16]
  413c28:	mov	w1, #0xa                   	// #10
  413c2c:	ldr	x0, [sp, #24]
  413c30:	bl	413c70 <printf@plt+0x12010>
  413c34:	ldr	x1, [sp, #16]
  413c38:	ldr	x0, [sp, #24]
  413c3c:	bl	41399c <printf@plt+0x11d3c>
  413c40:	nop
  413c44:	ldp	x29, x30, [sp], #32
  413c48:	ret
  413c4c:	stp	x29, x30, [sp, #-32]!
  413c50:	mov	x29, sp
  413c54:	str	x0, [sp, #24]
  413c58:	mov	w1, #0xa                   	// #10
  413c5c:	ldr	x0, [sp, #24]
  413c60:	bl	413c70 <printf@plt+0x12010>
  413c64:	nop
  413c68:	ldp	x29, x30, [sp], #32
  413c6c:	ret
  413c70:	stp	x29, x30, [sp, #-80]!
  413c74:	mov	x29, sp
  413c78:	str	x19, [sp, #16]
  413c7c:	str	x0, [sp, #40]
  413c80:	str	w1, [sp, #36]
  413c84:	str	xzr, [sp, #72]
  413c88:	ldr	w1, [sp, #36]
  413c8c:	ldr	x0, [sp, #40]
  413c90:	bl	413734 <printf@plt+0x11ad4>
  413c94:	cmp	w0, #0x0
  413c98:	cset	w0, ne  // ne = any
  413c9c:	and	w0, w0, #0xff
  413ca0:	cmp	w0, #0x0
  413ca4:	b.eq	413f18 <printf@plt+0x122b8>  // b.none
  413ca8:	ldr	x0, [sp, #40]
  413cac:	ldr	x0, [x0]
  413cb0:	str	x0, [sp, #48]
  413cb4:	str	xzr, [sp, #64]
  413cb8:	mov	w0, #0x1                   	// #1
  413cbc:	str	w0, [sp, #60]
  413cc0:	ldr	x0, [sp, #40]
  413cc4:	bl	412d14 <printf@plt+0x110b4>
  413cc8:	ldr	x0, [sp, #40]
  413ccc:	ldr	x0, [x0]
  413cd0:	cmp	x0, #0x0
  413cd4:	b.eq	413d90 <printf@plt+0x12130>  // b.none
  413cd8:	ldr	x0, [sp, #40]
  413cdc:	ldr	x0, [x0]
  413ce0:	ldr	w0, [x0]
  413ce4:	ldr	w1, [sp, #36]
  413ce8:	cmp	w1, w0
  413cec:	b.eq	413d90 <printf@plt+0x12130>  // b.none
  413cf0:	ldr	w0, [sp, #60]
  413cf4:	cmp	w0, #0x0
  413cf8:	b.eq	413d18 <printf@plt+0x120b8>  // b.none
  413cfc:	ldr	x0, [sp, #40]
  413d00:	ldr	x0, [x0]
  413d04:	ldr	w0, [x0, #16]
  413d08:	cmp	w0, #0x0
  413d0c:	b.ne	413d18 <printf@plt+0x120b8>  // b.any
  413d10:	mov	w0, #0x1                   	// #1
  413d14:	b	413d1c <printf@plt+0x120bc>
  413d18:	mov	w0, #0x0                   	// #0
  413d1c:	str	w0, [sp, #60]
  413d20:	ldr	w0, [sp, #60]
  413d24:	cmp	w0, #0x0
  413d28:	b.ne	413d40 <printf@plt+0x120e0>  // b.any
  413d2c:	ldr	x0, [sp, #40]
  413d30:	ldr	x0, [x0]
  413d34:	mov	x1, x0
  413d38:	ldr	x0, [sp, #40]
  413d3c:	bl	412d28 <printf@plt+0x110c8>
  413d40:	ldr	x0, [sp, #40]
  413d44:	ldr	x0, [x0]
  413d48:	str	x0, [sp, #48]
  413d4c:	ldr	x0, [sp, #40]
  413d50:	ldr	x0, [x0]
  413d54:	ldr	x1, [x0, #72]
  413d58:	ldr	x0, [sp, #40]
  413d5c:	str	x1, [x0]
  413d60:	ldr	x0, [sp, #40]
  413d64:	ldr	x0, [x0]
  413d68:	cmp	x0, #0x0
  413d6c:	b.ne	413d78 <printf@plt+0x12118>  // b.any
  413d70:	ldr	x0, [sp, #40]
  413d74:	str	xzr, [x0, #8]
  413d78:	ldr	x0, [sp, #48]
  413d7c:	ldr	x1, [sp, #64]
  413d80:	str	x1, [x0, #72]
  413d84:	ldr	x0, [sp, #48]
  413d88:	str	x0, [sp, #64]
  413d8c:	b	413cc8 <printf@plt+0x12068>
  413d90:	ldr	x0, [sp, #40]
  413d94:	ldr	x0, [x0]
  413d98:	cmp	x0, #0x0
  413d9c:	b.eq	413e88 <printf@plt+0x12228>  // b.none
  413da0:	ldr	x0, [sp, #40]
  413da4:	ldr	x0, [x0]
  413da8:	ldr	w0, [x0]
  413dac:	ldr	w1, [sp, #36]
  413db0:	cmp	w1, w0
  413db4:	b.ne	413e88 <printf@plt+0x12228>  // b.any
  413db8:	ldr	x0, [sp, #40]
  413dbc:	ldr	x0, [x0]
  413dc0:	ldr	w0, [x0, #16]
  413dc4:	cmp	w0, #0x0
  413dc8:	b.eq	413de0 <printf@plt+0x12180>  // b.none
  413dcc:	ldr	x0, [sp, #40]
  413dd0:	ldr	x0, [x0]
  413dd4:	mov	x1, x0
  413dd8:	ldr	x0, [sp, #40]
  413ddc:	bl	412d28 <printf@plt+0x110c8>
  413de0:	ldr	w0, [sp, #36]
  413de4:	cmp	w0, #0x2
  413de8:	b.ne	413dfc <printf@plt+0x1219c>  // b.any
  413dec:	ldr	x0, [sp, #40]
  413df0:	ldr	x0, [x0]
  413df4:	ldr	x0, [x0, #8]
  413df8:	str	x0, [sp, #72]
  413dfc:	ldr	x0, [sp, #40]
  413e00:	ldr	x0, [x0]
  413e04:	str	x0, [sp, #48]
  413e08:	ldr	x0, [sp, #40]
  413e0c:	ldr	x0, [x0]
  413e10:	ldr	x1, [x0, #72]
  413e14:	ldr	x0, [sp, #40]
  413e18:	str	x1, [x0]
  413e1c:	ldr	x0, [sp, #40]
  413e20:	ldr	x0, [x0]
  413e24:	cmp	x0, #0x0
  413e28:	b.ne	413e34 <printf@plt+0x121d4>  // b.any
  413e2c:	ldr	x0, [sp, #40]
  413e30:	str	xzr, [x0, #8]
  413e34:	ldr	x0, [sp, #48]
  413e38:	ldr	x0, [x0, #64]
  413e3c:	cmp	x0, #0x0
  413e40:	b.eq	413e68 <printf@plt+0x12208>  // b.none
  413e44:	ldr	x0, [sp, #48]
  413e48:	ldr	x19, [x0, #64]
  413e4c:	cmp	x19, #0x0
  413e50:	b.eq	413e68 <printf@plt+0x12208>  // b.none
  413e54:	mov	x0, x19
  413e58:	bl	4129b8 <printf@plt+0x10d58>
  413e5c:	mov	x1, #0x18                  	// #24
  413e60:	mov	x0, x19
  413e64:	bl	424780 <_ZdlPvm@@Base>
  413e68:	ldr	x19, [sp, #48]
  413e6c:	cmp	x19, #0x0
  413e70:	b.eq	413e88 <printf@plt+0x12228>  // b.none
  413e74:	mov	x0, x19
  413e78:	bl	414e0c <printf@plt+0x131ac>
  413e7c:	mov	x1, #0x50                  	// #80
  413e80:	mov	x0, x19
  413e84:	bl	424780 <_ZdlPvm@@Base>
  413e88:	ldr	x0, [sp, #64]
  413e8c:	cmp	x0, #0x0
  413e90:	b.eq	413f18 <printf@plt+0x122b8>  // b.none
  413e94:	ldr	x0, [sp, #64]
  413e98:	ldr	w0, [x0]
  413e9c:	cmp	w0, #0xa
  413ea0:	b.ne	413ebc <printf@plt+0x1225c>  // b.any
  413ea4:	ldr	x0, [sp, #64]
  413ea8:	add	x0, x0, #0x18
  413eac:	mov	x1, x0
  413eb0:	ldr	x0, [sp, #40]
  413eb4:	bl	41399c <printf@plt+0x11d3c>
  413eb8:	b	413ee0 <printf@plt+0x12280>
  413ebc:	ldr	x0, [sp, #64]
  413ec0:	ldr	w1, [x0]
  413ec4:	ldr	x0, [sp, #64]
  413ec8:	ldr	x2, [x0, #8]
  413ecc:	ldr	x0, [sp, #64]
  413ed0:	ldr	x0, [x0, #64]
  413ed4:	mov	x3, x0
  413ed8:	ldr	x0, [sp, #40]
  413edc:	bl	413894 <printf@plt+0x11c34>
  413ee0:	ldr	x0, [sp, #64]
  413ee4:	str	x0, [sp, #48]
  413ee8:	ldr	x0, [sp, #64]
  413eec:	ldr	x0, [x0, #72]
  413ef0:	str	x0, [sp, #64]
  413ef4:	ldr	x19, [sp, #48]
  413ef8:	cmp	x19, #0x0
  413efc:	b.eq	413e88 <printf@plt+0x12228>  // b.none
  413f00:	mov	x0, x19
  413f04:	bl	414e0c <printf@plt+0x131ac>
  413f08:	mov	x1, #0x50                  	// #80
  413f0c:	mov	x0, x19
  413f10:	bl	424780 <_ZdlPvm@@Base>
  413f14:	b	413e88 <printf@plt+0x12228>
  413f18:	ldr	x0, [sp, #72]
  413f1c:	ldr	x19, [sp, #16]
  413f20:	ldp	x29, x30, [sp], #80
  413f24:	ret
  413f28:	stp	x29, x30, [sp, #-32]!
  413f2c:	mov	x29, sp
  413f30:	str	x0, [sp, #24]
  413f34:	mov	w1, #0x1                   	// #1
  413f38:	ldr	x0, [sp, #24]
  413f3c:	bl	413c70 <printf@plt+0x12010>
  413f40:	nop
  413f44:	ldp	x29, x30, [sp], #32
  413f48:	ret
  413f4c:	stp	x29, x30, [sp, #-32]!
  413f50:	mov	x29, sp
  413f54:	str	x0, [sp, #24]
  413f58:	mov	w1, #0x0                   	// #0
  413f5c:	ldr	x0, [sp, #24]
  413f60:	bl	413c70 <printf@plt+0x12010>
  413f64:	nop
  413f68:	ldp	x29, x30, [sp], #32
  413f6c:	ret
  413f70:	stp	x29, x30, [sp, #-32]!
  413f74:	mov	x29, sp
  413f78:	str	x0, [sp, #24]
  413f7c:	mov	w1, #0x4                   	// #4
  413f80:	ldr	x0, [sp, #24]
  413f84:	bl	413c70 <printf@plt+0x12010>
  413f88:	nop
  413f8c:	ldp	x29, x30, [sp], #32
  413f90:	ret
  413f94:	stp	x29, x30, [sp, #-32]!
  413f98:	mov	x29, sp
  413f9c:	str	x0, [sp, #24]
  413fa0:	mov	w1, #0x3                   	// #3
  413fa4:	ldr	x0, [sp, #24]
  413fa8:	bl	413c70 <printf@plt+0x12010>
  413fac:	nop
  413fb0:	ldp	x29, x30, [sp], #32
  413fb4:	ret
  413fb8:	stp	x29, x30, [sp, #-32]!
  413fbc:	mov	x29, sp
  413fc0:	str	x0, [sp, #24]
  413fc4:	mov	w1, #0x5                   	// #5
  413fc8:	ldr	x0, [sp, #24]
  413fcc:	bl	413c70 <printf@plt+0x12010>
  413fd0:	nop
  413fd4:	ldp	x29, x30, [sp], #32
  413fd8:	ret
  413fdc:	stp	x29, x30, [sp, #-32]!
  413fe0:	mov	x29, sp
  413fe4:	str	x0, [sp, #24]
  413fe8:	mov	w1, #0x6                   	// #6
  413fec:	ldr	x0, [sp, #24]
  413ff0:	bl	413c70 <printf@plt+0x12010>
  413ff4:	nop
  413ff8:	ldp	x29, x30, [sp], #32
  413ffc:	ret
  414000:	stp	x29, x30, [sp, #-32]!
  414004:	mov	x29, sp
  414008:	str	x0, [sp, #24]
  41400c:	mov	w1, #0x7                   	// #7
  414010:	ldr	x0, [sp, #24]
  414014:	bl	413c70 <printf@plt+0x12010>
  414018:	nop
  41401c:	ldp	x29, x30, [sp], #32
  414020:	ret
  414024:	stp	x29, x30, [sp, #-32]!
  414028:	mov	x29, sp
  41402c:	str	x0, [sp, #24]
  414030:	mov	w1, #0x8                   	// #8
  414034:	ldr	x0, [sp, #24]
  414038:	bl	413c70 <printf@plt+0x12010>
  41403c:	nop
  414040:	ldp	x29, x30, [sp], #32
  414044:	ret
  414048:	stp	x29, x30, [sp, #-32]!
  41404c:	mov	x29, sp
  414050:	str	x0, [sp, #24]
  414054:	str	x1, [sp, #16]
  414058:	ldr	x0, [sp, #16]
  41405c:	cmp	x0, #0x0
  414060:	b.eq	4140a0 <printf@plt+0x12440>  // b.none
  414064:	ldr	x0, [sp, #16]
  414068:	ldr	w0, [x0, #16]
  41406c:	cmp	w0, #0x0
  414070:	b.ne	4140a0 <printf@plt+0x12440>  // b.any
  414074:	ldr	x0, [sp, #16]
  414078:	ldr	x0, [x0, #72]
  41407c:	mov	x1, x0
  414080:	ldr	x0, [sp, #24]
  414084:	bl	414048 <printf@plt+0x123e8>
  414088:	ldr	x0, [sp, #16]
  41408c:	mov	w1, #0x1                   	// #1
  414090:	str	w1, [x0, #16]
  414094:	ldr	x1, [sp, #16]
  414098:	ldr	x0, [sp, #24]
  41409c:	bl	413264 <printf@plt+0x11604>
  4140a0:	nop
  4140a4:	ldp	x29, x30, [sp], #32
  4140a8:	ret
  4140ac:	stp	x29, x30, [sp, #-64]!
  4140b0:	mov	x29, sp
  4140b4:	str	x0, [sp, #40]
  4140b8:	str	x1, [sp, #32]
  4140bc:	str	w2, [sp, #28]
  4140c0:	mov	w1, #0x2                   	// #2
  4140c4:	ldr	x0, [sp, #40]
  4140c8:	bl	413734 <printf@plt+0x11ad4>
  4140cc:	cmp	w0, #0x0
  4140d0:	b.ne	4140f0 <printf@plt+0x12490>  // b.any
  4140d4:	mov	w1, #0x6                   	// #6
  4140d8:	ldr	x0, [sp, #40]
  4140dc:	bl	413734 <printf@plt+0x11ad4>
  4140e0:	cmp	w0, #0x0
  4140e4:	b.ne	4140f0 <printf@plt+0x12490>  // b.any
  4140e8:	mov	w0, #0x1                   	// #1
  4140ec:	b	4140f4 <printf@plt+0x12494>
  4140f0:	mov	w0, #0x0                   	// #0
  4140f4:	cmp	w0, #0x0
  4140f8:	b.eq	414110 <printf@plt+0x124b0>  // b.none
  4140fc:	mov	w2, #0x0                   	// #0
  414100:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414104:	add	x1, x0, #0x2b8
  414108:	ldr	x0, [sp, #40]
  41410c:	bl	414330 <printf@plt+0x126d0>
  414110:	mov	w1, #0x9                   	// #9
  414114:	ldr	x0, [sp, #40]
  414118:	bl	413734 <printf@plt+0x11ad4>
  41411c:	cmp	w0, #0x0
  414120:	cset	w0, ne  // ne = any
  414124:	and	w0, w0, #0xff
  414128:	cmp	w0, #0x0
  41412c:	b.eq	4141dc <printf@plt+0x1257c>  // b.none
  414130:	ldr	x0, [sp, #40]
  414134:	bl	4149c0 <printf@plt+0x12d60>
  414138:	str	w0, [sp, #60]
  41413c:	ldr	x0, [sp, #40]
  414140:	ldr	x0, [x0]
  414144:	mov	x1, x0
  414148:	ldr	x0, [sp, #40]
  41414c:	bl	414048 <printf@plt+0x123e8>
  414150:	ldr	w0, [sp, #60]
  414154:	cmp	w0, #0x0
  414158:	b.eq	4141f0 <printf@plt+0x12590>  // b.none
  41415c:	mov	w1, #0x6                   	// #6
  414160:	ldr	x0, [sp, #40]
  414164:	bl	413734 <printf@plt+0x11ad4>
  414168:	cmp	w0, #0x0
  41416c:	cset	w0, ne  // ne = any
  414170:	and	w0, w0, #0xff
  414174:	cmp	w0, #0x0
  414178:	b.eq	41418c <printf@plt+0x1252c>  // b.none
  41417c:	ldr	x0, [sp, #40]
  414180:	ldr	x0, [x0, #16]
  414184:	bl	415640 <printf@plt+0x139e0>
  414188:	b	4141f0 <printf@plt+0x12590>
  41418c:	ldr	x0, [sp, #40]
  414190:	ldr	w0, [x0, #24]
  414194:	cmp	w0, #0x0
  414198:	b.ne	4141bc <printf@plt+0x1255c>  // b.any
  41419c:	ldr	x0, [sp, #40]
  4141a0:	ldr	x2, [x0, #16]
  4141a4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4141a8:	add	x1, x0, #0x310
  4141ac:	mov	x0, x2
  4141b0:	bl	4157c4 <printf@plt+0x13b64>
  4141b4:	bl	415640 <printf@plt+0x139e0>
  4141b8:	b	4141f0 <printf@plt+0x12590>
  4141bc:	ldr	x0, [sp, #40]
  4141c0:	ldr	x2, [x0, #16]
  4141c4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4141c8:	add	x1, x0, #0x318
  4141cc:	mov	x0, x2
  4141d0:	bl	4157c4 <printf@plt+0x13b64>
  4141d4:	bl	415640 <printf@plt+0x139e0>
  4141d8:	b	4141f0 <printf@plt+0x12590>
  4141dc:	ldr	x0, [sp, #40]
  4141e0:	ldr	x0, [x0]
  4141e4:	mov	x1, x0
  4141e8:	ldr	x0, [sp, #40]
  4141ec:	bl	414048 <printf@plt+0x123e8>
  4141f0:	ldr	x0, [sp, #40]
  4141f4:	ldr	x0, [x0, #16]
  4141f8:	ldr	w2, [sp, #28]
  4141fc:	ldr	x1, [sp, #32]
  414200:	bl	415790 <printf@plt+0x13b30>
  414204:	ldr	x0, [sp, #40]
  414208:	str	wzr, [x0, #28]
  41420c:	ldr	x0, [sp, #40]
  414210:	str	wzr, [x0, #44]
  414214:	nop
  414218:	ldp	x29, x30, [sp], #64
  41421c:	ret
  414220:	stp	x29, x30, [sp, #-80]!
  414224:	mov	x29, sp
  414228:	str	x19, [sp, #16]
  41422c:	str	x0, [sp, #56]
  414230:	str	x1, [sp, #48]
  414234:	str	x2, [sp, #40]
  414238:	str	w3, [sp, #36]
  41423c:	mov	w1, #0x2                   	// #2
  414240:	ldr	x0, [sp, #56]
  414244:	bl	413734 <printf@plt+0x11ad4>
  414248:	cmp	w0, #0x0
  41424c:	cset	w0, eq  // eq = none
  414250:	and	w0, w0, #0xff
  414254:	cmp	w0, #0x0
  414258:	b.eq	414320 <printf@plt+0x126c0>  // b.none
  41425c:	mov	w1, #0x6                   	// #6
  414260:	ldr	x0, [sp, #56]
  414264:	bl	413734 <printf@plt+0x11ad4>
  414268:	cmp	w0, #0x0
  41426c:	cset	w0, ne  // ne = any
  414270:	and	w0, w0, #0xff
  414274:	cmp	w0, #0x0
  414278:	b.eq	4142f8 <printf@plt+0x12698>  // b.none
  41427c:	mov	w1, #0x6                   	// #6
  414280:	ldr	x0, [sp, #56]
  414284:	bl	414440 <printf@plt+0x127e0>
  414288:	str	x0, [sp, #72]
  41428c:	ldr	x0, [sp, #56]
  414290:	bl	413fdc <printf@plt+0x1237c>
  414294:	ldr	x0, [sp, #48]
  414298:	cmp	x0, #0x0
  41429c:	b.eq	4142b0 <printf@plt+0x12650>  // b.none
  4142a0:	ldr	x0, [sp, #48]
  4142a4:	ldrb	w0, [x0]
  4142a8:	cmp	w0, #0x0
  4142ac:	b.ne	4142d8 <printf@plt+0x12678>  // b.any
  4142b0:	ldr	x1, [sp, #72]
  4142b4:	ldr	x0, [sp, #40]
  4142b8:	cmp	x1, x0
  4142bc:	b.eq	4142cc <printf@plt+0x1266c>  // b.none
  4142c0:	ldr	x0, [sp, #40]
  4142c4:	cmp	x0, #0x0
  4142c8:	b.ne	4142d8 <printf@plt+0x12678>  // b.any
  4142cc:	ldr	x0, [sp, #72]
  4142d0:	str	x0, [sp, #40]
  4142d4:	b	4142f8 <printf@plt+0x12698>
  4142d8:	ldr	x19, [sp, #72]
  4142dc:	cmp	x19, #0x0
  4142e0:	b.eq	4142f8 <printf@plt+0x12698>  // b.none
  4142e4:	mov	x0, x19
  4142e8:	bl	4129b8 <printf@plt+0x10d58>
  4142ec:	mov	x1, #0x18                  	// #24
  4142f0:	mov	x0, x19
  4142f4:	bl	424780 <_ZdlPvm@@Base>
  4142f8:	ldr	x0, [sp, #56]
  4142fc:	bl	414924 <printf@plt+0x12cc4>
  414300:	ldr	x3, [sp, #40]
  414304:	ldr	x2, [sp, #48]
  414308:	mov	w1, #0x2                   	// #2
  41430c:	ldr	x0, [sp, #56]
  414310:	bl	413894 <printf@plt+0x11c34>
  414314:	ldr	x0, [sp, #56]
  414318:	ldr	w1, [sp, #36]
  41431c:	str	w1, [x0, #48]
  414320:	nop
  414324:	ldr	x19, [sp, #16]
  414328:	ldp	x29, x30, [sp], #80
  41432c:	ret
  414330:	stp	x29, x30, [sp, #-48]!
  414334:	mov	x29, sp
  414338:	str	x0, [sp, #40]
  41433c:	str	x1, [sp, #32]
  414340:	str	w2, [sp, #28]
  414344:	ldr	w3, [sp, #28]
  414348:	mov	x2, #0x0                   	// #0
  41434c:	ldr	x1, [sp, #32]
  414350:	ldr	x0, [sp, #40]
  414354:	bl	414220 <printf@plt+0x125c0>
  414358:	nop
  41435c:	ldp	x29, x30, [sp], #48
  414360:	ret
  414364:	stp	x29, x30, [sp, #-96]!
  414368:	mov	x29, sp
  41436c:	stp	x19, x20, [sp, #16]
  414370:	str	x0, [sp, #72]
  414374:	str	x1, [sp, #64]
  414378:	str	x2, [sp, #56]
  41437c:	str	w3, [sp, #52]
  414380:	str	w4, [sp, #48]
  414384:	str	w5, [sp, #44]
  414388:	str	w6, [sp, #40]
  41438c:	ldr	w0, [sp, #52]
  414390:	cmp	w0, #0x0
  414394:	b.ne	4143a0 <printf@plt+0x12740>  // b.any
  414398:	str	xzr, [sp, #88]
  41439c:	b	4143c8 <printf@plt+0x12768>
  4143a0:	mov	x0, #0x18                  	// #24
  4143a4:	bl	4246c4 <_Znwm@@Base>
  4143a8:	mov	x19, x0
  4143ac:	ldr	w4, [sp, #44]
  4143b0:	ldr	w3, [sp, #48]
  4143b4:	ldr	w2, [sp, #52]
  4143b8:	ldr	x1, [sp, #64]
  4143bc:	mov	x0, x19
  4143c0:	bl	4128ec <printf@plt+0x10c8c>
  4143c4:	str	x19, [sp, #88]
  4143c8:	ldr	w3, [sp, #40]
  4143cc:	ldr	x2, [sp, #88]
  4143d0:	ldr	x1, [sp, #56]
  4143d4:	ldr	x0, [sp, #72]
  4143d8:	bl	414220 <printf@plt+0x125c0>
  4143dc:	b	4143f8 <printf@plt+0x12798>
  4143e0:	mov	x20, x0
  4143e4:	mov	x1, #0x18                  	// #24
  4143e8:	mov	x0, x19
  4143ec:	bl	424780 <_ZdlPvm@@Base>
  4143f0:	mov	x0, x20
  4143f4:	bl	401be0 <_Unwind_Resume@plt>
  4143f8:	ldp	x19, x20, [sp, #16]
  4143fc:	ldp	x29, x30, [sp], #96
  414400:	ret
  414404:	stp	x29, x30, [sp, #-48]!
  414408:	mov	x29, sp
  41440c:	str	x0, [sp, #24]
  414410:	ldr	x0, [sp, #24]
  414414:	mov	w1, #0x1                   	// #1
  414418:	str	w1, [x0, #28]
  41441c:	mov	w1, #0x2                   	// #2
  414420:	ldr	x0, [sp, #24]
  414424:	bl	413c70 <printf@plt+0x12010>
  414428:	str	x0, [sp, #40]
  41442c:	ldr	x0, [sp, #24]
  414430:	str	wzr, [x0, #48]
  414434:	ldr	x0, [sp, #40]
  414438:	ldp	x29, x30, [sp], #48
  41443c:	ret
  414440:	sub	sp, sp, #0x20
  414444:	str	x0, [sp, #8]
  414448:	str	w1, [sp, #4]
  41444c:	ldr	x0, [sp, #8]
  414450:	ldr	x0, [x0]
  414454:	str	x0, [sp, #24]
  414458:	ldr	x0, [sp, #24]
  41445c:	cmp	x0, #0x0
  414460:	b.eq	4144a4 <printf@plt+0x12844>  // b.none
  414464:	ldr	x0, [sp, #24]
  414468:	ldr	w0, [x0]
  41446c:	ldr	w1, [sp, #4]
  414470:	cmp	w1, w0
  414474:	b.ne	414494 <printf@plt+0x12834>  // b.any
  414478:	ldr	x0, [sp, #24]
  41447c:	ldr	x0, [x0, #64]
  414480:	str	x0, [sp, #16]
  414484:	ldr	x0, [sp, #24]
  414488:	str	xzr, [x0, #64]
  41448c:	ldr	x0, [sp, #16]
  414490:	b	4144a8 <printf@plt+0x12848>
  414494:	ldr	x0, [sp, #24]
  414498:	ldr	x0, [x0, #72]
  41449c:	str	x0, [sp, #24]
  4144a0:	b	414458 <printf@plt+0x127f8>
  4144a4:	mov	x0, #0x0                   	// #0
  4144a8:	add	sp, sp, #0x20
  4144ac:	ret
  4144b0:	sub	sp, sp, #0x10
  4144b4:	str	x0, [sp, #8]
  4144b8:	ldr	x0, [sp, #8]
  4144bc:	str	wzr, [x0, #48]
  4144c0:	nop
  4144c4:	add	sp, sp, #0x10
  4144c8:	ret
  4144cc:	stp	x29, x30, [sp, #-48]!
  4144d0:	mov	x29, sp
  4144d4:	str	x0, [sp, #24]
  4144d8:	ldr	x0, [sp, #24]
  4144dc:	bl	413bf8 <printf@plt+0x11f98>
  4144e0:	cmp	w0, #0x0
  4144e4:	cset	w0, ne  // ne = any
  4144e8:	and	w0, w0, #0xff
  4144ec:	cmp	w0, #0x0
  4144f0:	b.eq	414524 <printf@plt+0x128c4>  // b.none
  4144f4:	mov	w2, #0x0                   	// #0
  4144f8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4144fc:	add	x1, x0, #0x2b8
  414500:	ldr	x0, [sp, #24]
  414504:	bl	4140ac <printf@plt+0x1244c>
  414508:	ldr	x0, [sp, #24]
  41450c:	ldr	x0, [x0, #16]
  414510:	bl	4155d0 <printf@plt+0x13970>
  414514:	ldr	x0, [sp, #24]
  414518:	mov	w1, #0x1                   	// #1
  41451c:	str	w1, [x0, #28]
  414520:	b	41455c <printf@plt+0x128fc>
  414524:	mov	w1, #0x2                   	// #2
  414528:	ldr	x0, [sp, #24]
  41452c:	bl	414440 <printf@plt+0x127e0>
  414530:	str	x0, [sp, #40]
  414534:	ldr	x0, [sp, #24]
  414538:	bl	414404 <printf@plt+0x127a4>
  41453c:	mov	w3, #0x1                   	// #1
  414540:	ldr	x2, [sp, #40]
  414544:	mov	x1, x0
  414548:	ldr	x0, [sp, #24]
  41454c:	bl	414220 <printf@plt+0x125c0>
  414550:	ldr	x0, [sp, #24]
  414554:	mov	w1, #0x1                   	// #1
  414558:	str	w1, [x0, #28]
  41455c:	nop
  414560:	ldp	x29, x30, [sp], #48
  414564:	ret
  414568:	stp	x29, x30, [sp, #-32]!
  41456c:	mov	x29, sp
  414570:	str	x0, [sp, #24]
  414574:	mov	w1, #0x6                   	// #6
  414578:	ldr	x0, [sp, #24]
  41457c:	bl	413734 <printf@plt+0x11ad4>
  414580:	cmp	w0, #0x0
  414584:	cset	w0, eq  // eq = none
  414588:	and	w0, w0, #0xff
  41458c:	cmp	w0, #0x0
  414590:	b.eq	4145dc <printf@plt+0x1297c>  // b.none
  414594:	ldr	x0, [sp, #24]
  414598:	bl	41464c <printf@plt+0x129ec>
  41459c:	cmp	w0, #0x0
  4145a0:	cset	w0, ne  // ne = any
  4145a4:	and	w0, w0, #0xff
  4145a8:	cmp	w0, #0x0
  4145ac:	b.eq	4145dc <printf@plt+0x1297c>  // b.none
  4145b0:	mov	w1, #0x9                   	// #9
  4145b4:	ldr	x0, [sp, #24]
  4145b8:	bl	413734 <printf@plt+0x11ad4>
  4145bc:	cmp	w0, #0x0
  4145c0:	cset	w0, eq  // eq = none
  4145c4:	and	w0, w0, #0xff
  4145c8:	cmp	w0, #0x0
  4145cc:	b.eq	4145dc <printf@plt+0x1297c>  // b.none
  4145d0:	mov	w1, #0x9                   	// #9
  4145d4:	ldr	x0, [sp, #24]
  4145d8:	bl	413968 <printf@plt+0x11d08>
  4145dc:	ldr	x0, [sp, #24]
  4145e0:	mov	w1, #0x1                   	// #1
  4145e4:	str	w1, [x0, #28]
  4145e8:	nop
  4145ec:	ldp	x29, x30, [sp], #32
  4145f0:	ret
  4145f4:	stp	x29, x30, [sp, #-32]!
  4145f8:	mov	x29, sp
  4145fc:	str	x0, [sp, #24]
  414600:	mov	w1, #0x6                   	// #6
  414604:	ldr	x0, [sp, #24]
  414608:	bl	413734 <printf@plt+0x11ad4>
  41460c:	cmp	w0, #0x0
  414610:	cset	w0, ne  // ne = any
  414614:	and	w0, w0, #0xff
  414618:	cmp	w0, #0x0
  41461c:	b.eq	414640 <printf@plt+0x129e0>  // b.none
  414620:	mov	w2, #0x1                   	// #1
  414624:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414628:	add	x1, x0, #0x320
  41462c:	ldr	x0, [sp, #24]
  414630:	bl	4140ac <printf@plt+0x1244c>
  414634:	ldr	x0, [sp, #24]
  414638:	mov	w1, #0x1                   	// #1
  41463c:	str	w1, [x0, #28]
  414640:	nop
  414644:	ldp	x29, x30, [sp], #32
  414648:	ret
  41464c:	sub	sp, sp, #0x10
  414650:	str	x0, [sp, #8]
  414654:	ldr	x0, [sp, #8]
  414658:	ldr	w0, [x0, #28]
  41465c:	cmp	w0, #0x0
  414660:	cset	w0, eq  // eq = none
  414664:	and	w0, w0, #0xff
  414668:	add	sp, sp, #0x10
  41466c:	ret
  414670:	sub	sp, sp, #0x10
  414674:	str	x0, [sp, #8]
  414678:	ldr	x0, [sp, #8]
  41467c:	ldr	w0, [x0, #44]
  414680:	cmp	w0, #0x0
  414684:	cset	w0, eq  // eq = none
  414688:	and	w0, w0, #0xff
  41468c:	add	sp, sp, #0x10
  414690:	ret
  414694:	sub	sp, sp, #0x10
  414698:	str	x0, [sp, #8]
  41469c:	ldr	x0, [sp, #8]
  4146a0:	ldr	w0, [x0, #48]
  4146a4:	add	sp, sp, #0x10
  4146a8:	ret
  4146ac:	sub	sp, sp, #0x10
  4146b0:	str	x0, [sp, #8]
  4146b4:	ldr	x0, [sp, #8]
  4146b8:	ldr	w0, [x0, #48]
  4146bc:	cmp	w0, #0x0
  4146c0:	b.eq	4146e4 <printf@plt+0x12a84>  // b.none
  4146c4:	ldr	x0, [sp, #8]
  4146c8:	ldr	w0, [x0, #44]
  4146cc:	cmp	w0, #0x0
  4146d0:	b.eq	4146e4 <printf@plt+0x12a84>  // b.none
  4146d4:	ldr	x0, [sp, #8]
  4146d8:	str	wzr, [x0, #48]
  4146dc:	mov	w0, #0x1                   	// #1
  4146e0:	b	4146e8 <printf@plt+0x12a88>
  4146e4:	mov	w0, #0x0                   	// #0
  4146e8:	add	sp, sp, #0x10
  4146ec:	ret
  4146f0:	stp	x29, x30, [sp, #-32]!
  4146f4:	mov	x29, sp
  4146f8:	str	x0, [sp, #24]
  4146fc:	mov	w1, #0x6                   	// #6
  414700:	ldr	x0, [sp, #24]
  414704:	bl	413734 <printf@plt+0x11ad4>
  414708:	cmp	w0, #0x0
  41470c:	cset	w0, ne  // ne = any
  414710:	and	w0, w0, #0xff
  414714:	cmp	w0, #0x0
  414718:	b.eq	414734 <printf@plt+0x12ad4>  // b.none
  41471c:	mov	w2, #0x1                   	// #1
  414720:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414724:	add	x1, x0, #0x238
  414728:	ldr	x0, [sp, #24]
  41472c:	bl	4140ac <printf@plt+0x1244c>
  414730:	b	414740 <printf@plt+0x12ae0>
  414734:	ldr	x0, [sp, #24]
  414738:	ldr	x0, [x0, #16]
  41473c:	bl	41546c <printf@plt+0x1380c>
  414740:	ldr	x0, [sp, #24]
  414744:	mov	w1, #0x1                   	// #1
  414748:	str	w1, [x0, #28]
  41474c:	nop
  414750:	ldp	x29, x30, [sp], #32
  414754:	ret
  414758:	stp	x29, x30, [sp, #-64]!
  41475c:	mov	x29, sp
  414760:	str	x19, [sp, #16]
  414764:	str	x0, [sp, #40]
  414768:	str	x1, [sp, #32]
  41476c:	ldr	x0, [sp, #40]
  414770:	ldr	x0, [x0]
  414774:	str	x0, [sp, #56]
  414778:	str	xzr, [sp, #48]
  41477c:	ldr	x0, [sp, #56]
  414780:	cmp	x0, #0x0
  414784:	b.eq	4147b0 <printf@plt+0x12b50>  // b.none
  414788:	ldr	x1, [sp, #56]
  41478c:	ldr	x0, [sp, #32]
  414790:	cmp	x1, x0
  414794:	b.eq	4147b0 <printf@plt+0x12b50>  // b.none
  414798:	ldr	x0, [sp, #56]
  41479c:	str	x0, [sp, #48]
  4147a0:	ldr	x0, [sp, #56]
  4147a4:	ldr	x0, [x0, #72]
  4147a8:	str	x0, [sp, #56]
  4147ac:	b	41477c <printf@plt+0x12b1c>
  4147b0:	ldr	x0, [sp, #56]
  4147b4:	cmp	x0, #0x0
  4147b8:	b.eq	414890 <printf@plt+0x12c30>  // b.none
  4147bc:	ldr	x1, [sp, #56]
  4147c0:	ldr	x0, [sp, #32]
  4147c4:	cmp	x1, x0
  4147c8:	b.ne	414890 <printf@plt+0x12c30>  // b.any
  4147cc:	ldr	x0, [sp, #40]
  4147d0:	ldr	x0, [x0]
  4147d4:	ldr	x1, [sp, #56]
  4147d8:	cmp	x1, x0
  4147dc:	b.ne	414810 <printf@plt+0x12bb0>  // b.any
  4147e0:	ldr	x0, [sp, #40]
  4147e4:	ldr	x0, [x0]
  4147e8:	ldr	x1, [x0, #72]
  4147ec:	ldr	x0, [sp, #40]
  4147f0:	str	x1, [x0]
  4147f4:	ldr	x0, [sp, #40]
  4147f8:	ldr	x0, [x0]
  4147fc:	cmp	x0, #0x0
  414800:	b.ne	414870 <printf@plt+0x12c10>  // b.any
  414804:	ldr	x0, [sp, #40]
  414808:	str	xzr, [x0, #8]
  41480c:	b	414870 <printf@plt+0x12c10>
  414810:	ldr	x0, [sp, #48]
  414814:	cmp	x0, #0x0
  414818:	b.ne	414844 <printf@plt+0x12be4>  // b.any
  41481c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414820:	add	x3, x0, #0xb38
  414824:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414828:	add	x2, x0, #0xb38
  41482c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414830:	add	x1, x0, #0xb38
  414834:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414838:	add	x0, x0, #0x328
  41483c:	bl	41bf74 <printf@plt+0x1a314>
  414840:	b	414870 <printf@plt+0x12c10>
  414844:	ldr	x0, [sp, #56]
  414848:	ldr	x1, [x0, #72]
  41484c:	ldr	x0, [sp, #48]
  414850:	str	x1, [x0, #72]
  414854:	ldr	x0, [sp, #48]
  414858:	ldr	x0, [x0, #72]
  41485c:	cmp	x0, #0x0
  414860:	b.ne	414870 <printf@plt+0x12c10>  // b.any
  414864:	ldr	x0, [sp, #40]
  414868:	ldr	x1, [sp, #48]
  41486c:	str	x1, [x0, #8]
  414870:	ldr	x19, [sp, #56]
  414874:	cmp	x19, #0x0
  414878:	b.eq	414890 <printf@plt+0x12c30>  // b.none
  41487c:	mov	x0, x19
  414880:	bl	414e0c <printf@plt+0x131ac>
  414884:	mov	x1, #0x50                  	// #80
  414888:	mov	x0, x19
  41488c:	bl	424780 <_ZdlPvm@@Base>
  414890:	nop
  414894:	ldr	x19, [sp, #16]
  414898:	ldp	x29, x30, [sp], #64
  41489c:	ret
  4148a0:	stp	x29, x30, [sp, #-48]!
  4148a4:	mov	x29, sp
  4148a8:	str	x0, [sp, #24]
  4148ac:	str	w1, [sp, #20]
  4148b0:	ldr	x0, [sp, #24]
  4148b4:	ldr	x0, [x0]
  4148b8:	str	x0, [sp, #40]
  4148bc:	ldr	x0, [sp, #40]
  4148c0:	cmp	x0, #0x0
  4148c4:	b.eq	4148ec <printf@plt+0x12c8c>  // b.none
  4148c8:	ldr	x0, [sp, #40]
  4148cc:	ldr	w0, [x0]
  4148d0:	ldr	w1, [sp, #20]
  4148d4:	cmp	w1, w0
  4148d8:	b.eq	4148ec <printf@plt+0x12c8c>  // b.none
  4148dc:	ldr	x0, [sp, #40]
  4148e0:	ldr	x0, [x0, #72]
  4148e4:	str	x0, [sp, #40]
  4148e8:	b	4148bc <printf@plt+0x12c5c>
  4148ec:	ldr	x0, [sp, #40]
  4148f0:	cmp	x0, #0x0
  4148f4:	b.eq	414918 <printf@plt+0x12cb8>  // b.none
  4148f8:	ldr	x0, [sp, #40]
  4148fc:	ldr	w0, [x0]
  414900:	ldr	w1, [sp, #20]
  414904:	cmp	w1, w0
  414908:	b.ne	414918 <printf@plt+0x12cb8>  // b.any
  41490c:	ldr	x1, [sp, #40]
  414910:	ldr	x0, [sp, #24]
  414914:	bl	414758 <printf@plt+0x12af8>
  414918:	nop
  41491c:	ldp	x29, x30, [sp], #48
  414920:	ret
  414924:	stp	x29, x30, [sp, #-32]!
  414928:	mov	x29, sp
  41492c:	str	x0, [sp, #24]
  414930:	mov	w1, #0x3                   	// #3
  414934:	ldr	x0, [sp, #24]
  414938:	bl	413734 <printf@plt+0x11ad4>
  41493c:	cmp	w0, #0x0
  414940:	cset	w0, ne  // ne = any
  414944:	and	w0, w0, #0xff
  414948:	cmp	w0, #0x0
  41494c:	b.eq	41495c <printf@plt+0x12cfc>  // b.none
  414950:	mov	w1, #0x3                   	// #3
  414954:	ldr	x0, [sp, #24]
  414958:	bl	4148a0 <printf@plt+0x12c40>
  41495c:	mov	w1, #0x4                   	// #4
  414960:	ldr	x0, [sp, #24]
  414964:	bl	413734 <printf@plt+0x11ad4>
  414968:	cmp	w0, #0x0
  41496c:	cset	w0, ne  // ne = any
  414970:	and	w0, w0, #0xff
  414974:	cmp	w0, #0x0
  414978:	b.eq	414988 <printf@plt+0x12d28>  // b.none
  41497c:	mov	w1, #0x4                   	// #4
  414980:	ldr	x0, [sp, #24]
  414984:	bl	4148a0 <printf@plt+0x12c40>
  414988:	mov	w1, #0x6                   	// #6
  41498c:	ldr	x0, [sp, #24]
  414990:	bl	413734 <printf@plt+0x11ad4>
  414994:	cmp	w0, #0x0
  414998:	cset	w0, ne  // ne = any
  41499c:	and	w0, w0, #0xff
  4149a0:	cmp	w0, #0x0
  4149a4:	b.eq	4149b4 <printf@plt+0x12d54>  // b.none
  4149a8:	mov	w1, #0x6                   	// #6
  4149ac:	ldr	x0, [sp, #24]
  4149b0:	bl	4148a0 <printf@plt+0x12c40>
  4149b4:	nop
  4149b8:	ldp	x29, x30, [sp], #32
  4149bc:	ret
  4149c0:	stp	x29, x30, [sp, #-80]!
  4149c4:	mov	x29, sp
  4149c8:	str	x19, [sp, #16]
  4149cc:	str	x0, [sp, #40]
  4149d0:	ldr	x0, [sp, #40]
  4149d4:	ldr	x0, [x0]
  4149d8:	str	x0, [sp, #72]
  4149dc:	str	xzr, [sp, #64]
  4149e0:	str	xzr, [sp, #56]
  4149e4:	ldr	x0, [sp, #72]
  4149e8:	cmp	x0, #0x0
  4149ec:	b.eq	414a18 <printf@plt+0x12db8>  // b.none
  4149f0:	ldr	x0, [sp, #72]
  4149f4:	ldr	w0, [x0]
  4149f8:	cmp	w0, #0x9
  4149fc:	b.eq	414a18 <printf@plt+0x12db8>  // b.none
  414a00:	ldr	x0, [sp, #72]
  414a04:	str	x0, [sp, #64]
  414a08:	ldr	x0, [sp, #72]
  414a0c:	ldr	x0, [x0, #72]
  414a10:	str	x0, [sp, #72]
  414a14:	b	4149e4 <printf@plt+0x12d84>
  414a18:	ldr	x0, [sp, #72]
  414a1c:	cmp	x0, #0x0
  414a20:	b.eq	414b10 <printf@plt+0x12eb0>  // b.none
  414a24:	ldr	x0, [sp, #72]
  414a28:	ldr	w0, [x0]
  414a2c:	cmp	w0, #0x9
  414a30:	b.ne	414b10 <printf@plt+0x12eb0>  // b.any
  414a34:	ldr	x0, [sp, #40]
  414a38:	ldr	x0, [x0]
  414a3c:	ldr	x1, [sp, #72]
  414a40:	cmp	x1, x0
  414a44:	b.ne	414a84 <printf@plt+0x12e24>  // b.any
  414a48:	ldr	x0, [sp, #40]
  414a4c:	ldr	x0, [x0]
  414a50:	ldr	x1, [x0, #72]
  414a54:	ldr	x0, [sp, #40]
  414a58:	str	x1, [x0]
  414a5c:	ldr	x0, [sp, #40]
  414a60:	ldr	x0, [x0]
  414a64:	cmp	x0, #0x0
  414a68:	b.ne	414a74 <printf@plt+0x12e14>  // b.any
  414a6c:	ldr	x0, [sp, #40]
  414a70:	str	xzr, [x0, #8]
  414a74:	ldr	x0, [sp, #40]
  414a78:	ldr	x0, [x0]
  414a7c:	str	x0, [sp, #56]
  414a80:	b	414af0 <printf@plt+0x12e90>
  414a84:	ldr	x0, [sp, #64]
  414a88:	cmp	x0, #0x0
  414a8c:	b.ne	414ab8 <printf@plt+0x12e58>  // b.any
  414a90:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414a94:	add	x3, x0, #0xb38
  414a98:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414a9c:	add	x2, x0, #0xb38
  414aa0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  414aa4:	add	x1, x0, #0xb38
  414aa8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414aac:	add	x0, x0, #0x328
  414ab0:	bl	41bf74 <printf@plt+0x1a314>
  414ab4:	b	414af0 <printf@plt+0x12e90>
  414ab8:	ldr	x0, [sp, #72]
  414abc:	ldr	x1, [x0, #72]
  414ac0:	ldr	x0, [sp, #64]
  414ac4:	str	x1, [x0, #72]
  414ac8:	ldr	x0, [sp, #72]
  414acc:	ldr	x0, [x0, #72]
  414ad0:	str	x0, [sp, #56]
  414ad4:	ldr	x0, [sp, #64]
  414ad8:	ldr	x0, [x0, #72]
  414adc:	cmp	x0, #0x0
  414ae0:	b.ne	414af0 <printf@plt+0x12e90>  // b.any
  414ae4:	ldr	x0, [sp, #40]
  414ae8:	ldr	x1, [sp, #64]
  414aec:	str	x1, [x0, #8]
  414af0:	ldr	x19, [sp, #72]
  414af4:	cmp	x19, #0x0
  414af8:	b.eq	414b10 <printf@plt+0x12eb0>  // b.none
  414afc:	mov	x0, x19
  414b00:	bl	414e0c <printf@plt+0x131ac>
  414b04:	mov	x1, #0x50                  	// #80
  414b08:	mov	x0, x19
  414b0c:	bl	424780 <_ZdlPvm@@Base>
  414b10:	ldr	x0, [sp, #56]
  414b14:	cmp	x0, #0x0
  414b18:	b.eq	414b44 <printf@plt+0x12ee4>  // b.none
  414b1c:	ldr	x0, [sp, #56]
  414b20:	ldr	w0, [x0, #16]
  414b24:	cmp	w0, #0x0
  414b28:	b.eq	414b34 <printf@plt+0x12ed4>  // b.none
  414b2c:	mov	w0, #0x1                   	// #1
  414b30:	b	414b48 <printf@plt+0x12ee8>
  414b34:	ldr	x0, [sp, #56]
  414b38:	ldr	x0, [x0, #72]
  414b3c:	str	x0, [sp, #56]
  414b40:	b	414b10 <printf@plt+0x12eb0>
  414b44:	mov	w0, #0x0                   	// #0
  414b48:	ldr	x19, [sp, #16]
  414b4c:	ldp	x29, x30, [sp], #80
  414b50:	ret
  414b54:	stp	x29, x30, [sp, #-64]!
  414b58:	mov	x29, sp
  414b5c:	str	x0, [sp, #24]
  414b60:	mov	w1, #0x2                   	// #2
  414b64:	ldr	x0, [sp, #24]
  414b68:	bl	413734 <printf@plt+0x11ad4>
  414b6c:	cmp	w0, #0x0
  414b70:	cset	w0, ne  // ne = any
  414b74:	and	w0, w0, #0xff
  414b78:	cmp	w0, #0x0
  414b7c:	b.eq	414c08 <printf@plt+0x12fa8>  // b.none
  414b80:	ldr	x0, [sp, #24]
  414b84:	ldr	x0, [x0]
  414b88:	str	x0, [sp, #56]
  414b8c:	ldr	x0, [sp, #56]
  414b90:	cmp	x0, #0x0
  414b94:	b.eq	414c08 <printf@plt+0x12fa8>  // b.none
  414b98:	ldr	x0, [sp, #56]
  414b9c:	ldr	w0, [x0]
  414ba0:	cmp	w0, #0x2
  414ba4:	b.ne	414bf8 <printf@plt+0x12f98>  // b.any
  414ba8:	ldr	x0, [sp, #56]
  414bac:	ldr	x0, [x0, #8]
  414bb0:	cmp	x0, #0x0
  414bb4:	b.eq	414bf8 <printf@plt+0x12f98>  // b.none
  414bb8:	mov	w1, #0x2                   	// #2
  414bbc:	ldr	x0, [sp, #24]
  414bc0:	bl	414440 <printf@plt+0x127e0>
  414bc4:	str	x0, [sp, #48]
  414bc8:	ldr	x0, [sp, #24]
  414bcc:	bl	4146ac <printf@plt+0x12a4c>
  414bd0:	str	w0, [sp, #44]
  414bd4:	ldr	x0, [sp, #24]
  414bd8:	bl	414404 <printf@plt+0x127a4>
  414bdc:	ldr	w3, [sp, #44]
  414be0:	ldr	x2, [sp, #48]
  414be4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414be8:	add	x1, x0, #0x2b8
  414bec:	ldr	x0, [sp, #24]
  414bf0:	bl	414220 <printf@plt+0x125c0>
  414bf4:	b	414c08 <printf@plt+0x12fa8>
  414bf8:	ldr	x0, [sp, #56]
  414bfc:	ldr	x0, [x0, #72]
  414c00:	str	x0, [sp, #56]
  414c04:	b	414b8c <printf@plt+0x12f2c>
  414c08:	ldp	x29, x30, [sp], #64
  414c0c:	ret
  414c10:	stp	x29, x30, [sp, #-48]!
  414c14:	mov	x29, sp
  414c18:	str	x0, [sp, #24]
  414c1c:	mov	w1, #0x2                   	// #2
  414c20:	ldr	x0, [sp, #24]
  414c24:	bl	413734 <printf@plt+0x11ad4>
  414c28:	cmp	w0, #0x0
  414c2c:	cset	w0, ne  // ne = any
  414c30:	and	w0, w0, #0xff
  414c34:	cmp	w0, #0x0
  414c38:	b.eq	414c90 <printf@plt+0x13030>  // b.none
  414c3c:	ldr	x0, [sp, #24]
  414c40:	ldr	x0, [x0]
  414c44:	str	x0, [sp, #40]
  414c48:	ldr	x0, [sp, #40]
  414c4c:	cmp	x0, #0x0
  414c50:	b.eq	414c90 <printf@plt+0x13030>  // b.none
  414c54:	ldr	x0, [sp, #40]
  414c58:	ldr	w0, [x0]
  414c5c:	cmp	w0, #0x2
  414c60:	b.ne	414c80 <printf@plt+0x13020>  // b.any
  414c64:	ldr	x0, [sp, #40]
  414c68:	ldr	x0, [x0, #8]
  414c6c:	cmp	x0, #0x0
  414c70:	b.eq	414c80 <printf@plt+0x13020>  // b.none
  414c74:	ldr	x0, [sp, #40]
  414c78:	ldr	x0, [x0, #8]
  414c7c:	b	414c98 <printf@plt+0x13038>
  414c80:	ldr	x0, [sp, #40]
  414c84:	ldr	x0, [x0, #72]
  414c88:	str	x0, [sp, #40]
  414c8c:	b	414c48 <printf@plt+0x12fe8>
  414c90:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  414c94:	add	x0, x0, #0x2b8
  414c98:	ldp	x29, x30, [sp], #48
  414c9c:	ret
  414ca0:	stp	x29, x30, [sp, #-32]!
  414ca4:	mov	x29, sp
  414ca8:	str	x0, [sp, #24]
  414cac:	mov	w1, #0x8                   	// #8
  414cb0:	ldr	x0, [sp, #24]
  414cb4:	bl	413734 <printf@plt+0x11ad4>
  414cb8:	cmp	w0, #0x0
  414cbc:	cset	w0, ne  // ne = any
  414cc0:	and	w0, w0, #0xff
  414cc4:	cmp	w0, #0x0
  414cc8:	b.eq	414cd8 <printf@plt+0x13078>  // b.none
  414ccc:	ldr	x0, [sp, #24]
  414cd0:	bl	414024 <printf@plt+0x123c4>
  414cd4:	b	414ce4 <printf@plt+0x13084>
  414cd8:	mov	w1, #0x7                   	// #7
  414cdc:	ldr	x0, [sp, #24]
  414ce0:	bl	413968 <printf@plt+0x11d08>
  414ce4:	nop
  414ce8:	ldp	x29, x30, [sp], #32
  414cec:	ret
  414cf0:	stp	x29, x30, [sp, #-32]!
  414cf4:	mov	x29, sp
  414cf8:	str	x0, [sp, #24]
  414cfc:	mov	w1, #0x7                   	// #7
  414d00:	ldr	x0, [sp, #24]
  414d04:	bl	413734 <printf@plt+0x11ad4>
  414d08:	cmp	w0, #0x0
  414d0c:	cset	w0, ne  // ne = any
  414d10:	and	w0, w0, #0xff
  414d14:	cmp	w0, #0x0
  414d18:	b.eq	414d28 <printf@plt+0x130c8>  // b.none
  414d1c:	ldr	x0, [sp, #24]
  414d20:	bl	414000 <printf@plt+0x123a0>
  414d24:	b	414d34 <printf@plt+0x130d4>
  414d28:	mov	w1, #0x8                   	// #8
  414d2c:	ldr	x0, [sp, #24]
  414d30:	bl	413968 <printf@plt+0x11d08>
  414d34:	nop
  414d38:	ldp	x29, x30, [sp], #32
  414d3c:	ret
  414d40:	stp	x29, x30, [sp, #-32]!
  414d44:	mov	x29, sp
  414d48:	str	x0, [sp, #24]
  414d4c:	mov	w1, #0x4                   	// #4
  414d50:	ldr	x0, [sp, #24]
  414d54:	bl	413968 <printf@plt+0x11d08>
  414d58:	nop
  414d5c:	ldp	x29, x30, [sp], #32
  414d60:	ret
  414d64:	stp	x29, x30, [sp, #-32]!
  414d68:	mov	x29, sp
  414d6c:	str	x0, [sp, #24]
  414d70:	mov	w1, #0x3                   	// #3
  414d74:	ldr	x0, [sp, #24]
  414d78:	bl	413968 <printf@plt+0x11d08>
  414d7c:	nop
  414d80:	ldp	x29, x30, [sp], #32
  414d84:	ret
  414d88:	stp	x29, x30, [sp, #-32]!
  414d8c:	mov	x29, sp
  414d90:	str	w0, [sp, #28]
  414d94:	str	w1, [sp, #24]
  414d98:	ldr	w0, [sp, #28]
  414d9c:	cmp	w0, #0x1
  414da0:	b.ne	414dc0 <printf@plt+0x13160>  // b.any
  414da4:	ldr	w1, [sp, #24]
  414da8:	mov	w0, #0xffff                	// #65535
  414dac:	cmp	w1, w0
  414db0:	b.ne	414dc0 <printf@plt+0x13160>  // b.any
  414db4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  414db8:	add	x0, x0, #0xfa8
  414dbc:	bl	41b250 <printf@plt+0x195f0>
  414dc0:	nop
  414dc4:	ldp	x29, x30, [sp], #32
  414dc8:	ret
  414dcc:	stp	x29, x30, [sp, #-16]!
  414dd0:	mov	x29, sp
  414dd4:	mov	w1, #0xffff                	// #65535
  414dd8:	mov	w0, #0x1                   	// #1
  414ddc:	bl	414d88 <printf@plt+0x13128>
  414de0:	ldp	x29, x30, [sp], #16
  414de4:	ret
  414de8:	sub	sp, sp, #0x10
  414dec:	str	x0, [sp, #8]
  414df0:	ldr	x0, [sp, #8]
  414df4:	ldr	w0, [x0]
  414df8:	cmp	w0, #0x0
  414dfc:	cset	w0, eq  // eq = none
  414e00:	and	w0, w0, #0xff
  414e04:	add	sp, sp, #0x10
  414e08:	ret
  414e0c:	stp	x29, x30, [sp, #-32]!
  414e10:	mov	x29, sp
  414e14:	str	x0, [sp, #24]
  414e18:	ldr	x0, [sp, #24]
  414e1c:	add	x0, x0, #0x18
  414e20:	bl	419c58 <printf@plt+0x17ff8>
  414e24:	nop
  414e28:	ldp	x29, x30, [sp], #32
  414e2c:	ret
  414e30:	stp	x29, x30, [sp, #-32]!
  414e34:	mov	x29, sp
  414e38:	str	x0, [sp, #24]
  414e3c:	ldr	x0, [sp, #24]
  414e40:	add	x2, x0, #0x18
  414e44:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  414e48:	add	x0, x0, #0xa8
  414e4c:	ldr	x1, [x0]
  414e50:	mov	x0, x2
  414e54:	bl	410a28 <printf@plt+0xedc8>
  414e58:	nop
  414e5c:	ldp	x29, x30, [sp], #32
  414e60:	ret
  414e64:	stp	x29, x30, [sp, #-48]!
  414e68:	mov	x29, sp
  414e6c:	str	x0, [sp, #40]
  414e70:	str	x1, [sp, #32]
  414e74:	str	w2, [sp, #28]
  414e78:	ldr	x0, [sp, #40]
  414e7c:	str	xzr, [x0, #8]
  414e80:	ldr	w0, [sp, #28]
  414e84:	add	w0, w0, #0x1
  414e88:	sxtw	x0, w0
  414e8c:	bl	401830 <_Znam@plt>
  414e90:	mov	x1, x0
  414e94:	ldr	x0, [sp, #40]
  414e98:	str	x1, [x0]
  414e9c:	ldr	x0, [sp, #40]
  414ea0:	ldr	x0, [x0]
  414ea4:	ldrsw	x1, [sp, #28]
  414ea8:	mov	x2, x1
  414eac:	ldr	x1, [sp, #32]
  414eb0:	bl	401a30 <strncpy@plt>
  414eb4:	ldr	x0, [sp, #40]
  414eb8:	ldr	x1, [x0]
  414ebc:	ldrsw	x0, [sp, #28]
  414ec0:	add	x0, x1, x0
  414ec4:	strb	wzr, [x0]
  414ec8:	nop
  414ecc:	ldp	x29, x30, [sp], #48
  414ed0:	ret
  414ed4:	stp	x29, x30, [sp, #-32]!
  414ed8:	mov	x29, sp
  414edc:	str	x0, [sp, #24]
  414ee0:	ldr	x0, [sp, #24]
  414ee4:	ldr	x0, [x0]
  414ee8:	cmp	x0, #0x0
  414eec:	b.eq	414efc <printf@plt+0x1329c>  // b.none
  414ef0:	ldr	x0, [sp, #24]
  414ef4:	ldr	x0, [x0]
  414ef8:	bl	401ac0 <_ZdaPv@plt>
  414efc:	nop
  414f00:	ldp	x29, x30, [sp], #32
  414f04:	ret
  414f08:	sub	sp, sp, #0x10
  414f0c:	str	x0, [sp, #8]
  414f10:	ldr	x0, [sp, #8]
  414f14:	str	wzr, [x0]
  414f18:	ldr	x0, [sp, #8]
  414f1c:	str	xzr, [x0, #8]
  414f20:	ldr	x0, [sp, #8]
  414f24:	str	xzr, [x0, #16]
  414f28:	nop
  414f2c:	add	sp, sp, #0x10
  414f30:	ret
  414f34:	stp	x29, x30, [sp, #-64]!
  414f38:	mov	x29, sp
  414f3c:	str	x19, [sp, #16]
  414f40:	str	x0, [sp, #40]
  414f44:	str	x1, [sp, #32]
  414f48:	ldr	x0, [sp, #40]
  414f4c:	ldr	w0, [x0]
  414f50:	str	w0, [sp, #60]
  414f54:	ldr	x0, [sp, #40]
  414f58:	ldr	x0, [x0, #8]
  414f5c:	cmp	x0, #0x0
  414f60:	b.eq	414fb8 <printf@plt+0x13358>  // b.none
  414f64:	ldr	x0, [sp, #40]
  414f68:	ldr	x0, [x0, #8]
  414f6c:	str	x0, [sp, #48]
  414f70:	ldr	x0, [sp, #40]
  414f74:	ldr	x0, [x0, #8]
  414f78:	ldr	x1, [x0, #8]
  414f7c:	ldr	x0, [sp, #40]
  414f80:	str	x1, [x0, #8]
  414f84:	ldr	x0, [sp, #48]
  414f88:	ldr	x0, [x0]
  414f8c:	ldr	x1, [sp, #32]
  414f90:	bl	401840 <fputs@plt>
  414f94:	ldr	x19, [sp, #48]
  414f98:	cmp	x19, #0x0
  414f9c:	b.eq	414f54 <printf@plt+0x132f4>  // b.none
  414fa0:	mov	x0, x19
  414fa4:	bl	414ed4 <printf@plt+0x13274>
  414fa8:	mov	x1, #0x10                  	// #16
  414fac:	mov	x0, x19
  414fb0:	bl	424780 <_ZdlPvm@@Base>
  414fb4:	b	414f54 <printf@plt+0x132f4>
  414fb8:	ldr	x0, [sp, #40]
  414fbc:	str	xzr, [x0, #8]
  414fc0:	ldr	x0, [sp, #40]
  414fc4:	str	xzr, [x0, #16]
  414fc8:	ldr	x0, [sp, #40]
  414fcc:	str	wzr, [x0]
  414fd0:	ldr	w0, [sp, #60]
  414fd4:	ldr	x19, [sp, #16]
  414fd8:	ldp	x29, x30, [sp], #64
  414fdc:	ret
  414fe0:	stp	x29, x30, [sp, #-64]!
  414fe4:	mov	x29, sp
  414fe8:	stp	x19, x20, [sp, #16]
  414fec:	str	x0, [sp, #56]
  414ff0:	str	x1, [sp, #48]
  414ff4:	str	w2, [sp, #44]
  414ff8:	ldr	x0, [sp, #56]
  414ffc:	ldr	x0, [x0, #8]
  415000:	cmp	x0, #0x0
  415004:	b.ne	415040 <printf@plt+0x133e0>  // b.any
  415008:	mov	x0, #0x10                  	// #16
  41500c:	bl	4246c4 <_Znwm@@Base>
  415010:	mov	x19, x0
  415014:	ldr	w2, [sp, #44]
  415018:	ldr	x1, [sp, #48]
  41501c:	mov	x0, x19
  415020:	bl	414e64 <printf@plt+0x13204>
  415024:	ldr	x0, [sp, #56]
  415028:	str	x19, [x0, #8]
  41502c:	ldr	x0, [sp, #56]
  415030:	ldr	x1, [x0, #8]
  415034:	ldr	x0, [sp, #56]
  415038:	str	x1, [x0, #16]
  41503c:	b	41507c <printf@plt+0x1341c>
  415040:	mov	x0, #0x10                  	// #16
  415044:	bl	4246c4 <_Znwm@@Base>
  415048:	mov	x19, x0
  41504c:	ldr	w2, [sp, #44]
  415050:	ldr	x1, [sp, #48]
  415054:	mov	x0, x19
  415058:	bl	414e64 <printf@plt+0x13204>
  41505c:	ldr	x0, [sp, #56]
  415060:	ldr	x0, [x0, #16]
  415064:	str	x19, [x0, #8]
  415068:	ldr	x0, [sp, #56]
  41506c:	ldr	x0, [x0, #16]
  415070:	ldr	x1, [x0, #8]
  415074:	ldr	x0, [sp, #56]
  415078:	str	x1, [x0, #16]
  41507c:	ldr	x0, [sp, #56]
  415080:	ldr	w1, [x0]
  415084:	ldr	w0, [sp, #44]
  415088:	add	w1, w1, w0
  41508c:	ldr	x0, [sp, #56]
  415090:	str	w1, [x0]
  415094:	b	4150c8 <printf@plt+0x13468>
  415098:	mov	x20, x0
  41509c:	mov	x1, #0x10                  	// #16
  4150a0:	mov	x0, x19
  4150a4:	bl	424780 <_ZdlPvm@@Base>
  4150a8:	mov	x0, x20
  4150ac:	bl	401be0 <_Unwind_Resume@plt>
  4150b0:	mov	x20, x0
  4150b4:	mov	x1, #0x10                  	// #16
  4150b8:	mov	x0, x19
  4150bc:	bl	424780 <_ZdlPvm@@Base>
  4150c0:	mov	x0, x20
  4150c4:	bl	401be0 <_Unwind_Resume@plt>
  4150c8:	ldp	x19, x20, [sp, #16]
  4150cc:	ldp	x29, x30, [sp], #64
  4150d0:	ret
  4150d4:	sub	sp, sp, #0x10
  4150d8:	str	x0, [sp, #8]
  4150dc:	ldr	x0, [sp, #8]
  4150e0:	ldr	w0, [x0]
  4150e4:	add	sp, sp, #0x10
  4150e8:	ret
  4150ec:	stp	x29, x30, [sp, #-48]!
  4150f0:	mov	x29, sp
  4150f4:	str	x0, [sp, #40]
  4150f8:	str	x1, [sp, #32]
  4150fc:	str	w2, [sp, #28]
  415100:	ldr	x0, [sp, #40]
  415104:	ldr	x1, [sp, #32]
  415108:	str	x1, [x0]
  41510c:	ldr	x0, [sp, #40]
  415110:	ldr	w1, [sp, #28]
  415114:	str	w1, [x0, #8]
  415118:	ldr	x0, [sp, #40]
  41511c:	str	wzr, [x0, #12]
  415120:	ldr	x0, [sp, #40]
  415124:	str	wzr, [x0, #16]
  415128:	ldr	x0, [sp, #40]
  41512c:	str	wzr, [x0, #20]
  415130:	ldr	x0, [sp, #40]
  415134:	add	x0, x0, #0x18
  415138:	bl	414f08 <printf@plt+0x132a8>
  41513c:	nop
  415140:	ldp	x29, x30, [sp], #48
  415144:	ret
  415148:	stp	x29, x30, [sp, #-32]!
  41514c:	mov	x29, sp
  415150:	str	x0, [sp, #24]
  415154:	str	x1, [sp, #16]
  415158:	ldr	x0, [sp, #24]
  41515c:	ldr	x0, [x0]
  415160:	cmp	x0, #0x0
  415164:	b.eq	415174 <printf@plt+0x13514>  // b.none
  415168:	ldr	x0, [sp, #24]
  41516c:	ldr	x0, [x0]
  415170:	bl	401a80 <fflush@plt>
  415174:	ldr	x0, [sp, #24]
  415178:	ldr	x1, [sp, #16]
  41517c:	str	x1, [x0]
  415180:	ldr	x0, [sp, #24]
  415184:	ldp	x29, x30, [sp], #32
  415188:	ret
  41518c:	stp	x29, x30, [sp, #-48]!
  415190:	mov	x29, sp
  415194:	str	x0, [sp, #24]
  415198:	str	x1, [sp, #16]
  41519c:	ldr	x0, [sp, #16]
  4151a0:	bl	401a00 <getc@plt>
  4151a4:	str	w0, [sp, #44]
  4151a8:	ldr	w0, [sp, #44]
  4151ac:	cmn	w0, #0x1
  4151b0:	cset	w0, ne  // ne = any
  4151b4:	and	w0, w0, #0xff
  4151b8:	cmp	w0, #0x0
  4151bc:	b.eq	4151d8 <printf@plt+0x13578>  // b.none
  4151c0:	ldr	x0, [sp, #24]
  4151c4:	ldr	x0, [x0]
  4151c8:	mov	x1, x0
  4151cc:	ldr	w0, [sp, #44]
  4151d0:	bl	4018b0 <putc@plt>
  4151d4:	b	41519c <printf@plt+0x1353c>
  4151d8:	ldr	x0, [sp, #24]
  4151dc:	ldp	x29, x30, [sp], #48
  4151e0:	ret
  4151e4:	stp	x29, x30, [sp, #-32]!
  4151e8:	mov	x29, sp
  4151ec:	str	x0, [sp, #24]
  4151f0:	ldr	x0, [sp, #24]
  4151f4:	bl	415920 <printf@plt+0x13cc0>
  4151f8:	ldr	x0, [sp, #24]
  4151fc:	ldr	w0, [x0, #12]
  415200:	cmp	w0, #0x0
  415204:	b.eq	415224 <printf@plt+0x135c4>  // b.none
  415208:	ldr	x0, [sp, #24]
  41520c:	ldr	x0, [x0]
  415210:	mov	x1, x0
  415214:	mov	w0, #0xa                   	// #10
  415218:	bl	4018b0 <putc@plt>
  41521c:	ldr	x0, [sp, #24]
  415220:	str	wzr, [x0, #12]
  415224:	ldr	x0, [sp, #24]
  415228:	ldp	x29, x30, [sp], #32
  41522c:	ret
  415230:	sub	sp, sp, #0x10
  415234:	str	x0, [sp, #8]
  415238:	str	x1, [sp]
  41523c:	ldr	x0, [sp, #8]
  415240:	add	sp, sp, #0x10
  415244:	ret
  415248:	stp	x29, x30, [sp, #-32]!
  41524c:	mov	x29, sp
  415250:	str	x0, [sp, #24]
  415254:	str	x1, [sp, #16]
  415258:	ldr	x0, [sp, #24]
  41525c:	bl	415920 <printf@plt+0x13cc0>
  415260:	ldr	x0, [sp, #24]
  415264:	ldr	w0, [x0, #12]
  415268:	cmp	w0, #0x0
  41526c:	b.eq	415284 <printf@plt+0x13624>  // b.none
  415270:	ldr	x0, [sp, #24]
  415274:	ldr	x0, [x0]
  415278:	mov	x1, x0
  41527c:	mov	w0, #0xa                   	// #10
  415280:	bl	4018b0 <putc@plt>
  415284:	ldr	x0, [sp, #24]
  415288:	ldr	x0, [x0]
  41528c:	mov	x3, x0
  415290:	mov	x2, #0x5                   	// #5
  415294:	mov	x1, #0x1                   	// #1
  415298:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41529c:	add	x0, x0, #0x350
  4152a0:	bl	401bd0 <fwrite@plt>
  4152a4:	ldr	x0, [sp, #24]
  4152a8:	ldr	x0, [x0]
  4152ac:	mov	x1, x0
  4152b0:	ldr	x0, [sp, #16]
  4152b4:	bl	401840 <fputs@plt>
  4152b8:	ldr	x0, [sp, #24]
  4152bc:	ldr	x0, [x0]
  4152c0:	mov	x3, x0
  4152c4:	mov	x2, #0x5                   	// #5
  4152c8:	mov	x1, #0x1                   	// #1
  4152cc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4152d0:	add	x0, x0, #0x358
  4152d4:	bl	401bd0 <fwrite@plt>
  4152d8:	ldr	x0, [sp, #24]
  4152dc:	str	wzr, [x0, #12]
  4152e0:	ldr	x0, [sp, #24]
  4152e4:	ldp	x29, x30, [sp], #32
  4152e8:	ret
  4152ec:	stp	x29, x30, [sp, #-48]!
  4152f0:	mov	x29, sp
  4152f4:	str	x19, [sp, #16]
  4152f8:	str	x0, [sp, #40]
  4152fc:	str	x1, [sp, #32]
  415300:	ldr	x0, [sp, #40]
  415304:	bl	415920 <printf@plt+0x13cc0>
  415308:	ldr	x0, [sp, #40]
  41530c:	ldr	w0, [x0, #12]
  415310:	cmp	w0, #0x0
  415314:	b.eq	41532c <printf@plt+0x136cc>  // b.none
  415318:	ldr	x0, [sp, #40]
  41531c:	ldr	x0, [x0]
  415320:	mov	x1, x0
  415324:	mov	w0, #0xa                   	// #10
  415328:	bl	4018b0 <putc@plt>
  41532c:	ldr	x0, [sp, #40]
  415330:	str	wzr, [x0, #12]
  415334:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  415338:	add	x1, x0, #0x360
  41533c:	ldr	x0, [sp, #40]
  415340:	bl	4157c4 <printf@plt+0x13b64>
  415344:	ldr	x0, [sp, #40]
  415348:	bl	41546c <printf@plt+0x1380c>
  41534c:	ldr	x0, [sp, #40]
  415350:	add	x19, x0, #0x18
  415354:	ldr	x0, [sp, #32]
  415358:	bl	401880 <strlen@plt>
  41535c:	mov	w2, w0
  415360:	ldr	x1, [sp, #32]
  415364:	mov	x0, x19
  415368:	bl	414fe0 <printf@plt+0x13380>
  41536c:	ldr	x0, [sp, #40]
  415370:	ldr	x19, [sp, #16]
  415374:	ldp	x29, x30, [sp], #48
  415378:	ret
  41537c:	stp	x29, x30, [sp, #-32]!
  415380:	mov	x29, sp
  415384:	str	x0, [sp, #24]
  415388:	ldr	x0, [sp, #24]
  41538c:	bl	415920 <printf@plt+0x13cc0>
  415390:	ldr	x0, [sp, #24]
  415394:	bl	41546c <printf@plt+0x1380c>
  415398:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41539c:	add	x1, x0, #0x368
  4153a0:	ldr	x0, [sp, #24]
  4153a4:	bl	4157c4 <printf@plt+0x13b64>
  4153a8:	bl	415640 <printf@plt+0x139e0>
  4153ac:	ldr	x0, [sp, #24]
  4153b0:	ldp	x29, x30, [sp], #32
  4153b4:	ret
  4153b8:	stp	x29, x30, [sp, #-48]!
  4153bc:	mov	x29, sp
  4153c0:	str	x19, [sp, #16]
  4153c4:	str	x0, [sp, #40]
  4153c8:	str	w1, [sp, #36]
  4153cc:	ldr	x0, [sp, #40]
  4153d0:	ldr	w1, [x0, #12]
  4153d4:	ldr	w0, [sp, #36]
  4153d8:	add	w19, w1, w0
  4153dc:	ldr	x0, [sp, #40]
  4153e0:	add	x0, x0, #0x18
  4153e4:	bl	4150d4 <printf@plt+0x13474>
  4153e8:	add	w1, w19, w0
  4153ec:	ldr	x0, [sp, #40]
  4153f0:	ldr	w0, [x0, #8]
  4153f4:	cmp	w1, w0
  4153f8:	b.lt	415414 <printf@plt+0x137b4>  // b.tstop
  4153fc:	ldr	x0, [sp, #40]
  415400:	ldr	w0, [x0, #20]
  415404:	cmp	w0, #0x0
  415408:	b.eq	415414 <printf@plt+0x137b4>  // b.none
  41540c:	mov	w0, #0x1                   	// #1
  415410:	b	415418 <printf@plt+0x137b8>
  415414:	mov	w0, #0x0                   	// #0
  415418:	cmp	w0, #0x0
  41541c:	b.eq	41545c <printf@plt+0x137fc>  // b.none
  415420:	ldr	x0, [sp, #40]
  415424:	ldr	x0, [x0]
  415428:	mov	x1, x0
  41542c:	mov	w0, #0xa                   	// #10
  415430:	bl	401a50 <fputc@plt>
  415434:	ldr	x0, [sp, #40]
  415438:	add	x2, x0, #0x18
  41543c:	ldr	x0, [sp, #40]
  415440:	ldr	x0, [x0]
  415444:	mov	x1, x0
  415448:	mov	x0, x2
  41544c:	bl	414f34 <printf@plt+0x132d4>
  415450:	mov	w1, w0
  415454:	ldr	x0, [sp, #40]
  415458:	str	w1, [x0, #12]
  41545c:	ldr	x0, [sp, #40]
  415460:	ldr	x19, [sp, #16]
  415464:	ldp	x29, x30, [sp], #48
  415468:	ret
  41546c:	stp	x29, x30, [sp, #-48]!
  415470:	mov	x29, sp
  415474:	str	x19, [sp, #16]
  415478:	str	x0, [sp, #40]
  41547c:	ldr	x0, [sp, #40]
  415480:	ldr	w19, [x0, #12]
  415484:	ldr	x0, [sp, #40]
  415488:	add	x0, x0, #0x18
  41548c:	bl	4150d4 <printf@plt+0x13474>
  415490:	add	w1, w19, w0
  415494:	ldr	x0, [sp, #40]
  415498:	ldr	w0, [x0, #8]
  41549c:	cmp	w1, w0
  4154a0:	b.lt	4154bc <printf@plt+0x1385c>  // b.tstop
  4154a4:	ldr	x0, [sp, #40]
  4154a8:	ldr	w0, [x0, #20]
  4154ac:	cmp	w0, #0x0
  4154b0:	b.eq	4154bc <printf@plt+0x1385c>  // b.none
  4154b4:	mov	w0, #0x1                   	// #1
  4154b8:	b	4154c0 <printf@plt+0x13860>
  4154bc:	mov	w0, #0x0                   	// #0
  4154c0:	cmp	w0, #0x0
  4154c4:	b.eq	415534 <printf@plt+0x138d4>  // b.none
  4154c8:	ldr	x0, [sp, #40]
  4154cc:	ldr	x0, [x0]
  4154d0:	mov	x1, x0
  4154d4:	mov	w0, #0xa                   	// #10
  4154d8:	bl	401a50 <fputc@plt>
  4154dc:	ldr	x0, [sp, #40]
  4154e0:	add	x0, x0, #0x18
  4154e4:	bl	4150d4 <printf@plt+0x13474>
  4154e8:	cmp	w0, #0x0
  4154ec:	cset	w0, gt
  4154f0:	and	w0, w0, #0xff
  4154f4:	cmp	w0, #0x0
  4154f8:	b.eq	415528 <printf@plt+0x138c8>  // b.none
  4154fc:	ldr	x0, [sp, #40]
  415500:	add	x2, x0, #0x18
  415504:	ldr	x0, [sp, #40]
  415508:	ldr	x0, [x0]
  41550c:	mov	x1, x0
  415510:	mov	x0, x2
  415514:	bl	414f34 <printf@plt+0x132d4>
  415518:	mov	w1, w0
  41551c:	ldr	x0, [sp, #40]
  415520:	str	w1, [x0, #12]
  415524:	b	4155c0 <printf@plt+0x13960>
  415528:	ldr	x0, [sp, #40]
  41552c:	str	wzr, [x0, #12]
  415530:	b	4155c0 <printf@plt+0x13960>
  415534:	ldr	x0, [sp, #40]
  415538:	add	x0, x0, #0x18
  41553c:	bl	4150d4 <printf@plt+0x13474>
  415540:	cmp	w0, #0x0
  415544:	cset	w0, ne  // ne = any
  415548:	and	w0, w0, #0xff
  41554c:	cmp	w0, #0x0
  415550:	b.eq	4155c0 <printf@plt+0x13960>  // b.none
  415554:	ldr	x0, [sp, #40]
  415558:	ldr	w0, [x0, #12]
  41555c:	cmp	w0, #0x0
  415560:	b.le	41558c <printf@plt+0x1392c>
  415564:	ldr	x0, [sp, #40]
  415568:	ldr	x0, [x0]
  41556c:	mov	x1, x0
  415570:	mov	w0, #0x20                  	// #32
  415574:	bl	401a50 <fputc@plt>
  415578:	ldr	x0, [sp, #40]
  41557c:	ldr	w0, [x0, #12]
  415580:	add	w1, w0, #0x1
  415584:	ldr	x0, [sp, #40]
  415588:	str	w1, [x0, #12]
  41558c:	ldr	x0, [sp, #40]
  415590:	add	x2, x0, #0x18
  415594:	ldr	x0, [sp, #40]
  415598:	ldr	x0, [x0]
  41559c:	mov	x1, x0
  4155a0:	mov	x0, x2
  4155a4:	bl	414f34 <printf@plt+0x132d4>
  4155a8:	mov	w1, w0
  4155ac:	ldr	x0, [sp, #40]
  4155b0:	ldr	w0, [x0, #12]
  4155b4:	add	w1, w1, w0
  4155b8:	ldr	x0, [sp, #40]
  4155bc:	str	w1, [x0, #12]
  4155c0:	ldr	x0, [sp, #40]
  4155c4:	ldr	x19, [sp, #16]
  4155c8:	ldp	x29, x30, [sp], #48
  4155cc:	ret
  4155d0:	stp	x29, x30, [sp, #-32]!
  4155d4:	mov	x29, sp
  4155d8:	str	x0, [sp, #24]
  4155dc:	ldr	x0, [sp, #24]
  4155e0:	bl	41546c <printf@plt+0x1380c>
  4155e4:	ldr	x0, [sp, #24]
  4155e8:	add	x2, x0, #0x18
  4155ec:	ldr	x0, [sp, #24]
  4155f0:	ldr	x0, [x0]
  4155f4:	mov	x1, x0
  4155f8:	mov	x0, x2
  4155fc:	bl	414f34 <printf@plt+0x132d4>
  415600:	mov	w1, w0
  415604:	ldr	x0, [sp, #24]
  415608:	ldr	w0, [x0, #12]
  41560c:	add	w1, w1, w0
  415610:	ldr	x0, [sp, #24]
  415614:	str	w1, [x0, #12]
  415618:	ldr	x0, [sp, #24]
  41561c:	ldr	x0, [x0]
  415620:	mov	x1, x0
  415624:	mov	w0, #0xa                   	// #10
  415628:	bl	401a50 <fputc@plt>
  41562c:	ldr	x0, [sp, #24]
  415630:	str	wzr, [x0, #12]
  415634:	ldr	x0, [sp, #24]
  415638:	ldp	x29, x30, [sp], #32
  41563c:	ret
  415640:	stp	x29, x30, [sp, #-32]!
  415644:	mov	x29, sp
  415648:	str	x0, [sp, #24]
  41564c:	ldr	x0, [sp, #24]
  415650:	bl	41546c <printf@plt+0x1380c>
  415654:	ldr	x0, [sp, #24]
  415658:	add	x2, x0, #0x18
  41565c:	ldr	x0, [sp, #24]
  415660:	ldr	x0, [x0]
  415664:	mov	x1, x0
  415668:	mov	x0, x2
  41566c:	bl	414f34 <printf@plt+0x132d4>
  415670:	mov	w1, w0
  415674:	ldr	x0, [sp, #24]
  415678:	ldr	w0, [x0, #12]
  41567c:	add	w1, w1, w0
  415680:	ldr	x0, [sp, #24]
  415684:	str	w1, [x0, #12]
  415688:	ldr	x0, [sp, #24]
  41568c:	ldr	x0, [x0]
  415690:	mov	x1, x0
  415694:	mov	w0, #0xa                   	// #10
  415698:	bl	401a50 <fputc@plt>
  41569c:	ldr	x0, [sp, #24]
  4156a0:	str	wzr, [x0, #12]
  4156a4:	ldr	x0, [sp, #24]
  4156a8:	ldp	x29, x30, [sp], #32
  4156ac:	ret
  4156b0:	stp	x29, x30, [sp, #-32]!
  4156b4:	mov	x29, sp
  4156b8:	str	x0, [sp, #24]
  4156bc:	str	w1, [sp, #20]
  4156c0:	ldr	w0, [sp, #20]
  4156c4:	cmp	w0, #0x0
  4156c8:	b.lt	4156e0 <printf@plt+0x13a80>  // b.tstop
  4156cc:	ldr	w0, [sp, #20]
  4156d0:	cmp	w0, #0xa
  4156d4:	b.gt	4156e0 <printf@plt+0x13a80>
  4156d8:	mov	w0, #0x1                   	// #1
  4156dc:	b	4156e4 <printf@plt+0x13a84>
  4156e0:	mov	w0, #0x0                   	// #0
  4156e4:	mov	w3, w0
  4156e8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4156ec:	add	x2, x0, #0x370
  4156f0:	mov	w1, #0x11b                 	// #283
  4156f4:	mov	w0, w3
  4156f8:	bl	4109f0 <printf@plt+0xed90>
  4156fc:	ldr	x0, [sp, #24]
  415700:	ldr	w1, [sp, #20]
  415704:	str	w1, [x0, #16]
  415708:	ldr	x0, [sp, #24]
  41570c:	ldp	x29, x30, [sp], #32
  415710:	ret
  415714:	stp	x29, x30, [sp, #-32]!
  415718:	mov	x29, sp
  41571c:	str	x0, [sp, #24]
  415720:	strb	w1, [sp, #23]
  415724:	ldr	x0, [sp, #24]
  415728:	add	x2, x0, #0x18
  41572c:	ldr	x0, [sp, #24]
  415730:	ldr	x0, [x0]
  415734:	mov	x1, x0
  415738:	mov	x0, x2
  41573c:	bl	414f34 <printf@plt+0x132d4>
  415740:	mov	w1, w0
  415744:	ldr	x0, [sp, #24]
  415748:	ldr	w0, [x0, #12]
  41574c:	add	w1, w1, w0
  415750:	ldr	x0, [sp, #24]
  415754:	str	w1, [x0, #12]
  415758:	ldrb	w2, [sp, #23]
  41575c:	ldr	x0, [sp, #24]
  415760:	ldr	x0, [x0]
  415764:	mov	x1, x0
  415768:	mov	w0, w2
  41576c:	bl	4018b0 <putc@plt>
  415770:	ldr	x0, [sp, #24]
  415774:	ldr	w0, [x0, #12]
  415778:	add	w1, w0, #0x1
  41577c:	ldr	x0, [sp, #24]
  415780:	str	w1, [x0, #12]
  415784:	ldr	x0, [sp, #24]
  415788:	ldp	x29, x30, [sp], #32
  41578c:	ret
  415790:	stp	x29, x30, [sp, #-48]!
  415794:	mov	x29, sp
  415798:	str	x0, [sp, #40]
  41579c:	str	x1, [sp, #32]
  4157a0:	str	w2, [sp, #28]
  4157a4:	ldr	x0, [sp, #40]
  4157a8:	add	x0, x0, #0x18
  4157ac:	ldr	w2, [sp, #28]
  4157b0:	ldr	x1, [sp, #32]
  4157b4:	bl	414fe0 <printf@plt+0x13380>
  4157b8:	ldr	x0, [sp, #40]
  4157bc:	ldp	x29, x30, [sp], #48
  4157c0:	ret
  4157c4:	stp	x29, x30, [sp, #-48]!
  4157c8:	mov	x29, sp
  4157cc:	str	x19, [sp, #16]
  4157d0:	str	x0, [sp, #40]
  4157d4:	str	x1, [sp, #32]
  4157d8:	ldr	x0, [sp, #40]
  4157dc:	add	x19, x0, #0x18
  4157e0:	ldr	x0, [sp, #32]
  4157e4:	bl	401880 <strlen@plt>
  4157e8:	mov	w2, w0
  4157ec:	ldr	x1, [sp, #32]
  4157f0:	mov	x0, x19
  4157f4:	bl	414fe0 <printf@plt+0x13380>
  4157f8:	ldr	x0, [sp, #40]
  4157fc:	ldr	x19, [sp, #16]
  415800:	ldp	x29, x30, [sp], #48
  415804:	ret
  415808:	stp	x29, x30, [sp, #-48]!
  41580c:	mov	x29, sp
  415810:	stp	x19, x20, [sp, #16]
  415814:	str	x0, [sp, #40]
  415818:	str	x1, [sp, #32]
  41581c:	ldr	x0, [sp, #40]
  415820:	add	x19, x0, #0x18
  415824:	ldr	x0, [sp, #32]
  415828:	bl	410b6c <printf@plt+0xef0c>
  41582c:	mov	x20, x0
  415830:	ldr	x0, [sp, #32]
  415834:	bl	410b30 <printf@plt+0xeed0>
  415838:	mov	w2, w0
  41583c:	mov	x1, x20
  415840:	mov	x0, x19
  415844:	bl	414fe0 <printf@plt+0x13380>
  415848:	ldr	x0, [sp, #40]
  41584c:	ldp	x19, x20, [sp, #16]
  415850:	ldp	x29, x30, [sp], #48
  415854:	ret
  415858:	stp	x29, x30, [sp, #-48]!
  41585c:	mov	x29, sp
  415860:	str	x0, [sp, #24]
  415864:	str	w1, [sp, #20]
  415868:	add	x3, sp, #0x20
  41586c:	ldr	w2, [sp, #20]
  415870:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  415874:	add	x1, x0, #0x390
  415878:	mov	x0, x3
  41587c:	bl	401980 <sprintf@plt>
  415880:	add	x0, sp, #0x20
  415884:	mov	x1, x0
  415888:	ldr	x0, [sp, #24]
  41588c:	bl	4157c4 <printf@plt+0x13b64>
  415890:	ldr	x0, [sp, #24]
  415894:	ldp	x29, x30, [sp], #48
  415898:	ret
  41589c:	stp	x29, x30, [sp, #-160]!
  4158a0:	mov	x29, sp
  4158a4:	str	x0, [sp, #24]
  4158a8:	str	d0, [sp, #16]
  4158ac:	add	x2, sp, #0x20
  4158b0:	ldr	d0, [sp, #16]
  4158b4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4158b8:	add	x1, x0, #0x398
  4158bc:	mov	x0, x2
  4158c0:	bl	401980 <sprintf@plt>
  4158c4:	add	x0, sp, #0x20
  4158c8:	mov	x1, x0
  4158cc:	ldr	x0, [sp, #24]
  4158d0:	bl	4157c4 <printf@plt+0x13b64>
  4158d4:	ldr	x0, [sp, #24]
  4158d8:	ldp	x29, x30, [sp], #160
  4158dc:	ret
  4158e0:	stp	x29, x30, [sp, #-32]!
  4158e4:	mov	x29, sp
  4158e8:	str	x0, [sp, #24]
  4158ec:	str	w1, [sp, #20]
  4158f0:	mov	w1, #0x0                   	// #0
  4158f4:	ldr	x0, [sp, #24]
  4158f8:	bl	4153b8 <printf@plt+0x13758>
  4158fc:	ldr	x0, [sp, #24]
  415900:	ldr	w1, [sp, #20]
  415904:	str	w1, [x0, #20]
  415908:	mov	w1, #0x0                   	// #0
  41590c:	ldr	x0, [sp, #24]
  415910:	bl	4153b8 <printf@plt+0x13758>
  415914:	ldr	x0, [sp, #24]
  415918:	ldp	x29, x30, [sp], #32
  41591c:	ret
  415920:	stp	x29, x30, [sp, #-48]!
  415924:	mov	x29, sp
  415928:	str	x0, [sp, #24]
  41592c:	ldr	x0, [sp, #24]
  415930:	add	x0, x0, #0x18
  415934:	bl	4150d4 <printf@plt+0x13474>
  415938:	str	w0, [sp, #44]
  41593c:	ldr	w0, [sp, #44]
  415940:	cmp	w0, #0x0
  415944:	b.le	415a4c <printf@plt+0x13dec>
  415948:	ldr	x0, [sp, #24]
  41594c:	ldr	w0, [x0, #20]
  415950:	cmp	w0, #0x0
  415954:	b.eq	4159f0 <printf@plt+0x13d90>  // b.none
  415958:	ldr	x0, [sp, #24]
  41595c:	ldr	w1, [x0, #12]
  415960:	ldr	w0, [sp, #44]
  415964:	add	w1, w1, w0
  415968:	ldr	x0, [sp, #24]
  41596c:	ldr	w0, [x0, #8]
  415970:	cmp	w1, w0
  415974:	b.lt	415998 <printf@plt+0x13d38>  // b.tstop
  415978:	ldr	x0, [sp, #24]
  41597c:	ldr	x0, [x0]
  415980:	mov	x1, x0
  415984:	mov	w0, #0xa                   	// #10
  415988:	bl	401a50 <fputc@plt>
  41598c:	ldr	x0, [sp, #24]
  415990:	str	wzr, [x0, #12]
  415994:	b	4159c0 <printf@plt+0x13d60>
  415998:	ldr	x0, [sp, #24]
  41599c:	ldr	x0, [x0]
  4159a0:	mov	x1, x0
  4159a4:	mov	w0, #0x20                  	// #32
  4159a8:	bl	401a50 <fputc@plt>
  4159ac:	ldr	x0, [sp, #24]
  4159b0:	ldr	w0, [x0, #12]
  4159b4:	add	w1, w0, #0x1
  4159b8:	ldr	x0, [sp, #24]
  4159bc:	str	w1, [x0, #12]
  4159c0:	ldr	x0, [sp, #24]
  4159c4:	add	x2, x0, #0x18
  4159c8:	ldr	x0, [sp, #24]
  4159cc:	ldr	x0, [x0]
  4159d0:	mov	x1, x0
  4159d4:	mov	x0, x2
  4159d8:	bl	414f34 <printf@plt+0x132d4>
  4159dc:	mov	w1, w0
  4159e0:	ldr	w0, [sp, #44]
  4159e4:	add	w0, w0, w1
  4159e8:	str	w0, [sp, #44]
  4159ec:	b	415a4c <printf@plt+0x13dec>
  4159f0:	ldr	x0, [sp, #24]
  4159f4:	ldr	x0, [x0]
  4159f8:	mov	x1, x0
  4159fc:	mov	w0, #0x20                  	// #32
  415a00:	bl	401a50 <fputc@plt>
  415a04:	ldr	x0, [sp, #24]
  415a08:	ldr	w0, [x0, #12]
  415a0c:	add	w1, w0, #0x1
  415a10:	ldr	x0, [sp, #24]
  415a14:	str	w1, [x0, #12]
  415a18:	ldr	x0, [sp, #24]
  415a1c:	add	x2, x0, #0x18
  415a20:	ldr	x0, [sp, #24]
  415a24:	ldr	x0, [x0]
  415a28:	mov	x1, x0
  415a2c:	mov	x0, x2
  415a30:	bl	414f34 <printf@plt+0x132d4>
  415a34:	mov	w1, w0
  415a38:	ldr	x0, [sp, #24]
  415a3c:	ldr	w0, [x0, #12]
  415a40:	add	w1, w1, w0
  415a44:	ldr	x0, [sp, #24]
  415a48:	str	w1, [x0, #12]
  415a4c:	nop
  415a50:	ldp	x29, x30, [sp], #48
  415a54:	ret
  415a58:	stp	x29, x30, [sp, #-32]!
  415a5c:	mov	x29, sp
  415a60:	str	w0, [sp, #28]
  415a64:	str	w1, [sp, #24]
  415a68:	ldr	w0, [sp, #28]
  415a6c:	cmp	w0, #0x1
  415a70:	b.ne	415a90 <printf@plt+0x13e30>  // b.any
  415a74:	ldr	w1, [sp, #24]
  415a78:	mov	w0, #0xffff                	// #65535
  415a7c:	cmp	w1, w0
  415a80:	b.ne	415a90 <printf@plt+0x13e30>  // b.any
  415a84:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  415a88:	add	x0, x0, #0xfb0
  415a8c:	bl	41b250 <printf@plt+0x195f0>
  415a90:	nop
  415a94:	ldp	x29, x30, [sp], #32
  415a98:	ret
  415a9c:	stp	x29, x30, [sp, #-16]!
  415aa0:	mov	x29, sp
  415aa4:	mov	w1, #0xffff                	// #65535
  415aa8:	mov	w0, #0x1                   	// #1
  415aac:	bl	415a58 <printf@plt+0x13df8>
  415ab0:	ldp	x29, x30, [sp], #16
  415ab4:	ret
  415ab8:	stp	x29, x30, [sp, #-32]!
  415abc:	mov	x29, sp
  415ac0:	str	x0, [sp, #24]
  415ac4:	ldr	x0, [sp, #24]
  415ac8:	mov	x1, #0x4                   	// #4
  415acc:	str	x1, [x0]
  415ad0:	ldr	x0, [sp, #24]
  415ad4:	ldr	x0, [x0]
  415ad8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  415adc:	cmp	x0, x1
  415ae0:	b.hi	415aec <printf@plt+0x13e8c>  // b.pmore
  415ae4:	lsl	x0, x0, #2
  415ae8:	b	415af0 <printf@plt+0x13e90>
  415aec:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  415af0:	bl	401830 <_Znam@plt>
  415af4:	mov	x1, x0
  415af8:	ldr	x0, [sp, #24]
  415afc:	str	x1, [x0, #16]
  415b00:	ldr	x0, [sp, #24]
  415b04:	str	xzr, [x0, #8]
  415b08:	nop
  415b0c:	ldp	x29, x30, [sp], #32
  415b10:	ret
  415b14:	stp	x29, x30, [sp, #-32]!
  415b18:	mov	x29, sp
  415b1c:	str	x0, [sp, #24]
  415b20:	str	x1, [sp, #16]
  415b24:	ldr	x0, [sp, #16]
  415b28:	cmp	x0, #0x0
  415b2c:	b.ne	415b54 <printf@plt+0x13ef4>  // b.any
  415b30:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  415b34:	add	x3, x0, #0xb38
  415b38:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  415b3c:	add	x2, x0, #0xb38
  415b40:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  415b44:	add	x1, x0, #0xb38
  415b48:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  415b4c:	add	x0, x0, #0x3c8
  415b50:	bl	41bfec <printf@plt+0x1a38c>
  415b54:	ldr	x0, [sp, #24]
  415b58:	ldr	x1, [sp, #16]
  415b5c:	str	x1, [x0]
  415b60:	ldr	x0, [sp, #24]
  415b64:	ldr	x0, [x0]
  415b68:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  415b6c:	cmp	x0, x1
  415b70:	b.hi	415b7c <printf@plt+0x13f1c>  // b.pmore
  415b74:	lsl	x0, x0, #2
  415b78:	b	415b80 <printf@plt+0x13f20>
  415b7c:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  415b80:	bl	401830 <_Znam@plt>
  415b84:	mov	x1, x0
  415b88:	ldr	x0, [sp, #24]
  415b8c:	str	x1, [x0, #16]
  415b90:	ldr	x0, [sp, #24]
  415b94:	str	xzr, [x0, #8]
  415b98:	nop
  415b9c:	ldp	x29, x30, [sp], #32
  415ba0:	ret
  415ba4:	stp	x29, x30, [sp, #-32]!
  415ba8:	mov	x29, sp
  415bac:	str	x0, [sp, #24]
  415bb0:	ldr	x0, [sp, #24]
  415bb4:	ldr	x0, [x0, #16]
  415bb8:	cmp	x0, #0x0
  415bbc:	b.eq	415bcc <printf@plt+0x13f6c>  // b.none
  415bc0:	ldr	x0, [sp, #24]
  415bc4:	ldr	x0, [x0, #16]
  415bc8:	bl	401ac0 <_ZdaPv@plt>
  415bcc:	nop
  415bd0:	ldp	x29, x30, [sp], #32
  415bd4:	ret
  415bd8:	stp	x29, x30, [sp, #-48]!
  415bdc:	mov	x29, sp
  415be0:	str	x0, [sp, #24]
  415be4:	str	w1, [sp, #20]
  415be8:	ldr	x0, [sp, #24]
  415bec:	ldr	x1, [x0, #8]
  415bf0:	ldr	x0, [sp, #24]
  415bf4:	ldr	x0, [x0]
  415bf8:	cmp	x1, x0
  415bfc:	b.cc	415cb8 <printf@plt+0x14058>  // b.lo, b.ul, b.last
  415c00:	ldr	x0, [sp, #24]
  415c04:	ldr	x0, [x0, #16]
  415c08:	str	x0, [sp, #32]
  415c0c:	ldr	x0, [sp, #24]
  415c10:	ldr	x0, [x0]
  415c14:	lsl	x1, x0, #1
  415c18:	ldr	x0, [sp, #24]
  415c1c:	str	x1, [x0]
  415c20:	ldr	x0, [sp, #24]
  415c24:	ldr	x0, [x0]
  415c28:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  415c2c:	cmp	x0, x1
  415c30:	b.hi	415c50 <printf@plt+0x13ff0>  // b.pmore
  415c34:	lsl	x0, x0, #2
  415c38:	bl	401830 <_Znam@plt>
  415c3c:	mov	x1, x0
  415c40:	ldr	x0, [sp, #24]
  415c44:	str	x1, [x0, #16]
  415c48:	str	xzr, [sp, #40]
  415c4c:	b	415c54 <printf@plt+0x13ff4>
  415c50:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  415c54:	ldr	x0, [sp, #24]
  415c58:	ldr	x0, [x0, #8]
  415c5c:	ldr	x1, [sp, #40]
  415c60:	cmp	x1, x0
  415c64:	b.cs	415ca4 <printf@plt+0x14044>  // b.hs, b.nlast
  415c68:	ldr	x0, [sp, #40]
  415c6c:	lsl	x0, x0, #2
  415c70:	ldr	x1, [sp, #32]
  415c74:	add	x1, x1, x0
  415c78:	ldr	x0, [sp, #24]
  415c7c:	ldr	x2, [x0, #16]
  415c80:	ldr	x0, [sp, #40]
  415c84:	lsl	x0, x0, #2
  415c88:	add	x0, x2, x0
  415c8c:	ldr	w1, [x1]
  415c90:	str	w1, [x0]
  415c94:	ldr	x0, [sp, #40]
  415c98:	add	x0, x0, #0x1
  415c9c:	str	x0, [sp, #40]
  415ca0:	b	415c54 <printf@plt+0x13ff4>
  415ca4:	ldr	x0, [sp, #32]
  415ca8:	cmp	x0, #0x0
  415cac:	b.eq	415cb8 <printf@plt+0x14058>  // b.none
  415cb0:	ldr	x0, [sp, #32]
  415cb4:	bl	401ac0 <_ZdaPv@plt>
  415cb8:	ldr	x0, [sp, #24]
  415cbc:	ldr	x1, [x0, #16]
  415cc0:	ldr	x0, [sp, #24]
  415cc4:	ldr	x0, [x0, #8]
  415cc8:	lsl	x0, x0, #2
  415ccc:	add	x0, x1, x0
  415cd0:	ldr	w1, [sp, #20]
  415cd4:	str	w1, [x0]
  415cd8:	ldr	x0, [sp, #24]
  415cdc:	ldr	x0, [x0, #8]
  415ce0:	add	x1, x0, #0x1
  415ce4:	ldr	x0, [sp, #24]
  415ce8:	str	x1, [x0, #8]
  415cec:	nop
  415cf0:	ldp	x29, x30, [sp], #48
  415cf4:	ret
  415cf8:	stp	x29, x30, [sp, #-64]!
  415cfc:	mov	x29, sp
  415d00:	stp	x19, x20, [sp, #16]
  415d04:	str	x21, [sp, #32]
  415d08:	str	x0, [sp, #56]
  415d0c:	ldr	x0, [sp, #56]
  415d10:	str	xzr, [x0, #8]
  415d14:	ldr	x0, [sp, #56]
  415d18:	mov	x1, #0x80                  	// #128
  415d1c:	str	x1, [x0]
  415d20:	ldr	x0, [sp, #56]
  415d24:	ldr	x19, [x0]
  415d28:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  415d2c:	cmp	x19, x0
  415d30:	b.hi	415d50 <printf@plt+0x140f0>  // b.pmore
  415d34:	lsl	x0, x19, #2
  415d38:	bl	401830 <_Znam@plt>
  415d3c:	mov	x21, x0
  415d40:	mov	x20, x21
  415d44:	sub	x0, x19, #0x1
  415d48:	mov	x19, x0
  415d4c:	b	415d54 <printf@plt+0x140f4>
  415d50:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  415d54:	cmp	x19, #0x0
  415d58:	b.lt	415d70 <printf@plt+0x14110>  // b.tstop
  415d5c:	mov	x0, x20
  415d60:	bl	418cec <printf@plt+0x1708c>
  415d64:	add	x20, x20, #0x4
  415d68:	sub	x19, x19, #0x1
  415d6c:	b	415d54 <printf@plt+0x140f4>
  415d70:	ldr	x0, [sp, #56]
  415d74:	str	x21, [x0, #16]
  415d78:	nop
  415d7c:	ldp	x19, x20, [sp, #16]
  415d80:	ldr	x21, [sp, #32]
  415d84:	ldp	x29, x30, [sp], #64
  415d88:	ret
  415d8c:	stp	x29, x30, [sp, #-32]!
  415d90:	mov	x29, sp
  415d94:	str	x0, [sp, #24]
  415d98:	ldr	x0, [sp, #24]
  415d9c:	ldr	x0, [x0, #16]
  415da0:	cmp	x0, #0x0
  415da4:	b.eq	415db4 <printf@plt+0x14154>  // b.none
  415da8:	ldr	x0, [sp, #24]
  415dac:	ldr	x0, [x0, #16]
  415db0:	bl	401ac0 <_ZdaPv@plt>
  415db4:	nop
  415db8:	ldp	x29, x30, [sp], #32
  415dbc:	ret
  415dc0:	stp	x29, x30, [sp, #-80]!
  415dc4:	mov	x29, sp
  415dc8:	stp	x19, x20, [sp, #16]
  415dcc:	str	x21, [sp, #32]
  415dd0:	str	x0, [sp, #56]
  415dd4:	str	w1, [sp, #48]
  415dd8:	ldr	x0, [sp, #56]
  415ddc:	ldr	x1, [x0, #8]
  415de0:	ldr	x0, [sp, #56]
  415de4:	ldr	x0, [x0]
  415de8:	cmp	x1, x0
  415dec:	b.cc	415ed0 <printf@plt+0x14270>  // b.lo, b.ul, b.last
  415df0:	ldr	x0, [sp, #56]
  415df4:	ldr	x0, [x0, #16]
  415df8:	str	x0, [sp, #64]
  415dfc:	ldr	x0, [sp, #56]
  415e00:	ldr	x0, [x0]
  415e04:	lsl	x1, x0, #1
  415e08:	ldr	x0, [sp, #56]
  415e0c:	str	x1, [x0]
  415e10:	ldr	x0, [sp, #56]
  415e14:	ldr	x19, [x0]
  415e18:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  415e1c:	cmp	x19, x0
  415e20:	b.hi	415e40 <printf@plt+0x141e0>  // b.pmore
  415e24:	lsl	x0, x19, #2
  415e28:	bl	401830 <_Znam@plt>
  415e2c:	mov	x21, x0
  415e30:	mov	x20, x21
  415e34:	sub	x0, x19, #0x1
  415e38:	mov	x19, x0
  415e3c:	b	415e44 <printf@plt+0x141e4>
  415e40:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  415e44:	cmp	x19, #0x0
  415e48:	b.lt	415e60 <printf@plt+0x14200>  // b.tstop
  415e4c:	mov	x0, x20
  415e50:	bl	418cec <printf@plt+0x1708c>
  415e54:	add	x20, x20, #0x4
  415e58:	sub	x19, x19, #0x1
  415e5c:	b	415e44 <printf@plt+0x141e4>
  415e60:	ldr	x0, [sp, #56]
  415e64:	str	x21, [x0, #16]
  415e68:	str	xzr, [sp, #72]
  415e6c:	ldr	x0, [sp, #56]
  415e70:	ldr	x0, [x0, #8]
  415e74:	ldr	x1, [sp, #72]
  415e78:	cmp	x1, x0
  415e7c:	b.cs	415ebc <printf@plt+0x1425c>  // b.hs, b.nlast
  415e80:	ldr	x0, [sp, #72]
  415e84:	lsl	x0, x0, #2
  415e88:	ldr	x1, [sp, #64]
  415e8c:	add	x1, x1, x0
  415e90:	ldr	x0, [sp, #56]
  415e94:	ldr	x2, [x0, #16]
  415e98:	ldr	x0, [sp, #72]
  415e9c:	lsl	x0, x0, #2
  415ea0:	add	x0, x2, x0
  415ea4:	ldr	w1, [x1]
  415ea8:	str	w1, [x0]
  415eac:	ldr	x0, [sp, #72]
  415eb0:	add	x0, x0, #0x1
  415eb4:	str	x0, [sp, #72]
  415eb8:	b	415e6c <printf@plt+0x1420c>
  415ebc:	ldr	x0, [sp, #64]
  415ec0:	cmp	x0, #0x0
  415ec4:	b.eq	415ed0 <printf@plt+0x14270>  // b.none
  415ec8:	ldr	x0, [sp, #64]
  415ecc:	bl	401ac0 <_ZdaPv@plt>
  415ed0:	ldr	x0, [sp, #56]
  415ed4:	ldr	x1, [x0, #16]
  415ed8:	ldr	x0, [sp, #56]
  415edc:	ldr	x0, [x0, #8]
  415ee0:	lsl	x0, x0, #2
  415ee4:	add	x0, x1, x0
  415ee8:	ldr	w1, [sp, #48]
  415eec:	str	w1, [x0]
  415ef0:	ldr	x0, [sp, #56]
  415ef4:	ldr	x0, [x0, #8]
  415ef8:	add	x1, x0, #0x1
  415efc:	ldr	x0, [sp, #56]
  415f00:	str	x1, [x0, #8]
  415f04:	nop
  415f08:	ldp	x19, x20, [sp, #16]
  415f0c:	ldr	x21, [sp, #32]
  415f10:	ldp	x29, x30, [sp], #80
  415f14:	ret
  415f18:	stp	x29, x30, [sp, #-64]!
  415f1c:	mov	x29, sp
  415f20:	str	x19, [sp, #16]
  415f24:	str	x0, [sp, #40]
  415f28:	ldr	x0, [sp, #40]
  415f2c:	ldr	x0, [x0, #8]
  415f30:	add	x0, x0, #0x1
  415f34:	bl	401830 <_Znam@plt>
  415f38:	str	x0, [sp, #48]
  415f3c:	str	xzr, [sp, #56]
  415f40:	ldr	x0, [sp, #40]
  415f44:	ldr	x0, [x0, #8]
  415f48:	ldr	x1, [sp, #56]
  415f4c:	cmp	x1, x0
  415f50:	b.cs	415f94 <printf@plt+0x14334>  // b.hs, b.nlast
  415f54:	ldr	x0, [sp, #40]
  415f58:	ldr	x1, [x0, #16]
  415f5c:	ldr	x0, [sp, #56]
  415f60:	lsl	x0, x0, #2
  415f64:	add	x2, x1, x0
  415f68:	ldr	x1, [sp, #48]
  415f6c:	ldr	x0, [sp, #56]
  415f70:	add	x19, x1, x0
  415f74:	mov	x0, x2
  415f78:	bl	418e74 <printf@plt+0x17214>
  415f7c:	and	w0, w0, #0xff
  415f80:	strb	w0, [x19]
  415f84:	ldr	x0, [sp, #56]
  415f88:	add	x0, x0, #0x1
  415f8c:	str	x0, [sp, #56]
  415f90:	b	415f40 <printf@plt+0x142e0>
  415f94:	ldr	x0, [sp, #40]
  415f98:	ldr	x0, [x0, #8]
  415f9c:	ldr	x1, [sp, #48]
  415fa0:	add	x0, x1, x0
  415fa4:	strb	wzr, [x0]
  415fa8:	ldr	x0, [sp, #48]
  415fac:	ldr	x19, [sp, #16]
  415fb0:	ldp	x29, x30, [sp], #64
  415fb4:	ret
  415fb8:	sub	sp, sp, #0x10
  415fbc:	str	x0, [sp, #8]
  415fc0:	ldr	x0, [sp, #8]
  415fc4:	str	xzr, [x0, #8]
  415fc8:	nop
  415fcc:	add	sp, sp, #0x10
  415fd0:	ret
  415fd4:	sub	sp, sp, #0x10
  415fd8:	str	w0, [sp, #12]
  415fdc:	mov	w1, #0x3e8                 	// #1000
  415fe0:	ldr	w0, [sp, #12]
  415fe4:	sub	w0, w1, w0
  415fe8:	lsl	w1, w0, #16
  415fec:	mov	w0, #0x4dd3                	// #19923
  415ff0:	movk	w0, #0x1062, lsl #16
  415ff4:	umull	x0, w1, w0
  415ff8:	lsr	x0, x0, #32
  415ffc:	lsr	w0, w0, #6
  416000:	add	sp, sp, #0x10
  416004:	ret
  416008:	stp	x29, x30, [sp, #-32]!
  41600c:	mov	x29, sp
  416010:	str	x19, [sp, #16]
  416014:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416018:	add	x0, x0, #0xff0
  41601c:	ldr	x0, [x0]
  416020:	ldr	x19, [x0, #24]
  416024:	cmp	x19, #0x0
  416028:	b.eq	416040 <printf@plt+0x143e0>  // b.none
  41602c:	mov	x0, x19
  416030:	bl	419c58 <printf@plt+0x17ff8>
  416034:	mov	x1, #0x28                  	// #40
  416038:	mov	x0, x19
  41603c:	bl	424780 <_ZdlPvm@@Base>
  416040:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416044:	add	x0, x0, #0xff0
  416048:	ldr	x0, [x0]
  41604c:	ldr	x19, [x0, #32]
  416050:	cmp	x19, #0x0
  416054:	b.eq	41606c <printf@plt+0x1440c>  // b.none
  416058:	mov	x0, x19
  41605c:	bl	419c58 <printf@plt+0x17ff8>
  416060:	mov	x1, #0x28                  	// #40
  416064:	mov	x0, x19
  416068:	bl	424780 <_ZdlPvm@@Base>
  41606c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416070:	add	x0, x0, #0xff0
  416074:	ldr	x0, [x0]
  416078:	cmp	x0, #0x0
  41607c:	b.eq	416088 <printf@plt+0x14428>  // b.none
  416080:	mov	x1, #0x28                  	// #40
  416084:	bl	424780 <_ZdlPvm@@Base>
  416088:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41608c:	add	x0, x0, #0xff0
  416090:	str	xzr, [x0]
  416094:	nop
  416098:	ldr	x19, [sp, #16]
  41609c:	ldp	x29, x30, [sp], #32
  4160a0:	ret
  4160a4:	stp	x29, x30, [sp, #-48]!
  4160a8:	mov	x29, sp
  4160ac:	strb	w0, [sp, #31]
  4160b0:	add	x0, sp, #0x20
  4160b4:	ldrb	w1, [sp, #31]
  4160b8:	bl	41b8a8 <printf@plt+0x19c48>
  4160bc:	add	x1, sp, #0x20
  4160c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4160c4:	add	x3, x0, #0xb38
  4160c8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4160cc:	add	x2, x0, #0xb38
  4160d0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4160d4:	add	x0, x0, #0x3f8
  4160d8:	bl	41bfec <printf@plt+0x1a38c>
  4160dc:	nop
  4160e0:	ldp	x29, x30, [sp], #48
  4160e4:	ret
  4160e8:	stp	x29, x30, [sp, #-32]!
  4160ec:	mov	x29, sp
  4160f0:	bl	4164e8 <printf@plt+0x14888>
  4160f4:	str	w0, [sp, #28]
  4160f8:	ldr	w0, [sp, #28]
  4160fc:	cmp	w0, #0x0
  416100:	b.lt	416110 <printf@plt+0x144b0>  // b.tstop
  416104:	ldr	w0, [sp, #28]
  416108:	cmp	w0, #0x10, lsl #12
  41610c:	b.le	416138 <printf@plt+0x144d8>
  416110:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416114:	add	x3, x0, #0xb38
  416118:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41611c:	add	x2, x0, #0xb38
  416120:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416124:	add	x1, x0, #0xb38
  416128:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41612c:	add	x0, x0, #0x428
  416130:	bl	41bf74 <printf@plt+0x1a314>
  416134:	str	wzr, [sp, #28]
  416138:	ldr	w0, [sp, #28]
  41613c:	ldp	x29, x30, [sp], #32
  416140:	ret
  416144:	stp	x29, x30, [sp, #-64]!
  416148:	mov	x29, sp
  41614c:	stp	x19, x20, [sp, #16]
  416150:	str	x0, [sp, #40]
  416154:	ldr	x0, [sp, #40]
  416158:	cmp	x0, #0x0
  41615c:	b.ne	416184 <printf@plt+0x14524>  // b.any
  416160:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416164:	add	x3, x0, #0xb38
  416168:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41616c:	add	x2, x0, #0xb38
  416170:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416174:	add	x1, x0, #0xb38
  416178:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41617c:	add	x0, x0, #0x450
  416180:	bl	41bfec <printf@plt+0x1a38c>
  416184:	mov	x0, #0x18                  	// #24
  416188:	bl	4246c4 <_Znwm@@Base>
  41618c:	mov	x19, x0
  416190:	ldr	x1, [sp, #40]
  416194:	mov	x0, x19
  416198:	bl	415b14 <printf@plt+0x13eb4>
  41619c:	str	x19, [sp, #48]
  4161a0:	str	xzr, [sp, #56]
  4161a4:	ldr	x1, [sp, #56]
  4161a8:	ldr	x0, [sp, #40]
  4161ac:	cmp	x1, x0
  4161b0:	b.cs	4161d4 <printf@plt+0x14574>  // b.hs, b.nlast
  4161b4:	bl	4164e8 <printf@plt+0x14888>
  4161b8:	mov	w1, w0
  4161bc:	ldr	x0, [sp, #48]
  4161c0:	bl	415bd8 <printf@plt+0x13f78>
  4161c4:	ldr	x0, [sp, #56]
  4161c8:	add	x0, x0, #0x1
  4161cc:	str	x0, [sp, #56]
  4161d0:	b	4161a4 <printf@plt+0x14544>
  4161d4:	bl	417104 <printf@plt+0x154a4>
  4161d8:	ldr	x0, [sp, #48]
  4161dc:	b	4161f8 <printf@plt+0x14598>
  4161e0:	mov	x20, x0
  4161e4:	mov	x1, #0x18                  	// #24
  4161e8:	mov	x0, x19
  4161ec:	bl	424780 <_ZdlPvm@@Base>
  4161f0:	mov	x0, x20
  4161f4:	bl	401be0 <_Unwind_Resume@plt>
  4161f8:	ldp	x19, x20, [sp, #16]
  4161fc:	ldp	x29, x30, [sp], #64
  416200:	ret
  416204:	stp	x29, x30, [sp, #-80]!
  416208:	mov	x29, sp
  41620c:	stp	x19, x20, [sp, #16]
  416210:	str	x0, [sp, #40]
  416214:	ldr	x0, [sp, #40]
  416218:	cmp	x0, #0x0
  41621c:	b.ne	416244 <printf@plt+0x145e4>  // b.any
  416220:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416224:	add	x3, x0, #0xb38
  416228:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41622c:	add	x2, x0, #0xb38
  416230:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416234:	add	x1, x0, #0xb38
  416238:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41623c:	add	x0, x0, #0x450
  416240:	bl	41bfec <printf@plt+0x1a38c>
  416244:	mov	x0, #0x18                  	// #24
  416248:	bl	4246c4 <_Znwm@@Base>
  41624c:	mov	x19, x0
  416250:	ldr	x1, [sp, #40]
  416254:	mov	x0, x19
  416258:	bl	415b14 <printf@plt+0x13eb4>
  41625c:	str	x19, [sp, #64]
  416260:	str	xzr, [sp, #72]
  416264:	ldr	x1, [sp, #72]
  416268:	ldr	x0, [sp, #40]
  41626c:	cmp	x1, x0
  416270:	b.cs	416294 <printf@plt+0x14634>  // b.hs, b.nlast
  416274:	bl	4164e8 <printf@plt+0x14888>
  416278:	mov	w1, w0
  41627c:	ldr	x0, [sp, #64]
  416280:	bl	415bd8 <printf@plt+0x13f78>
  416284:	ldr	x0, [sp, #72]
  416288:	add	x0, x0, #0x1
  41628c:	str	x0, [sp, #72]
  416290:	b	416264 <printf@plt+0x14604>
  416294:	ldr	x0, [sp, #40]
  416298:	bl	418f4c <printf@plt+0x172ec>
  41629c:	and	w0, w0, #0xff
  4162a0:	cmp	w0, #0x0
  4162a4:	b.eq	416310 <printf@plt+0x146b0>  // b.none
  4162a8:	bl	416690 <printf@plt+0x14a30>
  4162ac:	str	x0, [sp, #56]
  4162b0:	ldr	x0, [sp, #56]
  4162b4:	bl	418cd4 <printf@plt+0x17074>
  4162b8:	cmp	x0, #0x1
  4162bc:	cset	w0, hi  // hi = pmore
  4162c0:	and	w0, w0, #0xff
  4162c4:	cmp	w0, #0x0
  4162c8:	b.eq	4162f0 <printf@plt+0x14690>  // b.none
  4162cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4162d0:	add	x3, x0, #0xb38
  4162d4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4162d8:	add	x2, x0, #0xb38
  4162dc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4162e0:	add	x1, x0, #0xb38
  4162e4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4162e8:	add	x0, x0, #0x480
  4162ec:	bl	41bf74 <printf@plt+0x1a314>
  4162f0:	ldr	x19, [sp, #56]
  4162f4:	cmp	x19, #0x0
  4162f8:	b.eq	416310 <printf@plt+0x146b0>  // b.none
  4162fc:	mov	x0, x19
  416300:	bl	415ba4 <printf@plt+0x13f44>
  416304:	mov	x1, #0x18                  	// #24
  416308:	mov	x0, x19
  41630c:	bl	424780 <_ZdlPvm@@Base>
  416310:	bl	417104 <printf@plt+0x154a4>
  416314:	ldr	x0, [sp, #64]
  416318:	b	416334 <printf@plt+0x146d4>
  41631c:	mov	x20, x0
  416320:	mov	x1, #0x18                  	// #24
  416324:	mov	x0, x19
  416328:	bl	424780 <_ZdlPvm@@Base>
  41632c:	mov	x0, x20
  416330:	bl	401be0 <_Unwind_Resume@plt>
  416334:	ldp	x19, x20, [sp, #16]
  416338:	ldp	x29, x30, [sp], #80
  41633c:	ret
  416340:	stp	x29, x30, [sp, #-32]!
  416344:	mov	x29, sp
  416348:	bl	416690 <printf@plt+0x14a30>
  41634c:	str	x0, [sp, #24]
  416350:	ldr	x0, [sp, #24]
  416354:	bl	418cd4 <printf@plt+0x17074>
  416358:	str	x0, [sp, #16]
  41635c:	ldr	x0, [sp, #16]
  416360:	cmp	x0, #0x0
  416364:	b.ne	41638c <printf@plt+0x1472c>  // b.any
  416368:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41636c:	add	x3, x0, #0xb38
  416370:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416374:	add	x2, x0, #0xb38
  416378:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41637c:	add	x1, x0, #0xb38
  416380:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416384:	add	x0, x0, #0x498
  416388:	bl	41bf74 <printf@plt+0x1a314>
  41638c:	ldr	x0, [sp, #16]
  416390:	bl	418f4c <printf@plt+0x172ec>
  416394:	and	w0, w0, #0xff
  416398:	cmp	w0, #0x0
  41639c:	b.eq	4163c4 <printf@plt+0x14764>  // b.none
  4163a0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4163a4:	add	x3, x0, #0xb38
  4163a8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4163ac:	add	x2, x0, #0xb38
  4163b0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4163b4:	add	x1, x0, #0xb38
  4163b8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4163bc:	add	x0, x0, #0x4b0
  4163c0:	bl	41bf74 <printf@plt+0x1a314>
  4163c4:	bl	417104 <printf@plt+0x154a4>
  4163c8:	ldr	x0, [sp, #24]
  4163cc:	ldp	x29, x30, [sp], #32
  4163d0:	ret
  4163d4:	stp	x29, x30, [sp, #-80]!
  4163d8:	mov	x29, sp
  4163dc:	str	x19, [sp, #16]
  4163e0:	add	x0, sp, #0x30
  4163e4:	bl	415cf8 <printf@plt+0x14098>
  4163e8:	bl	416a60 <printf@plt+0x14e00>
  4163ec:	str	w0, [sp, #40]
  4163f0:	add	x0, sp, #0x28
  4163f4:	bl	418e40 <printf@plt+0x171e0>
  4163f8:	cmn	w0, #0x1
  4163fc:	cset	w0, ne  // ne = any
  416400:	and	w0, w0, #0xff
  416404:	cmp	w0, #0x0
  416408:	b.eq	4164a8 <printf@plt+0x14848>  // b.none
  41640c:	add	x0, sp, #0x28
  416410:	bl	418e40 <printf@plt+0x171e0>
  416414:	cmp	w0, #0xa
  416418:	cset	w0, eq  // eq = none
  41641c:	and	w0, w0, #0xff
  416420:	cmp	w0, #0x0
  416424:	b.eq	416490 <printf@plt+0x14830>  // b.none
  416428:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41642c:	add	x0, x0, #0xfc8
  416430:	ldr	w0, [x0]
  416434:	add	w1, w0, #0x1
  416438:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41643c:	add	x0, x0, #0xfc8
  416440:	str	w1, [x0]
  416444:	bl	418eb4 <printf@plt+0x17254>
  416448:	str	w0, [sp, #40]
  41644c:	add	x0, sp, #0x28
  416450:	bl	418e40 <printf@plt+0x171e0>
  416454:	cmp	w0, #0x2b
  416458:	cset	w0, eq  // eq = none
  41645c:	and	w0, w0, #0xff
  416460:	cmp	w0, #0x0
  416464:	b.eq	416484 <printf@plt+0x14824>  // b.none
  416468:	add	x0, sp, #0x48
  41646c:	mov	w1, #0xa                   	// #10
  416470:	bl	418d08 <printf@plt+0x170a8>
  416474:	add	x0, sp, #0x30
  416478:	ldr	w1, [sp, #72]
  41647c:	bl	415dc0 <printf@plt+0x14160>
  416480:	b	41649c <printf@plt+0x1483c>
  416484:	ldr	w0, [sp, #40]
  416488:	bl	418f68 <printf@plt+0x17308>
  41648c:	b	4164a8 <printf@plt+0x14848>
  416490:	add	x0, sp, #0x30
  416494:	ldr	w1, [sp, #40]
  416498:	bl	415dc0 <printf@plt+0x14160>
  41649c:	bl	418eb4 <printf@plt+0x17254>
  4164a0:	str	w0, [sp, #40]
  4164a4:	b	4163f0 <printf@plt+0x14790>
  4164a8:	add	x0, sp, #0x30
  4164ac:	bl	415f18 <printf@plt+0x142b8>
  4164b0:	mov	x19, x0
  4164b4:	nop
  4164b8:	add	x0, sp, #0x30
  4164bc:	bl	415d8c <printf@plt+0x1412c>
  4164c0:	mov	x0, x19
  4164c4:	b	4164dc <printf@plt+0x1487c>
  4164c8:	mov	x19, x0
  4164cc:	add	x0, sp, #0x30
  4164d0:	bl	415d8c <printf@plt+0x1412c>
  4164d4:	mov	x0, x19
  4164d8:	bl	401be0 <_Unwind_Resume@plt>
  4164dc:	ldr	x19, [sp, #16]
  4164e0:	ldp	x29, x30, [sp], #80
  4164e4:	ret
  4164e8:	stp	x29, x30, [sp, #-80]!
  4164ec:	mov	x29, sp
  4164f0:	str	x19, [sp, #16]
  4164f4:	add	x0, sp, #0x28
  4164f8:	bl	415cf8 <printf@plt+0x14098>
  4164fc:	bl	416a60 <printf@plt+0x14e00>
  416500:	str	w0, [sp, #32]
  416504:	add	x0, sp, #0x20
  416508:	bl	418e40 <printf@plt+0x171e0>
  41650c:	cmp	w0, #0x2d
  416510:	cset	w0, eq  // eq = none
  416514:	and	w0, w0, #0xff
  416518:	cmp	w0, #0x0
  41651c:	b.eq	416534 <printf@plt+0x148d4>  // b.none
  416520:	add	x0, sp, #0x28
  416524:	ldr	w1, [sp, #32]
  416528:	bl	415dc0 <printf@plt+0x14160>
  41652c:	bl	418eb4 <printf@plt+0x17254>
  416530:	str	w0, [sp, #32]
  416534:	add	x0, sp, #0x20
  416538:	bl	418e40 <printf@plt+0x171e0>
  41653c:	sub	w0, w0, #0x30
  416540:	cmp	w0, #0x9
  416544:	cset	w0, hi  // hi = pmore
  416548:	and	w0, w0, #0xff
  41654c:	cmp	w0, #0x0
  416550:	b.eq	416578 <printf@plt+0x14918>  // b.none
  416554:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416558:	add	x3, x0, #0xb38
  41655c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416560:	add	x2, x0, #0xb38
  416564:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416568:	add	x1, x0, #0xb38
  41656c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416570:	add	x0, x0, #0x4d8
  416574:	bl	41bfec <printf@plt+0x1a38c>
  416578:	add	x0, sp, #0x20
  41657c:	bl	418e40 <printf@plt+0x171e0>
  416580:	sub	w0, w0, #0x30
  416584:	cmp	w0, #0x9
  416588:	cset	w0, ls  // ls = plast
  41658c:	and	w0, w0, #0xff
  416590:	cmp	w0, #0x0
  416594:	cset	w0, ne  // ne = any
  416598:	and	w0, w0, #0xff
  41659c:	cmp	w0, #0x0
  4165a0:	b.eq	4165bc <printf@plt+0x1495c>  // b.none
  4165a4:	add	x0, sp, #0x28
  4165a8:	ldr	w1, [sp, #32]
  4165ac:	bl	415dc0 <printf@plt+0x14160>
  4165b0:	bl	418eb4 <printf@plt+0x17254>
  4165b4:	str	w0, [sp, #32]
  4165b8:	b	416578 <printf@plt+0x14918>
  4165bc:	ldr	w0, [sp, #32]
  4165c0:	bl	418f68 <printf@plt+0x17308>
  4165c4:	add	x0, sp, #0x28
  4165c8:	bl	415f18 <printf@plt+0x142b8>
  4165cc:	str	x0, [sp, #64]
  4165d0:	bl	401ad0 <__errno_location@plt>
  4165d4:	str	wzr, [x0]
  4165d8:	mov	w2, #0xa                   	// #10
  4165dc:	mov	x1, #0x0                   	// #0
  4165e0:	ldr	x0, [sp, #64]
  4165e4:	bl	401900 <strtol@plt>
  4165e8:	str	x0, [sp, #72]
  4165ec:	bl	401ad0 <__errno_location@plt>
  4165f0:	ldr	w0, [x0]
  4165f4:	cmp	w0, #0x0
  4165f8:	b.ne	41661c <printf@plt+0x149bc>  // b.any
  4165fc:	ldr	x1, [sp, #72]
  416600:	mov	x0, #0x7fffffff            	// #2147483647
  416604:	cmp	x1, x0
  416608:	b.gt	41661c <printf@plt+0x149bc>
  41660c:	ldr	x1, [sp, #72]
  416610:	mov	x0, #0xffffffff80000001    	// #-2147483647
  416614:	cmp	x1, x0
  416618:	b.ge	416644 <printf@plt+0x149e4>  // b.tcont
  41661c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416620:	add	x3, x0, #0xb38
  416624:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416628:	add	x2, x0, #0xb38
  41662c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416630:	add	x1, x0, #0xb38
  416634:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416638:	add	x0, x0, #0x4f8
  41663c:	bl	41bf74 <printf@plt+0x1a314>
  416640:	str	xzr, [sp, #72]
  416644:	ldr	x0, [sp, #64]
  416648:	cmp	x0, #0x0
  41664c:	b.eq	416658 <printf@plt+0x149f8>  // b.none
  416650:	ldr	x0, [sp, #64]
  416654:	bl	401ac0 <_ZdaPv@plt>
  416658:	ldr	x0, [sp, #72]
  41665c:	mov	w19, w0
  416660:	add	x0, sp, #0x28
  416664:	bl	415d8c <printf@plt+0x1412c>
  416668:	mov	w0, w19
  41666c:	b	416684 <printf@plt+0x14a24>
  416670:	mov	x19, x0
  416674:	add	x0, sp, #0x28
  416678:	bl	415d8c <printf@plt+0x1412c>
  41667c:	mov	x0, x19
  416680:	bl	401be0 <_Unwind_Resume@plt>
  416684:	ldr	x19, [sp, #16]
  416688:	ldp	x29, x30, [sp], #80
  41668c:	ret
  416690:	stp	x29, x30, [sp, #-112]!
  416694:	mov	x29, sp
  416698:	stp	x19, x20, [sp, #16]
  41669c:	strb	wzr, [sp, #111]
  4166a0:	add	x0, sp, #0x38
  4166a4:	bl	415cf8 <printf@plt+0x14098>
  4166a8:	bl	418eb4 <printf@plt+0x17254>
  4166ac:	str	w0, [sp, #48]
  4166b0:	mov	x0, #0x18                  	// #24
  4166b4:	bl	4246c4 <_Znwm@@Base>
  4166b8:	mov	x19, x0
  4166bc:	mov	x0, x19
  4166c0:	bl	415ab8 <printf@plt+0x13e58>
  4166c4:	str	x19, [sp, #88]
  4166c8:	ldrb	w0, [sp, #111]
  4166cc:	cmp	w0, #0x0
  4166d0:	b.ne	416920 <printf@plt+0x14cc0>  // b.any
  4166d4:	add	x0, sp, #0x38
  4166d8:	bl	415fb8 <printf@plt+0x14358>
  4166dc:	ldr	w0, [sp, #48]
  4166e0:	bl	418ee4 <printf@plt+0x17284>
  4166e4:	and	w0, w0, #0xff
  4166e8:	cmp	w0, #0x0
  4166ec:	b.eq	4166fc <printf@plt+0x14a9c>  // b.none
  4166f0:	bl	418eb4 <printf@plt+0x17254>
  4166f4:	str	w0, [sp, #48]
  4166f8:	b	4166dc <printf@plt+0x14a7c>
  4166fc:	add	x0, sp, #0x30
  416700:	mov	w1, #0x2d                  	// #45
  416704:	bl	418d2c <printf@plt+0x170cc>
  416708:	and	w0, w0, #0xff
  41670c:	cmp	w0, #0x0
  416710:	b.eq	416768 <printf@plt+0x14b08>  // b.none
  416714:	bl	418eb4 <printf@plt+0x17254>
  416718:	str	w0, [sp, #40]
  41671c:	add	x0, sp, #0x28
  416720:	bl	418e40 <printf@plt+0x171e0>
  416724:	sub	w0, w0, #0x30
  416728:	cmp	w0, #0x9
  41672c:	cset	w0, ls  // ls = plast
  416730:	and	w0, w0, #0xff
  416734:	cmp	w0, #0x0
  416738:	cset	w0, ne  // ne = any
  41673c:	and	w0, w0, #0xff
  416740:	cmp	w0, #0x0
  416744:	b.eq	416760 <printf@plt+0x14b00>  // b.none
  416748:	add	x0, sp, #0x38
  41674c:	ldr	w1, [sp, #48]
  416750:	bl	415dc0 <printf@plt+0x14160>
  416754:	ldr	w0, [sp, #40]
  416758:	str	w0, [sp, #48]
  41675c:	b	416768 <printf@plt+0x14b08>
  416760:	ldr	w0, [sp, #40]
  416764:	bl	418f68 <printf@plt+0x17308>
  416768:	add	x0, sp, #0x30
  41676c:	bl	418e40 <printf@plt+0x171e0>
  416770:	sub	w0, w0, #0x30
  416774:	cmp	w0, #0x9
  416778:	cset	w0, ls  // ls = plast
  41677c:	and	w0, w0, #0xff
  416780:	cmp	w0, #0x0
  416784:	cset	w0, ne  // ne = any
  416788:	and	w0, w0, #0xff
  41678c:	cmp	w0, #0x0
  416790:	b.eq	4167ac <printf@plt+0x14b4c>  // b.none
  416794:	add	x0, sp, #0x38
  416798:	ldr	w1, [sp, #48]
  41679c:	bl	415dc0 <printf@plt+0x14160>
  4167a0:	bl	418eb4 <printf@plt+0x17254>
  4167a4:	str	w0, [sp, #48]
  4167a8:	b	416768 <printf@plt+0x14b08>
  4167ac:	add	x0, sp, #0x38
  4167b0:	bl	418e90 <printf@plt+0x17230>
  4167b4:	and	w0, w0, #0xff
  4167b8:	eor	w0, w0, #0x1
  4167bc:	and	w0, w0, #0xff
  4167c0:	cmp	w0, #0x0
  4167c4:	b.eq	41686c <printf@plt+0x14c0c>  // b.none
  4167c8:	add	x0, sp, #0x38
  4167cc:	bl	415f18 <printf@plt+0x142b8>
  4167d0:	str	x0, [sp, #80]
  4167d4:	bl	401ad0 <__errno_location@plt>
  4167d8:	str	wzr, [x0]
  4167dc:	mov	w2, #0xa                   	// #10
  4167e0:	mov	x1, #0x0                   	// #0
  4167e4:	ldr	x0, [sp, #80]
  4167e8:	bl	401900 <strtol@plt>
  4167ec:	str	x0, [sp, #96]
  4167f0:	bl	401ad0 <__errno_location@plt>
  4167f4:	ldr	w0, [x0]
  4167f8:	cmp	w0, #0x0
  4167fc:	b.ne	416820 <printf@plt+0x14bc0>  // b.any
  416800:	ldr	x1, [sp, #96]
  416804:	mov	x0, #0x7fffffff            	// #2147483647
  416808:	cmp	x1, x0
  41680c:	b.gt	416820 <printf@plt+0x14bc0>
  416810:	ldr	x1, [sp, #96]
  416814:	mov	x0, #0xffffffff80000001    	// #-2147483647
  416818:	cmp	x1, x0
  41681c:	b.ge	416848 <printf@plt+0x14be8>  // b.tcont
  416820:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416824:	add	x3, x0, #0xb38
  416828:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41682c:	add	x2, x0, #0xb38
  416830:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416834:	add	x1, x0, #0xb38
  416838:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41683c:	add	x0, x0, #0x518
  416840:	bl	41bf74 <printf@plt+0x1a314>
  416844:	str	xzr, [sp, #96]
  416848:	ldr	x0, [sp, #96]
  41684c:	mov	w1, w0
  416850:	ldr	x0, [sp, #88]
  416854:	bl	415bd8 <printf@plt+0x13f78>
  416858:	ldr	x0, [sp, #80]
  41685c:	cmp	x0, #0x0
  416860:	b.eq	41686c <printf@plt+0x14c0c>  // b.none
  416864:	ldr	x0, [sp, #80]
  416868:	bl	401ac0 <_ZdaPv@plt>
  41686c:	add	x0, sp, #0x30
  416870:	bl	418e40 <printf@plt+0x171e0>
  416874:	cmp	w0, #0x23
  416878:	b.eq	4168b8 <printf@plt+0x14c58>  // b.none
  41687c:	cmp	w0, #0x23
  416880:	b.gt	4168e8 <printf@plt+0x14c88>
  416884:	cmp	w0, #0x20
  416888:	b.eq	416918 <printf@plt+0x14cb8>  // b.none
  41688c:	cmp	w0, #0x20
  416890:	b.gt	4168e8 <printf@plt+0x14c88>
  416894:	cmp	w0, #0xa
  416898:	b.eq	4168c8 <printf@plt+0x14c68>  // b.none
  41689c:	cmp	w0, #0xa
  4168a0:	b.gt	4168e8 <printf@plt+0x14c88>
  4168a4:	cmn	w0, #0x1
  4168a8:	b.eq	4168dc <printf@plt+0x14c7c>  // b.none
  4168ac:	cmp	w0, #0x9
  4168b0:	b.eq	416918 <printf@plt+0x14cb8>  // b.none
  4168b4:	b	4168e8 <printf@plt+0x14c88>
  4168b8:	bl	417134 <printf@plt+0x154d4>
  4168bc:	mov	w0, #0x1                   	// #1
  4168c0:	strb	w0, [sp, #111]
  4168c4:	b	41691c <printf@plt+0x14cbc>
  4168c8:	mov	w0, #0x1                   	// #1
  4168cc:	strb	w0, [sp, #111]
  4168d0:	ldr	w0, [sp, #48]
  4168d4:	bl	418f68 <printf@plt+0x17308>
  4168d8:	b	41691c <printf@plt+0x14cbc>
  4168dc:	mov	w0, #0x1                   	// #1
  4168e0:	strb	w0, [sp, #111]
  4168e4:	b	41691c <printf@plt+0x14cbc>
  4168e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4168ec:	add	x3, x0, #0xb38
  4168f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4168f4:	add	x2, x0, #0xb38
  4168f8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4168fc:	add	x1, x0, #0xb38
  416900:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416904:	add	x0, x0, #0x4d8
  416908:	bl	41bf74 <printf@plt+0x1a314>
  41690c:	mov	w0, #0x1                   	// #1
  416910:	strb	w0, [sp, #111]
  416914:	b	41691c <printf@plt+0x14cbc>
  416918:	nop
  41691c:	b	4166c8 <printf@plt+0x14a68>
  416920:	ldr	x19, [sp, #88]
  416924:	add	x0, sp, #0x38
  416928:	bl	415d8c <printf@plt+0x1412c>
  41692c:	mov	x0, x19
  416930:	b	416960 <printf@plt+0x14d00>
  416934:	mov	x20, x0
  416938:	mov	x1, #0x18                  	// #24
  41693c:	mov	x0, x19
  416940:	bl	424780 <_ZdlPvm@@Base>
  416944:	mov	x19, x20
  416948:	b	416950 <printf@plt+0x14cf0>
  41694c:	mov	x19, x0
  416950:	add	x0, sp, #0x38
  416954:	bl	415d8c <printf@plt+0x1412c>
  416958:	mov	x0, x19
  41695c:	bl	401be0 <_Unwind_Resume@plt>
  416960:	ldp	x19, x20, [sp, #16]
  416964:	ldp	x29, x30, [sp], #112
  416968:	ret
  41696c:	stp	x29, x30, [sp, #-80]!
  416970:	mov	x29, sp
  416974:	str	x19, [sp, #16]
  416978:	add	x0, sp, #0x28
  41697c:	bl	415cf8 <printf@plt+0x14098>
  416980:	bl	416a60 <printf@plt+0x14e00>
  416984:	str	w0, [sp, #32]
  416988:	ldr	w0, [sp, #32]
  41698c:	bl	418ee4 <printf@plt+0x17284>
  416990:	and	w0, w0, #0xff
  416994:	eor	w0, w0, #0x1
  416998:	and	w0, w0, #0xff
  41699c:	cmp	w0, #0x0
  4169a0:	b.eq	4169f4 <printf@plt+0x14d94>  // b.none
  4169a4:	add	x0, sp, #0x40
  4169a8:	mov	w1, #0xa                   	// #10
  4169ac:	bl	418d08 <printf@plt+0x170a8>
  4169b0:	add	x0, sp, #0x20
  4169b4:	ldr	w1, [sp, #64]
  4169b8:	bl	418e10 <printf@plt+0x171b0>
  4169bc:	and	w0, w0, #0xff
  4169c0:	cmp	w0, #0x0
  4169c4:	b.eq	4169f4 <printf@plt+0x14d94>  // b.none
  4169c8:	add	x0, sp, #0x48
  4169cc:	mov	w1, #0xffffffff            	// #-1
  4169d0:	bl	418d08 <printf@plt+0x170a8>
  4169d4:	add	x0, sp, #0x20
  4169d8:	ldr	w1, [sp, #72]
  4169dc:	bl	418e10 <printf@plt+0x171b0>
  4169e0:	and	w0, w0, #0xff
  4169e4:	cmp	w0, #0x0
  4169e8:	b.eq	4169f4 <printf@plt+0x14d94>  // b.none
  4169ec:	mov	w0, #0x1                   	// #1
  4169f0:	b	4169f8 <printf@plt+0x14d98>
  4169f4:	mov	w0, #0x0                   	// #0
  4169f8:	cmp	w0, #0x0
  4169fc:	b.eq	416a18 <printf@plt+0x14db8>  // b.none
  416a00:	add	x0, sp, #0x28
  416a04:	ldr	w1, [sp, #32]
  416a08:	bl	415dc0 <printf@plt+0x14160>
  416a0c:	bl	418eb4 <printf@plt+0x17254>
  416a10:	str	w0, [sp, #32]
  416a14:	b	416988 <printf@plt+0x14d28>
  416a18:	ldr	w0, [sp, #32]
  416a1c:	bl	418f68 <printf@plt+0x17308>
  416a20:	add	x0, sp, #0x28
  416a24:	bl	415f18 <printf@plt+0x142b8>
  416a28:	mov	x19, x0
  416a2c:	nop
  416a30:	add	x0, sp, #0x28
  416a34:	bl	415d8c <printf@plt+0x1412c>
  416a38:	mov	x0, x19
  416a3c:	b	416a54 <printf@plt+0x14df4>
  416a40:	mov	x19, x0
  416a44:	add	x0, sp, #0x28
  416a48:	bl	415d8c <printf@plt+0x1412c>
  416a4c:	mov	x0, x19
  416a50:	bl	401be0 <_Unwind_Resume@plt>
  416a54:	ldr	x19, [sp, #16]
  416a58:	ldp	x29, x30, [sp], #80
  416a5c:	ret
  416a60:	stp	x29, x30, [sp, #-32]!
  416a64:	mov	x29, sp
  416a68:	add	x0, sp, #0x18
  416a6c:	bl	418cec <printf@plt+0x1708c>
  416a70:	bl	418eb4 <printf@plt+0x17254>
  416a74:	str	w0, [sp, #24]
  416a78:	add	x0, sp, #0x18
  416a7c:	bl	418e40 <printf@plt+0x171e0>
  416a80:	cmp	w0, #0x20
  416a84:	b.eq	416ae8 <printf@plt+0x14e88>  // b.none
  416a88:	cmp	w0, #0x20
  416a8c:	b.gt	416ae0 <printf@plt+0x14e80>
  416a90:	cmp	w0, #0xa
  416a94:	b.eq	416ab4 <printf@plt+0x14e54>  // b.none
  416a98:	cmp	w0, #0xa
  416a9c:	b.gt	416ae0 <printf@plt+0x14e80>
  416aa0:	cmn	w0, #0x1
  416aa4:	b.eq	416ab4 <printf@plt+0x14e54>  // b.none
  416aa8:	cmp	w0, #0x9
  416aac:	b.ne	416ae0 <printf@plt+0x14e80>  // b.any
  416ab0:	b	416ae8 <printf@plt+0x14e88>
  416ab4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416ab8:	add	x3, x0, #0xb38
  416abc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416ac0:	add	x2, x0, #0xb38
  416ac4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416ac8:	add	x1, x0, #0xb38
  416acc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416ad0:	add	x0, x0, #0x540
  416ad4:	bl	41bf74 <printf@plt+0x1a314>
  416ad8:	ldr	w0, [sp, #24]
  416adc:	b	416af0 <printf@plt+0x14e90>
  416ae0:	ldr	w0, [sp, #24]
  416ae4:	b	416af0 <printf@plt+0x14e90>
  416ae8:	nop
  416aec:	b	416a70 <printf@plt+0x14e10>
  416af0:	ldp	x29, x30, [sp], #32
  416af4:	ret
  416af8:	stp	x29, x30, [sp, #-32]!
  416afc:	mov	x29, sp
  416b00:	add	x0, sp, #0x18
  416b04:	bl	418cec <printf@plt+0x1708c>
  416b08:	bl	418eb4 <printf@plt+0x17254>
  416b0c:	str	w0, [sp, #24]
  416b10:	add	x0, sp, #0x18
  416b14:	bl	418e40 <printf@plt+0x171e0>
  416b18:	cmp	w0, #0x23
  416b1c:	b.eq	416b68 <printf@plt+0x14f08>  // b.none
  416b20:	cmp	w0, #0x23
  416b24:	b.gt	416b70 <printf@plt+0x14f10>
  416b28:	cmp	w0, #0x20
  416b2c:	b.eq	416b78 <printf@plt+0x14f18>  // b.none
  416b30:	cmp	w0, #0x20
  416b34:	b.gt	416b70 <printf@plt+0x14f10>
  416b38:	cmp	w0, #0x9
  416b3c:	b.eq	416b78 <printf@plt+0x14f18>  // b.none
  416b40:	cmp	w0, #0xa
  416b44:	b.ne	416b70 <printf@plt+0x14f10>  // b.any
  416b48:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416b4c:	add	x0, x0, #0xfc8
  416b50:	ldr	w0, [x0]
  416b54:	add	w1, w0, #0x1
  416b58:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416b5c:	add	x0, x0, #0xfc8
  416b60:	str	w1, [x0]
  416b64:	b	416b7c <printf@plt+0x14f1c>
  416b68:	bl	416ec0 <printf@plt+0x15260>
  416b6c:	b	416b7c <printf@plt+0x14f1c>
  416b70:	ldr	w0, [sp, #24]
  416b74:	b	416b80 <printf@plt+0x14f20>
  416b78:	nop
  416b7c:	b	416b08 <printf@plt+0x14ea8>
  416b80:	ldp	x29, x30, [sp], #32
  416b84:	ret
  416b88:	stp	x29, x30, [sp, #-48]!
  416b8c:	mov	x29, sp
  416b90:	str	x0, [sp, #24]
  416b94:	ldr	x0, [sp, #24]
  416b98:	bl	418cd4 <printf@plt+0x17074>
  416b9c:	str	x0, [sp, #32]
  416ba0:	str	xzr, [sp, #40]
  416ba4:	ldr	x1, [sp, #40]
  416ba8:	ldr	x0, [sp, #32]
  416bac:	cmp	x1, x0
  416bb0:	b.cs	416bf8 <printf@plt+0x14f98>  // b.hs, b.nlast
  416bb4:	ldr	x1, [sp, #40]
  416bb8:	ldr	x0, [sp, #24]
  416bbc:	bl	418c54 <printf@plt+0x16ff4>
  416bc0:	mov	w2, w0
  416bc4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416bc8:	add	x0, x0, #0xff0
  416bcc:	ldr	x0, [x0]
  416bd0:	ldr	w1, [x0, #8]
  416bd4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416bd8:	add	x0, x0, #0xff0
  416bdc:	ldr	x0, [x0]
  416be0:	add	w1, w2, w1
  416be4:	str	w1, [x0, #8]
  416be8:	ldr	x0, [sp, #40]
  416bec:	add	x0, x0, #0x2
  416bf0:	str	x0, [sp, #40]
  416bf4:	b	416ba4 <printf@plt+0x14f44>
  416bf8:	mov	x0, #0x1                   	// #1
  416bfc:	str	x0, [sp, #40]
  416c00:	ldr	x1, [sp, #40]
  416c04:	ldr	x0, [sp, #32]
  416c08:	cmp	x1, x0
  416c0c:	b.cs	416c54 <printf@plt+0x14ff4>  // b.hs, b.nlast
  416c10:	ldr	x1, [sp, #40]
  416c14:	ldr	x0, [sp, #24]
  416c18:	bl	418c54 <printf@plt+0x16ff4>
  416c1c:	mov	w2, w0
  416c20:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416c24:	add	x0, x0, #0xff0
  416c28:	ldr	x0, [x0]
  416c2c:	ldr	w1, [x0, #12]
  416c30:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416c34:	add	x0, x0, #0xff0
  416c38:	ldr	x0, [x0]
  416c3c:	add	w1, w2, w1
  416c40:	str	w1, [x0, #12]
  416c44:	ldr	x0, [sp, #40]
  416c48:	add	x0, x0, #0x2
  416c4c:	str	x0, [sp, #40]
  416c50:	b	416c00 <printf@plt+0x14fa0>
  416c54:	nop
  416c58:	ldp	x29, x30, [sp], #48
  416c5c:	ret
  416c60:	stp	x29, x30, [sp, #-48]!
  416c64:	mov	x29, sp
  416c68:	str	x0, [sp, #24]
  416c6c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416c70:	add	x1, x0, #0x558
  416c74:	ldr	x0, [sp, #24]
  416c78:	bl	401b10 <strcmp@plt>
  416c7c:	cmp	w0, #0x0
  416c80:	b.ne	416c94 <printf@plt+0x15034>  // b.any
  416c84:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416c88:	add	x0, x0, #0x560
  416c8c:	str	x0, [sp, #40]
  416c90:	b	416c9c <printf@plt+0x1503c>
  416c94:	ldr	x0, [sp, #24]
  416c98:	str	x0, [sp, #40]
  416c9c:	ldr	x0, [sp, #40]
  416ca0:	bl	401880 <strlen@plt>
  416ca4:	add	x0, x0, #0x1
  416ca8:	str	x0, [sp, #32]
  416cac:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416cb0:	add	x0, x0, #0xfb8
  416cb4:	ldr	x0, [x0]
  416cb8:	cmp	x0, #0x0
  416cbc:	b.eq	416cd0 <printf@plt+0x15070>  // b.none
  416cc0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416cc4:	add	x0, x0, #0xfb8
  416cc8:	ldr	x0, [x0]
  416ccc:	bl	401910 <free@plt>
  416cd0:	ldr	x0, [sp, #32]
  416cd4:	bl	401b40 <malloc@plt>
  416cd8:	mov	x1, x0
  416cdc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416ce0:	add	x0, x0, #0xfb8
  416ce4:	str	x1, [x0]
  416ce8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416cec:	add	x0, x0, #0xfb8
  416cf0:	ldr	x0, [x0]
  416cf4:	cmp	x0, #0x0
  416cf8:	b.ne	416d20 <printf@plt+0x150c0>  // b.any
  416cfc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416d00:	add	x3, x0, #0xb38
  416d04:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416d08:	add	x2, x0, #0xb38
  416d0c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416d10:	add	x1, x0, #0xb38
  416d14:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416d18:	add	x0, x0, #0x578
  416d1c:	bl	41bfec <printf@plt+0x1a38c>
  416d20:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416d24:	add	x0, x0, #0xfb8
  416d28:	ldr	x0, [x0]
  416d2c:	ldr	x2, [sp, #32]
  416d30:	ldr	x1, [sp, #40]
  416d34:	bl	401a30 <strncpy@plt>
  416d38:	nop
  416d3c:	ldp	x29, x30, [sp], #48
  416d40:	ret
  416d44:	stp	x29, x30, [sp, #-48]!
  416d48:	mov	x29, sp
  416d4c:	str	x0, [sp, #24]
  416d50:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416d54:	add	x1, x0, #0x558
  416d58:	ldr	x0, [sp, #24]
  416d5c:	bl	401b10 <strcmp@plt>
  416d60:	cmp	w0, #0x0
  416d64:	b.ne	416d78 <printf@plt+0x15118>  // b.any
  416d68:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416d6c:	add	x0, x0, #0x560
  416d70:	str	x0, [sp, #40]
  416d74:	b	416d80 <printf@plt+0x15120>
  416d78:	ldr	x0, [sp, #24]
  416d7c:	str	x0, [sp, #40]
  416d80:	ldr	x0, [sp, #40]
  416d84:	bl	401880 <strlen@plt>
  416d88:	add	x0, x0, #0x1
  416d8c:	str	x0, [sp, #32]
  416d90:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416d94:	add	x0, x0, #0xfc0
  416d98:	ldr	x0, [x0]
  416d9c:	cmp	x0, #0x0
  416da0:	b.eq	416db4 <printf@plt+0x15154>  // b.none
  416da4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416da8:	add	x0, x0, #0xfc0
  416dac:	ldr	x0, [x0]
  416db0:	bl	401910 <free@plt>
  416db4:	ldr	x0, [sp, #32]
  416db8:	bl	401b40 <malloc@plt>
  416dbc:	mov	x1, x0
  416dc0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416dc4:	add	x0, x0, #0xfc0
  416dc8:	str	x1, [x0]
  416dcc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416dd0:	add	x0, x0, #0xfc0
  416dd4:	ldr	x0, [x0]
  416dd8:	cmp	x0, #0x0
  416ddc:	b.ne	416e04 <printf@plt+0x151a4>  // b.any
  416de0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416de4:	add	x3, x0, #0xb38
  416de8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416dec:	add	x2, x0, #0xb38
  416df0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  416df4:	add	x1, x0, #0xb38
  416df8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  416dfc:	add	x0, x0, #0x578
  416e00:	bl	41bfec <printf@plt+0x1a38c>
  416e04:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416e08:	add	x0, x0, #0xfc0
  416e0c:	ldr	x0, [x0]
  416e10:	ldr	x2, [sp, #32]
  416e14:	ldr	x1, [sp, #40]
  416e18:	bl	401a30 <strncpy@plt>
  416e1c:	nop
  416e20:	ldp	x29, x30, [sp], #48
  416e24:	ret
  416e28:	stp	x29, x30, [sp, #-80]!
  416e2c:	mov	x29, sp
  416e30:	stp	x19, x20, [sp, #16]
  416e34:	str	x21, [sp, #32]
  416e38:	str	w0, [sp, #56]
  416e3c:	str	x1, [sp, #48]
  416e40:	ldr	x0, [sp, #48]
  416e44:	bl	418cd4 <printf@plt+0x17074>
  416e48:	str	w0, [sp, #76]
  416e4c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416e50:	add	x0, x0, #0xfd8
  416e54:	ldr	x20, [x0]
  416e58:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416e5c:	add	x0, x0, #0xfd8
  416e60:	ldr	x0, [x0]
  416e64:	ldr	x0, [x0]
  416e68:	add	x0, x0, #0x18
  416e6c:	ldr	x19, [x0]
  416e70:	add	x0, sp, #0x38
  416e74:	bl	418e40 <printf@plt+0x171e0>
  416e78:	mov	w21, w0
  416e7c:	ldr	x0, [sp, #48]
  416e80:	bl	418cbc <printf@plt+0x1705c>
  416e84:	mov	x1, x0
  416e88:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416e8c:	add	x0, x0, #0xff0
  416e90:	ldr	x0, [x0]
  416e94:	mov	x4, x0
  416e98:	ldr	w3, [sp, #76]
  416e9c:	mov	x2, x1
  416ea0:	mov	w1, w21
  416ea4:	mov	x0, x20
  416ea8:	blr	x19
  416eac:	nop
  416eb0:	ldp	x19, x20, [sp, #16]
  416eb4:	ldr	x21, [sp, #32]
  416eb8:	ldp	x29, x30, [sp], #80
  416ebc:	ret
  416ec0:	stp	x29, x30, [sp, #-32]!
  416ec4:	mov	x29, sp
  416ec8:	bl	418eb4 <printf@plt+0x17254>
  416ecc:	str	w0, [sp, #24]
  416ed0:	add	x0, sp, #0x18
  416ed4:	mov	w1, #0xa                   	// #10
  416ed8:	bl	418d2c <printf@plt+0x170cc>
  416edc:	and	w0, w0, #0xff
  416ee0:	cmp	w0, #0x0
  416ee4:	b.eq	416f08 <printf@plt+0x152a8>  // b.none
  416ee8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416eec:	add	x0, x0, #0xfc8
  416ef0:	ldr	w0, [x0]
  416ef4:	add	w1, w0, #0x1
  416ef8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416efc:	add	x0, x0, #0xfc8
  416f00:	str	w1, [x0]
  416f04:	b	416f30 <printf@plt+0x152d0>
  416f08:	add	x0, sp, #0x18
  416f0c:	mov	w1, #0xffffffff            	// #-1
  416f10:	bl	418d58 <printf@plt+0x170f8>
  416f14:	and	w0, w0, #0xff
  416f18:	cmp	w0, #0x0
  416f1c:	b.ne	416f2c <printf@plt+0x152cc>  // b.any
  416f20:	bl	418eb4 <printf@plt+0x17254>
  416f24:	str	w0, [sp, #24]
  416f28:	b	416ed0 <printf@plt+0x15270>
  416f2c:	nop
  416f30:	nop
  416f34:	ldp	x29, x30, [sp], #32
  416f38:	ret
  416f3c:	stp	x29, x30, [sp, #-32]!
  416f40:	mov	x29, sp
  416f44:	mov	w0, #0x1                   	// #1
  416f48:	strb	w0, [sp, #31]
  416f4c:	bl	418eb4 <printf@plt+0x17254>
  416f50:	str	w0, [sp, #24]
  416f54:	ldr	w0, [sp, #24]
  416f58:	bl	418ee4 <printf@plt+0x17284>
  416f5c:	and	w0, w0, #0xff
  416f60:	cmp	w0, #0x0
  416f64:	b.eq	416f74 <printf@plt+0x15314>  // b.none
  416f68:	bl	418eb4 <printf@plt+0x17254>
  416f6c:	str	w0, [sp, #24]
  416f70:	b	416f54 <printf@plt+0x152f4>
  416f74:	add	x0, sp, #0x18
  416f78:	bl	418e40 <printf@plt+0x171e0>
  416f7c:	cmp	w0, #0x23
  416f80:	b.eq	416fa0 <printf@plt+0x15340>  // b.none
  416f84:	cmp	w0, #0x23
  416f88:	b.gt	416fc8 <printf@plt+0x15368>
  416f8c:	cmn	w0, #0x1
  416f90:	b.eq	416fd4 <printf@plt+0x15374>  // b.none
  416f94:	cmp	w0, #0xa
  416f98:	b.eq	416fa8 <printf@plt+0x15348>  // b.none
  416f9c:	b	416fc8 <printf@plt+0x15368>
  416fa0:	bl	416ec0 <printf@plt+0x15260>
  416fa4:	b	416fd8 <printf@plt+0x15378>
  416fa8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416fac:	add	x0, x0, #0xfc8
  416fb0:	ldr	w0, [x0]
  416fb4:	add	w1, w0, #0x1
  416fb8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  416fbc:	add	x0, x0, #0xfc8
  416fc0:	str	w1, [x0]
  416fc4:	b	416fd8 <printf@plt+0x15378>
  416fc8:	strb	wzr, [sp, #31]
  416fcc:	bl	416ec0 <printf@plt+0x15260>
  416fd0:	b	416fd8 <printf@plt+0x15378>
  416fd4:	nop
  416fd8:	ldrb	w0, [sp, #31]
  416fdc:	ldp	x29, x30, [sp], #32
  416fe0:	ret
  416fe4:	stp	x29, x30, [sp, #-32]!
  416fe8:	mov	x29, sp
  416fec:	bl	416f3c <printf@plt+0x152dc>
  416ff0:	and	w0, w0, #0xff
  416ff4:	strb	w0, [sp, #31]
  416ff8:	ldrb	w0, [sp, #31]
  416ffc:	eor	w0, w0, #0x1
  417000:	and	w0, w0, #0xff
  417004:	cmp	w0, #0x0
  417008:	b.eq	417068 <printf@plt+0x15408>  // b.none
  41700c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417010:	add	x0, x0, #0xfc8
  417014:	ldr	w0, [x0]
  417018:	sub	w1, w0, #0x1
  41701c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417020:	add	x0, x0, #0xfc8
  417024:	str	w1, [x0]
  417028:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41702c:	add	x3, x0, #0xb38
  417030:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417034:	add	x2, x0, #0xb38
  417038:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41703c:	add	x1, x0, #0xb38
  417040:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417044:	add	x0, x0, #0x480
  417048:	bl	41bf74 <printf@plt+0x1a314>
  41704c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417050:	add	x0, x0, #0xfc8
  417054:	ldr	w0, [x0]
  417058:	add	w1, w0, #0x1
  41705c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417060:	add	x0, x0, #0xfc8
  417064:	str	w1, [x0]
  417068:	nop
  41706c:	ldp	x29, x30, [sp], #32
  417070:	ret
  417074:	stp	x29, x30, [sp, #-32]!
  417078:	mov	x29, sp
  41707c:	bl	416f3c <printf@plt+0x152dc>
  417080:	and	w0, w0, #0xff
  417084:	strb	w0, [sp, #31]
  417088:	ldrb	w0, [sp, #31]
  41708c:	eor	w0, w0, #0x1
  417090:	and	w0, w0, #0xff
  417094:	cmp	w0, #0x0
  417098:	b.eq	4170f8 <printf@plt+0x15498>  // b.none
  41709c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4170a0:	add	x0, x0, #0xfc8
  4170a4:	ldr	w0, [x0]
  4170a8:	sub	w1, w0, #0x1
  4170ac:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4170b0:	add	x0, x0, #0xfc8
  4170b4:	str	w1, [x0]
  4170b8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4170bc:	add	x3, x0, #0xb38
  4170c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4170c4:	add	x2, x0, #0xb38
  4170c8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4170cc:	add	x1, x0, #0xb38
  4170d0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4170d4:	add	x0, x0, #0x598
  4170d8:	bl	41bfb0 <printf@plt+0x1a350>
  4170dc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4170e0:	add	x0, x0, #0xfc8
  4170e4:	ldr	w0, [x0]
  4170e8:	add	w1, w0, #0x1
  4170ec:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4170f0:	add	x0, x0, #0xfc8
  4170f4:	str	w1, [x0]
  4170f8:	nop
  4170fc:	ldp	x29, x30, [sp], #32
  417100:	ret
  417104:	stp	x29, x30, [sp, #-16]!
  417108:	mov	x29, sp
  41710c:	bl	417074 <printf@plt+0x15414>
  417110:	nop
  417114:	ldp	x29, x30, [sp], #16
  417118:	ret
  41711c:	stp	x29, x30, [sp, #-16]!
  417120:	mov	x29, sp
  417124:	bl	417074 <printf@plt+0x15414>
  417128:	nop
  41712c:	ldp	x29, x30, [sp], #16
  417130:	ret
  417134:	stp	x29, x30, [sp, #-32]!
  417138:	mov	x29, sp
  41713c:	bl	418eb4 <printf@plt+0x17254>
  417140:	str	w0, [sp, #24]
  417144:	add	x0, sp, #0x18
  417148:	mov	w1, #0xa                   	// #10
  41714c:	bl	418d2c <printf@plt+0x170cc>
  417150:	and	w0, w0, #0xff
  417154:	cmp	w0, #0x0
  417158:	b.eq	417168 <printf@plt+0x15508>  // b.none
  41715c:	ldr	w0, [sp, #24]
  417160:	bl	418f68 <printf@plt+0x17308>
  417164:	b	417190 <printf@plt+0x15530>
  417168:	add	x0, sp, #0x18
  41716c:	mov	w1, #0xffffffff            	// #-1
  417170:	bl	418d58 <printf@plt+0x170f8>
  417174:	and	w0, w0, #0xff
  417178:	cmp	w0, #0x0
  41717c:	b.ne	41718c <printf@plt+0x1552c>  // b.any
  417180:	bl	418eb4 <printf@plt+0x17254>
  417184:	str	w0, [sp, #24]
  417188:	b	417144 <printf@plt+0x154e4>
  41718c:	nop
  417190:	ldp	x29, x30, [sp], #32
  417194:	ret
  417198:	stp	x29, x30, [sp, #-96]!
  41719c:	mov	x29, sp
  4171a0:	str	x0, [sp, #24]
  4171a4:	str	wzr, [sp, #92]
  4171a8:	str	wzr, [sp, #88]
  4171ac:	str	wzr, [sp, #84]
  4171b0:	str	wzr, [sp, #80]
  4171b4:	str	wzr, [sp, #76]
  4171b8:	str	wzr, [sp, #72]
  4171bc:	str	wzr, [sp, #68]
  4171c0:	str	wzr, [sp, #64]
  4171c4:	bl	416a60 <printf@plt+0x14e00>
  4171c8:	str	w0, [sp, #40]
  4171cc:	add	x0, sp, #0x28
  4171d0:	bl	418e40 <printf@plt+0x171e0>
  4171d4:	cmp	w0, #0x72
  4171d8:	b.eq	4172a8 <printf@plt+0x15648>  // b.none
  4171dc:	cmp	w0, #0x72
  4171e0:	b.gt	4172d8 <printf@plt+0x15678>
  4171e4:	cmp	w0, #0x6b
  4171e8:	b.eq	41726c <printf@plt+0x1560c>  // b.none
  4171ec:	cmp	w0, #0x6b
  4171f0:	b.gt	4172d8 <printf@plt+0x15678>
  4171f4:	cmp	w0, #0x67
  4171f8:	b.eq	417254 <printf@plt+0x155f4>  // b.none
  4171fc:	cmp	w0, #0x67
  417200:	b.gt	4172d8 <printf@plt+0x15678>
  417204:	cmp	w0, #0x63
  417208:	b.eq	417218 <printf@plt+0x155b8>  // b.none
  41720c:	cmp	w0, #0x64
  417210:	b.eq	417248 <printf@plt+0x155e8>  // b.none
  417214:	b	4172d8 <printf@plt+0x15678>
  417218:	bl	4160e8 <printf@plt+0x14488>
  41721c:	str	w0, [sp, #76]
  417220:	bl	4160e8 <printf@plt+0x14488>
  417224:	str	w0, [sp, #72]
  417228:	bl	4160e8 <printf@plt+0x14488>
  41722c:	str	w0, [sp, #68]
  417230:	ldr	w3, [sp, #68]
  417234:	ldr	w2, [sp, #72]
  417238:	ldr	w1, [sp, #76]
  41723c:	ldr	x0, [sp, #24]
  417240:	bl	419f68 <printf@plt+0x18308>
  417244:	b	417310 <printf@plt+0x156b0>
  417248:	ldr	x0, [sp, #24]
  41724c:	bl	419ed4 <printf@plt+0x18274>
  417250:	b	417310 <printf@plt+0x156b0>
  417254:	bl	4160e8 <printf@plt+0x14488>
  417258:	str	w0, [sp, #92]
  41725c:	ldr	w1, [sp, #92]
  417260:	ldr	x0, [sp, #24]
  417264:	bl	41a074 <printf@plt+0x18414>
  417268:	b	417310 <printf@plt+0x156b0>
  41726c:	bl	4160e8 <printf@plt+0x14488>
  417270:	str	w0, [sp, #76]
  417274:	bl	4160e8 <printf@plt+0x14488>
  417278:	str	w0, [sp, #72]
  41727c:	bl	4160e8 <printf@plt+0x14488>
  417280:	str	w0, [sp, #68]
  417284:	bl	4160e8 <printf@plt+0x14488>
  417288:	str	w0, [sp, #64]
  41728c:	ldr	w4, [sp, #64]
  417290:	ldr	w3, [sp, #68]
  417294:	ldr	w2, [sp, #72]
  417298:	ldr	w1, [sp, #76]
  41729c:	ldr	x0, [sp, #24]
  4172a0:	bl	419fe0 <printf@plt+0x18380>
  4172a4:	b	417310 <printf@plt+0x156b0>
  4172a8:	bl	4160e8 <printf@plt+0x14488>
  4172ac:	str	w0, [sp, #88]
  4172b0:	bl	4160e8 <printf@plt+0x14488>
  4172b4:	str	w0, [sp, #84]
  4172b8:	bl	4160e8 <printf@plt+0x14488>
  4172bc:	str	w0, [sp, #80]
  4172c0:	ldr	w3, [sp, #80]
  4172c4:	ldr	w2, [sp, #84]
  4172c8:	ldr	w1, [sp, #88]
  4172cc:	ldr	x0, [sp, #24]
  4172d0:	bl	419ef0 <printf@plt+0x18290>
  4172d4:	b	417310 <printf@plt+0x156b0>
  4172d8:	add	x0, sp, #0x28
  4172dc:	bl	418e40 <printf@plt+0x171e0>
  4172e0:	mov	w1, w0
  4172e4:	add	x0, sp, #0x30
  4172e8:	bl	41b848 <printf@plt+0x19be8>
  4172ec:	add	x1, sp, #0x30
  4172f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4172f4:	add	x3, x0, #0xb38
  4172f8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4172fc:	add	x2, x0, #0xb38
  417300:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417304:	add	x0, x0, #0x5e0
  417308:	bl	41bf74 <printf@plt+0x1a314>
  41730c:	nop
  417310:	nop
  417314:	ldp	x29, x30, [sp], #96
  417318:	ret
  41731c:	stp	x29, x30, [sp, #-112]!
  417320:	mov	x29, sp
  417324:	stp	x19, x20, [sp, #16]
  417328:	bl	416a60 <printf@plt+0x14e00>
  41732c:	str	w0, [sp, #32]
  417330:	add	x0, sp, #0x20
  417334:	bl	418e40 <printf@plt+0x171e0>
  417338:	cmp	w0, #0x74
  41733c:	b.eq	4177a4 <printf@plt+0x15b44>  // b.none
  417340:	cmp	w0, #0x74
  417344:	b.gt	4173d8 <printf@plt+0x15778>
  417348:	cmp	w0, #0x70
  41734c:	b.eq	417764 <printf@plt+0x15b04>  // b.none
  417350:	cmp	w0, #0x70
  417354:	b.gt	4173d8 <printf@plt+0x15778>
  417358:	cmp	w0, #0x6c
  41735c:	b.eq	417720 <printf@plt+0x15ac0>  // b.none
  417360:	cmp	w0, #0x6c
  417364:	b.gt	4173d8 <printf@plt+0x15778>
  417368:	cmp	w0, #0x66
  41736c:	b.eq	4175ac <printf@plt+0x1594c>  // b.none
  417370:	cmp	w0, #0x66
  417374:	b.gt	4173d8 <printf@plt+0x15778>
  417378:	cmp	w0, #0x65
  41737c:	b.eq	41753c <printf@plt+0x158dc>  // b.none
  417380:	cmp	w0, #0x65
  417384:	b.gt	4173d8 <printf@plt+0x15778>
  417388:	cmp	w0, #0x63
  41738c:	b.eq	41745c <printf@plt+0x157fc>  // b.none
  417390:	cmp	w0, #0x63
  417394:	b.gt	4173d8 <printf@plt+0x15778>
  417398:	cmp	w0, #0x61
  41739c:	b.eq	417418 <printf@plt+0x157b8>  // b.none
  4173a0:	cmp	w0, #0x61
  4173a4:	b.gt	4173d8 <printf@plt+0x15778>
  4173a8:	cmp	w0, #0x50
  4173ac:	b.eq	417764 <printf@plt+0x15b04>  // b.none
  4173b0:	cmp	w0, #0x50
  4173b4:	b.gt	4173d8 <printf@plt+0x15778>
  4173b8:	cmp	w0, #0x46
  4173bc:	b.eq	4176c8 <printf@plt+0x15a68>  // b.none
  4173c0:	cmp	w0, #0x46
  4173c4:	b.gt	4173d8 <printf@plt+0x15778>
  4173c8:	cmp	w0, #0x43
  4173cc:	b.eq	4174cc <printf@plt+0x1586c>  // b.none
  4173d0:	cmp	w0, #0x45
  4173d4:	b.eq	41753c <printf@plt+0x158dc>  // b.none
  4173d8:	bl	416340 <printf@plt+0x146e0>
  4173dc:	str	x0, [sp, #40]
  4173e0:	ldr	x1, [sp, #40]
  4173e4:	ldr	w0, [sp, #32]
  4173e8:	bl	416e28 <printf@plt+0x151c8>
  4173ec:	ldr	x0, [sp, #40]
  4173f0:	bl	416b88 <printf@plt+0x14f28>
  4173f4:	ldr	x19, [sp, #40]
  4173f8:	cmp	x19, #0x0
  4173fc:	b.eq	4177e8 <printf@plt+0x15b88>  // b.none
  417400:	mov	x0, x19
  417404:	bl	415ba4 <printf@plt+0x13f44>
  417408:	mov	x1, #0x18                  	// #24
  41740c:	mov	x0, x19
  417410:	bl	424780 <_ZdlPvm@@Base>
  417414:	b	4177e8 <printf@plt+0x15b88>
  417418:	mov	x0, #0x4                   	// #4
  41741c:	bl	416144 <printf@plt+0x144e4>
  417420:	str	x0, [sp, #72]
  417424:	ldr	x1, [sp, #72]
  417428:	ldr	w0, [sp, #32]
  41742c:	bl	416e28 <printf@plt+0x151c8>
  417430:	ldr	x0, [sp, #72]
  417434:	bl	416b88 <printf@plt+0x14f28>
  417438:	ldr	x19, [sp, #72]
  41743c:	cmp	x19, #0x0
  417440:	b.eq	4177f0 <printf@plt+0x15b90>  // b.none
  417444:	mov	x0, x19
  417448:	bl	415ba4 <printf@plt+0x13f44>
  41744c:	mov	x1, #0x18                  	// #24
  417450:	mov	x0, x19
  417454:	bl	424780 <_ZdlPvm@@Base>
  417458:	b	4177f0 <printf@plt+0x15b90>
  41745c:	mov	x0, #0x1                   	// #1
  417460:	bl	416144 <printf@plt+0x144e4>
  417464:	str	x0, [sp, #80]
  417468:	ldr	x1, [sp, #80]
  41746c:	ldr	w0, [sp, #32]
  417470:	bl	416e28 <printf@plt+0x151c8>
  417474:	mov	x1, #0x0                   	// #0
  417478:	ldr	x0, [sp, #80]
  41747c:	bl	418c54 <printf@plt+0x16ff4>
  417480:	mov	w2, w0
  417484:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417488:	add	x0, x0, #0xff0
  41748c:	ldr	x0, [x0]
  417490:	ldr	w1, [x0, #8]
  417494:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417498:	add	x0, x0, #0xff0
  41749c:	ldr	x0, [x0]
  4174a0:	add	w1, w2, w1
  4174a4:	str	w1, [x0, #8]
  4174a8:	ldr	x19, [sp, #80]
  4174ac:	cmp	x19, #0x0
  4174b0:	b.eq	4177f8 <printf@plt+0x15b98>  // b.none
  4174b4:	mov	x0, x19
  4174b8:	bl	415ba4 <printf@plt+0x13f44>
  4174bc:	mov	x1, #0x18                  	// #24
  4174c0:	mov	x0, x19
  4174c4:	bl	424780 <_ZdlPvm@@Base>
  4174c8:	b	4177f8 <printf@plt+0x15b98>
  4174cc:	mov	x0, #0x1                   	// #1
  4174d0:	bl	416204 <printf@plt+0x145a4>
  4174d4:	str	x0, [sp, #48]
  4174d8:	ldr	x1, [sp, #48]
  4174dc:	ldr	w0, [sp, #32]
  4174e0:	bl	416e28 <printf@plt+0x151c8>
  4174e4:	mov	x1, #0x0                   	// #0
  4174e8:	ldr	x0, [sp, #48]
  4174ec:	bl	418c54 <printf@plt+0x16ff4>
  4174f0:	mov	w2, w0
  4174f4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4174f8:	add	x0, x0, #0xff0
  4174fc:	ldr	x0, [x0]
  417500:	ldr	w1, [x0, #8]
  417504:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417508:	add	x0, x0, #0xff0
  41750c:	ldr	x0, [x0]
  417510:	add	w1, w2, w1
  417514:	str	w1, [x0, #8]
  417518:	ldr	x19, [sp, #48]
  41751c:	cmp	x19, #0x0
  417520:	b.eq	417800 <printf@plt+0x15ba0>  // b.none
  417524:	mov	x0, x19
  417528:	bl	415ba4 <printf@plt+0x13f44>
  41752c:	mov	x1, #0x18                  	// #24
  417530:	mov	x0, x19
  417534:	bl	424780 <_ZdlPvm@@Base>
  417538:	b	417800 <printf@plt+0x15ba0>
  41753c:	mov	x0, #0x2                   	// #2
  417540:	bl	416144 <printf@plt+0x144e4>
  417544:	str	x0, [sp, #56]
  417548:	ldr	x1, [sp, #56]
  41754c:	ldr	w0, [sp, #32]
  417550:	bl	416e28 <printf@plt+0x151c8>
  417554:	mov	x1, #0x0                   	// #0
  417558:	ldr	x0, [sp, #56]
  41755c:	bl	418c54 <printf@plt+0x16ff4>
  417560:	mov	w2, w0
  417564:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417568:	add	x0, x0, #0xff0
  41756c:	ldr	x0, [x0]
  417570:	ldr	w1, [x0, #8]
  417574:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417578:	add	x0, x0, #0xff0
  41757c:	ldr	x0, [x0]
  417580:	add	w1, w2, w1
  417584:	str	w1, [x0, #8]
  417588:	ldr	x19, [sp, #56]
  41758c:	cmp	x19, #0x0
  417590:	b.eq	417808 <printf@plt+0x15ba8>  // b.none
  417594:	mov	x0, x19
  417598:	bl	415ba4 <printf@plt+0x13f44>
  41759c:	mov	x1, #0x18                  	// #24
  4175a0:	mov	x0, x19
  4175a4:	bl	424780 <_ZdlPvm@@Base>
  4175a8:	b	417808 <printf@plt+0x15ba8>
  4175ac:	bl	4164e8 <printf@plt+0x14888>
  4175b0:	str	w0, [sp, #92]
  4175b4:	ldr	w0, [sp, #92]
  4175b8:	cmp	w0, #0x0
  4175bc:	b.lt	4175f4 <printf@plt+0x15994>  // b.tstop
  4175c0:	ldr	w0, [sp, #92]
  4175c4:	cmp	w0, #0x3e8
  4175c8:	b.gt	4175f4 <printf@plt+0x15994>
  4175cc:	ldr	w0, [sp, #92]
  4175d0:	bl	415fd4 <printf@plt+0x14374>
  4175d4:	str	w0, [sp, #88]
  4175d8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4175dc:	add	x0, x0, #0xff0
  4175e0:	ldr	x0, [x0]
  4175e4:	ldr	x0, [x0, #32]
  4175e8:	ldr	w1, [sp, #88]
  4175ec:	bl	41a074 <printf@plt+0x18414>
  4175f0:	b	417658 <printf@plt+0x159f8>
  4175f4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4175f8:	add	x0, x0, #0xff0
  4175fc:	ldr	x0, [x0]
  417600:	ldr	x19, [x0, #32]
  417604:	cmp	x19, #0x0
  417608:	b.eq	417620 <printf@plt+0x159c0>  // b.none
  41760c:	mov	x0, x19
  417610:	bl	419c58 <printf@plt+0x17ff8>
  417614:	mov	x1, #0x28                  	// #40
  417618:	mov	x0, x19
  41761c:	bl	424780 <_ZdlPvm@@Base>
  417620:	mov	x0, #0x28                  	// #40
  417624:	bl	4246c4 <_Znwm@@Base>
  417628:	mov	x19, x0
  41762c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417630:	add	x0, x0, #0xff0
  417634:	ldr	x0, [x0]
  417638:	ldr	x0, [x0, #24]
  41763c:	mov	x1, x0
  417640:	mov	x0, x19
  417644:	bl	419bd0 <printf@plt+0x17f70>
  417648:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41764c:	add	x0, x0, #0xff0
  417650:	ldr	x0, [x0]
  417654:	str	x19, [x0, #32]
  417658:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41765c:	add	x0, x0, #0xfd8
  417660:	ldr	x3, [x0]
  417664:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417668:	add	x0, x0, #0xfd8
  41766c:	ldr	x0, [x0]
  417670:	ldr	x0, [x0]
  417674:	add	x0, x0, #0x28
  417678:	ldr	x2, [x0]
  41767c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417680:	add	x0, x0, #0xff0
  417684:	ldr	x0, [x0]
  417688:	mov	x1, x0
  41768c:	mov	x0, x3
  417690:	blr	x2
  417694:	bl	4164e8 <printf@plt+0x14888>
  417698:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41769c:	add	x0, x0, #0xff0
  4176a0:	ldr	x0, [x0]
  4176a4:	ldr	w2, [x0, #8]
  4176a8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4176ac:	add	x0, x0, #0xff0
  4176b0:	ldr	x0, [x0]
  4176b4:	ldr	w1, [sp, #92]
  4176b8:	add	w1, w2, w1
  4176bc:	str	w1, [x0, #8]
  4176c0:	bl	41711c <printf@plt+0x154bc>
  4176c4:	b	417824 <printf@plt+0x15bc4>
  4176c8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4176cc:	add	x0, x0, #0xff0
  4176d0:	ldr	x0, [x0]
  4176d4:	ldr	x0, [x0, #32]
  4176d8:	bl	417198 <printf@plt+0x15538>
  4176dc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4176e0:	add	x0, x0, #0xfd8
  4176e4:	ldr	x3, [x0]
  4176e8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4176ec:	add	x0, x0, #0xfd8
  4176f0:	ldr	x0, [x0]
  4176f4:	ldr	x0, [x0]
  4176f8:	add	x0, x0, #0x28
  4176fc:	ldr	x2, [x0]
  417700:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417704:	add	x0, x0, #0xff0
  417708:	ldr	x0, [x0]
  41770c:	mov	x1, x0
  417710:	mov	x0, x3
  417714:	blr	x2
  417718:	bl	41711c <printf@plt+0x154bc>
  41771c:	b	417824 <printf@plt+0x15bc4>
  417720:	mov	x0, #0x2                   	// #2
  417724:	bl	416144 <printf@plt+0x144e4>
  417728:	str	x0, [sp, #96]
  41772c:	ldr	x1, [sp, #96]
  417730:	ldr	w0, [sp, #32]
  417734:	bl	416e28 <printf@plt+0x151c8>
  417738:	ldr	x0, [sp, #96]
  41773c:	bl	416b88 <printf@plt+0x14f28>
  417740:	ldr	x19, [sp, #96]
  417744:	cmp	x19, #0x0
  417748:	b.eq	417810 <printf@plt+0x15bb0>  // b.none
  41774c:	mov	x0, x19
  417750:	bl	415ba4 <printf@plt+0x13f44>
  417754:	mov	x1, #0x18                  	// #24
  417758:	mov	x0, x19
  41775c:	bl	424780 <_ZdlPvm@@Base>
  417760:	b	417810 <printf@plt+0x15bb0>
  417764:	bl	416340 <printf@plt+0x146e0>
  417768:	str	x0, [sp, #64]
  41776c:	ldr	x1, [sp, #64]
  417770:	ldr	w0, [sp, #32]
  417774:	bl	416e28 <printf@plt+0x151c8>
  417778:	ldr	x0, [sp, #64]
  41777c:	bl	416b88 <printf@plt+0x14f28>
  417780:	ldr	x19, [sp, #64]
  417784:	cmp	x19, #0x0
  417788:	b.eq	417818 <printf@plt+0x15bb8>  // b.none
  41778c:	mov	x0, x19
  417790:	bl	415ba4 <printf@plt+0x13f44>
  417794:	mov	x1, #0x18                  	// #24
  417798:	mov	x0, x19
  41779c:	bl	424780 <_ZdlPvm@@Base>
  4177a0:	b	417818 <printf@plt+0x15bb8>
  4177a4:	mov	x0, #0x1                   	// #1
  4177a8:	bl	416204 <printf@plt+0x145a4>
  4177ac:	str	x0, [sp, #104]
  4177b0:	ldr	x1, [sp, #104]
  4177b4:	ldr	w0, [sp, #32]
  4177b8:	bl	416e28 <printf@plt+0x151c8>
  4177bc:	ldr	x0, [sp, #104]
  4177c0:	bl	416b88 <printf@plt+0x14f28>
  4177c4:	ldr	x19, [sp, #104]
  4177c8:	cmp	x19, #0x0
  4177cc:	b.eq	417820 <printf@plt+0x15bc0>  // b.none
  4177d0:	mov	x0, x19
  4177d4:	bl	415ba4 <printf@plt+0x13f44>
  4177d8:	mov	x1, #0x18                  	// #24
  4177dc:	mov	x0, x19
  4177e0:	bl	424780 <_ZdlPvm@@Base>
  4177e4:	b	417820 <printf@plt+0x15bc0>
  4177e8:	nop
  4177ec:	b	417840 <printf@plt+0x15be0>
  4177f0:	nop
  4177f4:	b	417840 <printf@plt+0x15be0>
  4177f8:	nop
  4177fc:	b	417840 <printf@plt+0x15be0>
  417800:	nop
  417804:	b	417840 <printf@plt+0x15be0>
  417808:	nop
  41780c:	b	417840 <printf@plt+0x15be0>
  417810:	nop
  417814:	b	417840 <printf@plt+0x15be0>
  417818:	nop
  41781c:	b	417840 <printf@plt+0x15be0>
  417820:	nop
  417824:	b	417840 <printf@plt+0x15be0>
  417828:	mov	x20, x0
  41782c:	mov	x1, #0x28                  	// #40
  417830:	mov	x0, x19
  417834:	bl	424780 <_ZdlPvm@@Base>
  417838:	mov	x0, x20
  41783c:	bl	401be0 <_Unwind_Resume@plt>
  417840:	ldp	x19, x20, [sp, #16]
  417844:	ldp	x29, x30, [sp], #112
  417848:	ret
  41784c:	stp	x29, x30, [sp, #-112]!
  417850:	mov	x29, sp
  417854:	str	x19, [sp, #16]
  417858:	strb	wzr, [sp, #111]
  41785c:	bl	41696c <printf@plt+0x14d0c>
  417860:	str	x0, [sp, #96]
  417864:	ldr	x0, [sp, #96]
  417868:	ldrb	w0, [x0]
  41786c:	strb	w0, [sp, #95]
  417870:	ldrb	w0, [sp, #95]
  417874:	cmp	w0, #0x75
  417878:	b.eq	417adc <printf@plt+0x15e7c>  // b.none
  41787c:	cmp	w0, #0x75
  417880:	b.gt	417c54 <printf@plt+0x15ff4>
  417884:	cmp	w0, #0x74
  417888:	b.eq	417aa8 <printf@plt+0x15e48>  // b.none
  41788c:	cmp	w0, #0x74
  417890:	b.gt	417c54 <printf@plt+0x15ff4>
  417894:	cmp	w0, #0x73
  417898:	b.eq	417a7c <printf@plt+0x15e1c>  // b.none
  41789c:	cmp	w0, #0x73
  4178a0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178a4:	cmp	w0, #0x72
  4178a8:	b.eq	417a50 <printf@plt+0x15df0>  // b.none
  4178ac:	cmp	w0, #0x72
  4178b0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178b4:	cmp	w0, #0x70
  4178b8:	b.eq	417a48 <printf@plt+0x15de8>  // b.none
  4178bc:	cmp	w0, #0x70
  4178c0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178c4:	cmp	w0, #0x69
  4178c8:	b.eq	417a1c <printf@plt+0x15dbc>  // b.none
  4178cc:	cmp	w0, #0x69
  4178d0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178d4:	cmp	w0, #0x66
  4178d8:	b.eq	417928 <printf@plt+0x15cc8>  // b.none
  4178dc:	cmp	w0, #0x66
  4178e0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178e4:	cmp	w0, #0x58
  4178e8:	b.eq	417b44 <printf@plt+0x15ee4>  // b.none
  4178ec:	cmp	w0, #0x58
  4178f0:	b.gt	417c54 <printf@plt+0x15ff4>
  4178f4:	cmp	w0, #0x54
  4178f8:	b.eq	417ab0 <printf@plt+0x15e50>  // b.none
  4178fc:	cmp	w0, #0x54
  417900:	b.gt	417c54 <printf@plt+0x15ff4>
  417904:	cmp	w0, #0x53
  417908:	b.eq	417a8c <printf@plt+0x15e2c>  // b.none
  41790c:	cmp	w0, #0x53
  417910:	b.gt	417c54 <printf@plt+0x15ff4>
  417914:	cmp	w0, #0x46
  417918:	b.eq	41796c <printf@plt+0x15d0c>  // b.none
  41791c:	cmp	w0, #0x48
  417920:	b.eq	4179c8 <printf@plt+0x15d68>  // b.none
  417924:	b	417c54 <printf@plt+0x15ff4>
  417928:	bl	4164e8 <printf@plt+0x14888>
  41792c:	str	w0, [sp, #76]
  417930:	bl	41696c <printf@plt+0x14d0c>
  417934:	str	x0, [sp, #64]
  417938:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41793c:	add	x0, x0, #0xfd8
  417940:	ldr	x0, [x0]
  417944:	ldr	x2, [sp, #64]
  417948:	ldr	w1, [sp, #76]
  41794c:	bl	4191a0 <printf@plt+0x17540>
  417950:	ldr	x0, [sp, #64]
  417954:	cmp	x0, #0x0
  417958:	b.eq	417964 <printf@plt+0x15d04>  // b.none
  41795c:	ldr	x0, [sp, #64]
  417960:	bl	401ac0 <_ZdaPv@plt>
  417964:	bl	41711c <printf@plt+0x154bc>
  417968:	b	417c94 <printf@plt+0x16034>
  41796c:	bl	4163d4 <printf@plt+0x14774>
  417970:	str	x0, [sp, #48]
  417974:	ldr	x0, [sp, #48]
  417978:	cmp	x0, #0x0
  41797c:	b.ne	4179a8 <printf@plt+0x15d48>  // b.any
  417980:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417984:	add	x3, x0, #0xb38
  417988:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41798c:	add	x2, x0, #0xb38
  417990:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417994:	add	x1, x0, #0xb38
  417998:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41799c:	add	x0, x0, #0x600
  4179a0:	bl	41bfb0 <printf@plt+0x1a350>
  4179a4:	b	417c88 <printf@plt+0x16028>
  4179a8:	ldr	x0, [sp, #48]
  4179ac:	bl	416d44 <printf@plt+0x150e4>
  4179b0:	ldr	x0, [sp, #48]
  4179b4:	cmp	x0, #0x0
  4179b8:	b.eq	417c88 <printf@plt+0x16028>  // b.none
  4179bc:	ldr	x0, [sp, #48]
  4179c0:	bl	401ac0 <_ZdaPv@plt>
  4179c4:	b	417c88 <printf@plt+0x16028>
  4179c8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4179cc:	add	x0, x0, #0xff0
  4179d0:	ldr	x19, [x0]
  4179d4:	bl	4164e8 <printf@plt+0x14888>
  4179d8:	str	w0, [x19, #16]
  4179dc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4179e0:	add	x0, x0, #0xff0
  4179e4:	ldr	x0, [x0]
  4179e8:	ldr	w1, [x0, #16]
  4179ec:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4179f0:	add	x0, x0, #0xff0
  4179f4:	ldr	x0, [x0]
  4179f8:	ldr	w0, [x0, #4]
  4179fc:	cmp	w1, w0
  417a00:	b.ne	417a14 <printf@plt+0x15db4>  // b.any
  417a04:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417a08:	add	x0, x0, #0xff0
  417a0c:	ldr	x0, [x0]
  417a10:	str	wzr, [x0, #16]
  417a14:	bl	41711c <printf@plt+0x154bc>
  417a18:	b	417c94 <printf@plt+0x16034>
  417a1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a20:	add	x3, x0, #0xb38
  417a24:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a28:	add	x2, x0, #0xb38
  417a2c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a30:	add	x1, x0, #0xb38
  417a34:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417a38:	add	x0, x0, #0x628
  417a3c:	bl	41bf74 <printf@plt+0x1a314>
  417a40:	bl	41711c <printf@plt+0x154bc>
  417a44:	b	417c94 <printf@plt+0x16034>
  417a48:	bl	41711c <printf@plt+0x154bc>
  417a4c:	b	417c94 <printf@plt+0x16034>
  417a50:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a54:	add	x3, x0, #0xb38
  417a58:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a5c:	add	x2, x0, #0xb38
  417a60:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417a64:	add	x1, x0, #0xb38
  417a68:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417a6c:	add	x0, x0, #0x648
  417a70:	bl	41bf74 <printf@plt+0x1a314>
  417a74:	bl	41711c <printf@plt+0x154bc>
  417a78:	b	417c94 <printf@plt+0x16034>
  417a7c:	mov	w0, #0x1                   	// #1
  417a80:	strb	w0, [sp, #111]
  417a84:	bl	41711c <printf@plt+0x154bc>
  417a88:	b	417c94 <printf@plt+0x16034>
  417a8c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417a90:	add	x0, x0, #0xff0
  417a94:	ldr	x19, [x0]
  417a98:	bl	4164e8 <printf@plt+0x14888>
  417a9c:	str	w0, [x19, #20]
  417aa0:	bl	41711c <printf@plt+0x154bc>
  417aa4:	b	417c94 <printf@plt+0x16034>
  417aa8:	bl	41711c <printf@plt+0x154bc>
  417aac:	b	417c94 <printf@plt+0x16034>
  417ab0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417ab4:	add	x3, x0, #0xb38
  417ab8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417abc:	add	x2, x0, #0xb38
  417ac0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417ac4:	add	x1, x0, #0xb38
  417ac8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417acc:	add	x0, x0, #0x668
  417ad0:	bl	41bf74 <printf@plt+0x1a314>
  417ad4:	bl	416ec0 <printf@plt+0x15260>
  417ad8:	b	417c94 <printf@plt+0x16034>
  417adc:	bl	41696c <printf@plt+0x14d0c>
  417ae0:	str	x0, [sp, #80]
  417ae4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417ae8:	add	x0, x0, #0xfd8
  417aec:	ldr	x5, [x0]
  417af0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417af4:	add	x0, x0, #0xfd8
  417af8:	ldr	x0, [x0]
  417afc:	ldr	x0, [x0]
  417b00:	add	x0, x0, #0x50
  417b04:	ldr	x4, [x0]
  417b08:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417b0c:	add	x0, x0, #0xff0
  417b10:	ldr	x0, [x0]
  417b14:	mov	w3, #0x75                  	// #117
  417b18:	mov	x2, x0
  417b1c:	ldr	x1, [sp, #80]
  417b20:	mov	x0, x5
  417b24:	blr	x4
  417b28:	ldr	x0, [sp, #80]
  417b2c:	cmp	x0, #0x0
  417b30:	b.eq	417b3c <printf@plt+0x15edc>  // b.none
  417b34:	ldr	x0, [sp, #80]
  417b38:	bl	401ac0 <_ZdaPv@plt>
  417b3c:	bl	41711c <printf@plt+0x154bc>
  417b40:	b	417c94 <printf@plt+0x16034>
  417b44:	bl	4163d4 <printf@plt+0x14774>
  417b48:	str	x0, [sp, #56]
  417b4c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417b50:	add	x0, x0, #0xfe8
  417b54:	ldr	w0, [x0]
  417b58:	cmp	w0, #0x0
  417b5c:	b.gt	417b88 <printf@plt+0x15f28>
  417b60:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417b64:	add	x3, x0, #0xb38
  417b68:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417b6c:	add	x2, x0, #0xb38
  417b70:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417b74:	add	x1, x0, #0xb38
  417b78:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417b7c:	add	x0, x0, #0x680
  417b80:	bl	41bf74 <printf@plt+0x1a314>
  417b84:	b	417c3c <printf@plt+0x15fdc>
  417b88:	ldr	x0, [sp, #56]
  417b8c:	cmp	x0, #0x0
  417b90:	b.eq	417bf8 <printf@plt+0x15f98>  // b.none
  417b94:	mov	x2, #0x7                   	// #7
  417b98:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417b9c:	add	x1, x0, #0x6b0
  417ba0:	ldr	x0, [sp, #56]
  417ba4:	bl	401a10 <strncmp@plt>
  417ba8:	cmp	w0, #0x0
  417bac:	b.ne	417bf8 <printf@plt+0x15f98>  // b.any
  417bb0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417bb4:	add	x0, x0, #0xfd8
  417bb8:	ldr	x5, [x0]
  417bbc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417bc0:	add	x0, x0, #0xfd8
  417bc4:	ldr	x0, [x0]
  417bc8:	ldr	x0, [x0]
  417bcc:	add	x0, x0, #0x58
  417bd0:	ldr	x4, [x0]
  417bd4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417bd8:	add	x0, x0, #0xff0
  417bdc:	ldr	x0, [x0]
  417be0:	mov	w3, #0x70                  	// #112
  417be4:	mov	x2, x0
  417be8:	ldr	x1, [sp, #56]
  417bec:	mov	x0, x5
  417bf0:	blr	x4
  417bf4:	b	417c3c <printf@plt+0x15fdc>
  417bf8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417bfc:	add	x0, x0, #0xfd8
  417c00:	ldr	x5, [x0]
  417c04:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417c08:	add	x0, x0, #0xfd8
  417c0c:	ldr	x0, [x0]
  417c10:	ldr	x0, [x0]
  417c14:	add	x0, x0, #0x50
  417c18:	ldr	x4, [x0]
  417c1c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417c20:	add	x0, x0, #0xff0
  417c24:	ldr	x0, [x0]
  417c28:	mov	w3, #0x70                  	// #112
  417c2c:	mov	x2, x0
  417c30:	ldr	x1, [sp, #56]
  417c34:	mov	x0, x5
  417c38:	blr	x4
  417c3c:	ldr	x0, [sp, #56]
  417c40:	cmp	x0, #0x0
  417c44:	b.eq	417c90 <printf@plt+0x16030>  // b.none
  417c48:	ldr	x0, [sp, #56]
  417c4c:	bl	401ac0 <_ZdaPv@plt>
  417c50:	b	417c90 <printf@plt+0x16030>
  417c54:	add	x0, sp, #0x20
  417c58:	ldrb	w1, [sp, #95]
  417c5c:	bl	41b8a8 <printf@plt+0x19c48>
  417c60:	add	x1, sp, #0x20
  417c64:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417c68:	add	x3, x0, #0xb38
  417c6c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417c70:	add	x2, x0, #0xb38
  417c74:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417c78:	add	x0, x0, #0x6b8
  417c7c:	bl	41bfb0 <printf@plt+0x1a350>
  417c80:	bl	416ec0 <printf@plt+0x15260>
  417c84:	b	417c94 <printf@plt+0x16034>
  417c88:	nop
  417c8c:	b	417c94 <printf@plt+0x16034>
  417c90:	nop
  417c94:	ldr	x0, [sp, #96]
  417c98:	cmp	x0, #0x0
  417c9c:	b.eq	417ca8 <printf@plt+0x16048>  // b.none
  417ca0:	ldr	x0, [sp, #96]
  417ca4:	bl	401ac0 <_ZdaPv@plt>
  417ca8:	ldrb	w0, [sp, #111]
  417cac:	ldr	x19, [sp, #16]
  417cb0:	ldp	x29, x30, [sp], #112
  417cb4:	ret
  417cb8:	stp	x29, x30, [sp, #-272]!
  417cbc:	mov	x29, sp
  417cc0:	stp	x19, x20, [sp, #16]
  417cc4:	str	x0, [sp, #40]
  417cc8:	add	x0, sp, #0x58
  417ccc:	bl	418cec <printf@plt+0x1708c>
  417cd0:	strb	wzr, [sp, #271]
  417cd4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417cd8:	add	x0, x0, #0xfe8
  417cdc:	str	wzr, [x0]
  417ce0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417ce4:	add	x0, x0, #0xfc8
  417ce8:	mov	w1, #0x1                   	// #1
  417cec:	str	w1, [x0]
  417cf0:	ldr	x0, [sp, #40]
  417cf4:	ldrb	w0, [x0]
  417cf8:	cmp	w0, #0x2d
  417cfc:	b.ne	417d30 <printf@plt+0x160d0>  // b.any
  417d00:	ldr	x0, [sp, #40]
  417d04:	add	x0, x0, #0x1
  417d08:	ldrb	w0, [x0]
  417d0c:	cmp	w0, #0x0
  417d10:	b.ne	417d30 <printf@plt+0x160d0>  // b.any
  417d14:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417d18:	add	x0, x0, #0xf18
  417d1c:	ldr	x1, [x0]
  417d20:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417d24:	add	x0, x0, #0xfe0
  417d28:	str	x1, [x0]
  417d2c:	b	417dac <printf@plt+0x1614c>
  417d30:	bl	401ad0 <__errno_location@plt>
  417d34:	str	wzr, [x0]
  417d38:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417d3c:	add	x1, x0, #0x6d0
  417d40:	ldr	x0, [sp, #40]
  417d44:	bl	401af0 <fopen@plt>
  417d48:	mov	x1, x0
  417d4c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417d50:	add	x0, x0, #0xfe0
  417d54:	str	x1, [x0]
  417d58:	bl	401ad0 <__errno_location@plt>
  417d5c:	ldr	w0, [x0]
  417d60:	cmp	w0, #0x0
  417d64:	b.ne	417d7c <printf@plt+0x1611c>  // b.any
  417d68:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417d6c:	add	x0, x0, #0xfe0
  417d70:	ldr	x0, [x0]
  417d74:	cmp	x0, #0x0
  417d78:	b.ne	417dac <printf@plt+0x1614c>  // b.any
  417d7c:	add	x0, sp, #0x60
  417d80:	ldr	x1, [sp, #40]
  417d84:	bl	41b7e4 <printf@plt+0x19b84>
  417d88:	add	x1, sp, #0x60
  417d8c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417d90:	add	x3, x0, #0xb38
  417d94:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417d98:	add	x2, x0, #0xb38
  417d9c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417da0:	add	x0, x0, #0x6d8
  417da4:	bl	41bf74 <printf@plt+0x1a314>
  417da8:	b	418c48 <printf@plt+0x16fe8>
  417dac:	ldr	x0, [sp, #40]
  417db0:	bl	416c60 <printf@plt+0x15000>
  417db4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417db8:	add	x0, x0, #0xff0
  417dbc:	ldr	x0, [x0]
  417dc0:	cmp	x0, #0x0
  417dc4:	b.eq	417dcc <printf@plt+0x1616c>  // b.none
  417dc8:	bl	416008 <printf@plt+0x143a8>
  417dcc:	mov	x0, #0x28                  	// #40
  417dd0:	bl	4246c4 <_Znwm@@Base>
  417dd4:	mov	x1, x0
  417dd8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417ddc:	add	x0, x0, #0xff0
  417de0:	str	x1, [x0]
  417de4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  417de8:	add	x0, x0, #0xa8
  417dec:	ldr	x0, [x0]
  417df0:	str	x0, [sp, #112]
  417df4:	mov	x0, #0x28                  	// #40
  417df8:	bl	4246c4 <_Znwm@@Base>
  417dfc:	mov	x19, x0
  417e00:	ldr	x1, [sp, #112]
  417e04:	mov	x0, x19
  417e08:	bl	410a28 <printf@plt+0xedc8>
  417e0c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e10:	add	x0, x0, #0xff0
  417e14:	ldr	x0, [x0]
  417e18:	str	x19, [x0, #24]
  417e1c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  417e20:	add	x0, x0, #0xa8
  417e24:	ldr	x0, [x0]
  417e28:	str	x0, [sp, #120]
  417e2c:	mov	x0, #0x28                  	// #40
  417e30:	bl	4246c4 <_Znwm@@Base>
  417e34:	mov	x19, x0
  417e38:	ldr	x1, [sp, #120]
  417e3c:	mov	x0, x19
  417e40:	bl	410a28 <printf@plt+0xedc8>
  417e44:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e48:	add	x0, x0, #0xff0
  417e4c:	ldr	x0, [x0]
  417e50:	str	x19, [x0, #32]
  417e54:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e58:	add	x0, x0, #0xff0
  417e5c:	ldr	x0, [x0]
  417e60:	mov	w1, #0xffffffff            	// #-1
  417e64:	str	w1, [x0]
  417e68:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e6c:	add	x0, x0, #0xff0
  417e70:	ldr	x0, [x0]
  417e74:	str	wzr, [x0, #16]
  417e78:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e7c:	add	x0, x0, #0xff0
  417e80:	ldr	x0, [x0]
  417e84:	mov	w1, #0xffffffff            	// #-1
  417e88:	str	w1, [x0, #8]
  417e8c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417e90:	add	x0, x0, #0xff0
  417e94:	ldr	x0, [x0]
  417e98:	str	wzr, [x0, #20]
  417e9c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417ea0:	add	x0, x0, #0xff0
  417ea4:	ldr	x0, [x0]
  417ea8:	str	wzr, [x0, #4]
  417eac:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417eb0:	add	x0, x0, #0xff0
  417eb4:	ldr	x0, [x0]
  417eb8:	mov	w1, #0xffffffff            	// #-1
  417ebc:	str	w1, [x0, #12]
  417ec0:	bl	416af8 <printf@plt+0x14e98>
  417ec4:	str	w0, [sp, #88]
  417ec8:	add	x0, sp, #0x58
  417ecc:	bl	418e40 <printf@plt+0x171e0>
  417ed0:	cmn	w0, #0x1
  417ed4:	cset	w0, eq  // eq = none
  417ed8:	and	w0, w0, #0xff
  417edc:	cmp	w0, #0x0
  417ee0:	b.ne	418c44 <printf@plt+0x16fe4>  // b.any
  417ee4:	add	x0, sp, #0x58
  417ee8:	bl	418e40 <printf@plt+0x171e0>
  417eec:	cmp	w0, #0x78
  417ef0:	cset	w0, ne  // ne = any
  417ef4:	and	w0, w0, #0xff
  417ef8:	cmp	w0, #0x0
  417efc:	b.eq	417f24 <printf@plt+0x162c4>  // b.none
  417f00:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f04:	add	x3, x0, #0xb38
  417f08:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f0c:	add	x2, x0, #0xb38
  417f10:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f14:	add	x1, x0, #0xb38
  417f18:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417f1c:	add	x0, x0, #0x6f0
  417f20:	bl	41bfec <printf@plt+0x1a38c>
  417f24:	bl	41696c <printf@plt+0x14d0c>
  417f28:	str	x0, [sp, #240]
  417f2c:	ldr	x0, [sp, #240]
  417f30:	ldrb	w0, [x0]
  417f34:	cmp	w0, #0x54
  417f38:	b.eq	417f60 <printf@plt+0x16300>  // b.none
  417f3c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f40:	add	x3, x0, #0xb38
  417f44:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f48:	add	x2, x0, #0xb38
  417f4c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417f50:	add	x1, x0, #0xb38
  417f54:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417f58:	add	x0, x0, #0x6f0
  417f5c:	bl	41bfec <printf@plt+0x1a38c>
  417f60:	ldr	x0, [sp, #240]
  417f64:	cmp	x0, #0x0
  417f68:	b.eq	417f74 <printf@plt+0x16314>  // b.none
  417f6c:	ldr	x0, [sp, #240]
  417f70:	bl	401ac0 <_ZdaPv@plt>
  417f74:	bl	41696c <printf@plt+0x14d0c>
  417f78:	str	x0, [sp, #232]
  417f7c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417f80:	add	x0, x0, #0xfd8
  417f84:	ldr	x0, [x0]
  417f88:	cmp	x0, #0x0
  417f8c:	b.ne	417fe0 <printf@plt+0x16380>  // b.any
  417f90:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417f94:	add	x0, x0, #0xfd0
  417f98:	ldr	x1, [sp, #232]
  417f9c:	str	x1, [x0]
  417fa0:	bl	41f95c <printf@plt+0x1dcfc>
  417fa4:	cmp	w0, #0x0
  417fa8:	cset	w0, eq  // eq = none
  417fac:	and	w0, w0, #0xff
  417fb0:	cmp	w0, #0x0
  417fb4:	b.eq	418048 <printf@plt+0x163e8>  // b.none
  417fb8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417fbc:	add	x3, x0, #0xb38
  417fc0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417fc4:	add	x2, x0, #0xb38
  417fc8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  417fcc:	add	x1, x0, #0xb38
  417fd0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  417fd4:	add	x0, x0, #0x710
  417fd8:	bl	41bfec <printf@plt+0x1a38c>
  417fdc:	b	418048 <printf@plt+0x163e8>
  417fe0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417fe4:	add	x0, x0, #0xfd0
  417fe8:	ldr	x0, [x0]
  417fec:	cmp	x0, #0x0
  417ff0:	b.eq	418010 <printf@plt+0x163b0>  // b.none
  417ff4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  417ff8:	add	x0, x0, #0xfd0
  417ffc:	ldr	x0, [x0]
  418000:	ldr	x1, [sp, #232]
  418004:	bl	401b10 <strcmp@plt>
  418008:	cmp	w0, #0x0
  41800c:	b.eq	418034 <printf@plt+0x163d4>  // b.none
  418010:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418014:	add	x3, x0, #0xb38
  418018:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41801c:	add	x2, x0, #0xb38
  418020:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418024:	add	x1, x0, #0xb38
  418028:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41802c:	add	x0, x0, #0x738
  418030:	bl	41bfec <printf@plt+0x1a38c>
  418034:	ldr	x0, [sp, #232]
  418038:	cmp	x0, #0x0
  41803c:	b.eq	418048 <printf@plt+0x163e8>  // b.none
  418040:	ldr	x0, [sp, #232]
  418044:	bl	401ac0 <_ZdaPv@plt>
  418048:	bl	41711c <printf@plt+0x154bc>
  41804c:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  418050:	add	x0, x0, #0x2f0
  418054:	ldr	w1, [x0]
  418058:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41805c:	add	x0, x0, #0xff0
  418060:	ldr	x2, [x0]
  418064:	mov	w0, w1
  418068:	lsl	w0, w0, #2
  41806c:	add	w0, w0, w1
  418070:	lsl	w0, w0, #1
  418074:	str	w0, [x2, #4]
  418078:	bl	416af8 <printf@plt+0x14e98>
  41807c:	str	w0, [sp, #88]
  418080:	add	x0, sp, #0x58
  418084:	bl	418e40 <printf@plt+0x171e0>
  418088:	cmp	w0, #0x78
  41808c:	cset	w0, ne  // ne = any
  418090:	and	w0, w0, #0xff
  418094:	cmp	w0, #0x0
  418098:	b.eq	4180c0 <printf@plt+0x16460>  // b.none
  41809c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180a0:	add	x3, x0, #0xb38
  4180a4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180a8:	add	x2, x0, #0xb38
  4180ac:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180b0:	add	x1, x0, #0xb38
  4180b4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4180b8:	add	x0, x0, #0x760
  4180bc:	bl	41bfec <printf@plt+0x1a38c>
  4180c0:	bl	41696c <printf@plt+0x14d0c>
  4180c4:	str	x0, [sp, #240]
  4180c8:	ldr	x0, [sp, #240]
  4180cc:	ldrb	w0, [x0]
  4180d0:	cmp	w0, #0x72
  4180d4:	b.eq	4180fc <printf@plt+0x1649c>  // b.none
  4180d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180dc:	add	x3, x0, #0xb38
  4180e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180e4:	add	x2, x0, #0xb38
  4180e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4180ec:	add	x1, x0, #0xb38
  4180f0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4180f4:	add	x0, x0, #0x760
  4180f8:	bl	41bfec <printf@plt+0x1a38c>
  4180fc:	ldr	x0, [sp, #240]
  418100:	cmp	x0, #0x0
  418104:	b.eq	418110 <printf@plt+0x164b0>  // b.none
  418108:	ldr	x0, [sp, #240]
  41810c:	bl	401ac0 <_ZdaPv@plt>
  418110:	bl	4164e8 <printf@plt+0x14888>
  418114:	str	w0, [sp, #228]
  418118:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41811c:	add	x0, x0, #0xb58
  418120:	ldr	w0, [x0]
  418124:	str	w0, [sp, #224]
  418128:	ldr	w1, [sp, #228]
  41812c:	ldr	w0, [sp, #224]
  418130:	cmp	w1, w0
  418134:	b.eq	41815c <printf@plt+0x164fc>  // b.none
  418138:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41813c:	add	x3, x0, #0xb38
  418140:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418144:	add	x2, x0, #0xb38
  418148:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41814c:	add	x1, x0, #0xb38
  418150:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418154:	add	x0, x0, #0x788
  418158:	bl	41bfec <printf@plt+0x1a38c>
  41815c:	bl	4164e8 <printf@plt+0x14888>
  418160:	str	w0, [sp, #228]
  418164:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  418168:	add	x0, x0, #0x2e8
  41816c:	ldr	w0, [x0]
  418170:	ldr	w1, [sp, #228]
  418174:	cmp	w1, w0
  418178:	b.eq	4181a0 <printf@plt+0x16540>  // b.none
  41817c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418180:	add	x3, x0, #0xb38
  418184:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418188:	add	x2, x0, #0xb38
  41818c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418190:	add	x1, x0, #0xb38
  418194:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418198:	add	x0, x0, #0x7a8
  41819c:	bl	41bfec <printf@plt+0x1a38c>
  4181a0:	bl	4164e8 <printf@plt+0x14888>
  4181a4:	str	w0, [sp, #228]
  4181a8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4181ac:	add	x0, x0, #0x2ec
  4181b0:	ldr	w0, [x0]
  4181b4:	ldr	w1, [sp, #228]
  4181b8:	cmp	w1, w0
  4181bc:	b.eq	4181e4 <printf@plt+0x16584>  // b.none
  4181c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4181c4:	add	x3, x0, #0xb38
  4181c8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4181cc:	add	x2, x0, #0xb38
  4181d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4181d4:	add	x1, x0, #0xb38
  4181d8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4181dc:	add	x0, x0, #0x7d8
  4181e0:	bl	41bfec <printf@plt+0x1a38c>
  4181e4:	bl	41711c <printf@plt+0x154bc>
  4181e8:	bl	416af8 <printf@plt+0x14e98>
  4181ec:	str	w0, [sp, #88]
  4181f0:	add	x0, sp, #0x58
  4181f4:	mov	w1, #0x78                  	// #120
  4181f8:	bl	418db0 <printf@plt+0x17150>
  4181fc:	and	w0, w0, #0xff
  418200:	cmp	w0, #0x0
  418204:	b.eq	41822c <printf@plt+0x165cc>  // b.none
  418208:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41820c:	add	x3, x0, #0xb38
  418210:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418214:	add	x2, x0, #0xb38
  418218:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41821c:	add	x1, x0, #0xb38
  418220:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418224:	add	x0, x0, #0x800
  418228:	bl	41bfec <printf@plt+0x1a38c>
  41822c:	bl	41696c <printf@plt+0x14d0c>
  418230:	str	x0, [sp, #240]
  418234:	ldr	x0, [sp, #240]
  418238:	ldrb	w0, [x0]
  41823c:	cmp	w0, #0x69
  418240:	b.eq	418268 <printf@plt+0x16608>  // b.none
  418244:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418248:	add	x3, x0, #0xb38
  41824c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418250:	add	x2, x0, #0xb38
  418254:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418258:	add	x1, x0, #0xb38
  41825c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418260:	add	x0, x0, #0x800
  418264:	bl	41bfec <printf@plt+0x1a38c>
  418268:	ldr	x0, [sp, #240]
  41826c:	cmp	x0, #0x0
  418270:	b.eq	41827c <printf@plt+0x1661c>  // b.none
  418274:	ldr	x0, [sp, #240]
  418278:	bl	401ac0 <_ZdaPv@plt>
  41827c:	bl	41711c <printf@plt+0x154bc>
  418280:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418284:	add	x0, x0, #0xfd8
  418288:	ldr	x0, [x0]
  41828c:	cmp	x0, #0x0
  418290:	b.ne	4182a8 <printf@plt+0x16648>  // b.any
  418294:	bl	4060a0 <printf@plt+0x4440>
  418298:	mov	x1, x0
  41829c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4182a0:	add	x0, x0, #0xfd8
  4182a4:	str	x1, [x0]
  4182a8:	ldrb	w0, [sp, #271]
  4182ac:	cmp	w0, #0x0
  4182b0:	b.ne	418b70 <printf@plt+0x16f10>  // b.any
  4182b4:	bl	416af8 <printf@plt+0x14e98>
  4182b8:	str	w0, [sp, #88]
  4182bc:	add	x0, sp, #0x58
  4182c0:	mov	w1, #0xffffffff            	// #-1
  4182c4:	bl	418d58 <printf@plt+0x170f8>
  4182c8:	and	w0, w0, #0xff
  4182cc:	cmp	w0, #0x0
  4182d0:	b.ne	418b6c <printf@plt+0x16f0c>  // b.any
  4182d4:	add	x0, sp, #0x58
  4182d8:	bl	418e40 <printf@plt+0x171e0>
  4182dc:	sub	w0, w0, #0x23
  4182e0:	cmp	w0, #0x55
  4182e4:	b.hi	418b00 <printf@plt+0x16ea0>  // b.pmore
  4182e8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x6880>
  4182ec:	add	x1, x1, #0x8d4
  4182f0:	ldr	w0, [x1, w0, uxtw #2]
  4182f4:	adr	x1, 418300 <printf@plt+0x166a0>
  4182f8:	add	x0, x1, w0, sxtw #2
  4182fc:	br	x0
  418300:	bl	416ec0 <printf@plt+0x15260>
  418304:	b	418b68 <printf@plt+0x16f08>
  418308:	bl	416a60 <printf@plt+0x14e00>
  41830c:	str	w0, [sp, #72]
  418310:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418314:	add	x0, x0, #0xfe8
  418318:	ldr	w0, [x0]
  41831c:	cmp	w0, #0x0
  418320:	b.gt	418334 <printf@plt+0x166d4>
  418324:	add	x0, sp, #0x58
  418328:	bl	418e74 <printf@plt+0x17214>
  41832c:	and	w0, w0, #0xff
  418330:	bl	4160a4 <printf@plt+0x14444>
  418334:	add	x0, sp, #0x48
  418338:	bl	418e40 <printf@plt+0x171e0>
  41833c:	sub	w0, w0, #0x30
  418340:	cmp	w0, #0x9
  418344:	cset	w0, hi  // hi = pmore
  418348:	and	w0, w0, #0xff
  41834c:	cmp	w0, #0x0
  418350:	b.eq	41838c <printf@plt+0x1672c>  // b.none
  418354:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418358:	add	x3, x0, #0xb38
  41835c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418360:	add	x2, x0, #0xb38
  418364:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418368:	add	x1, x0, #0xb38
  41836c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418370:	add	x0, x0, #0x828
  418374:	bl	41bf74 <printf@plt+0x1a314>
  418378:	add	x0, sp, #0x80
  41837c:	mov	w1, #0x0                   	// #0
  418380:	bl	418d08 <printf@plt+0x170a8>
  418384:	ldr	w0, [sp, #128]
  418388:	str	w0, [sp, #72]
  41838c:	add	x0, sp, #0x58
  418390:	bl	418e74 <printf@plt+0x17214>
  418394:	and	w0, w0, #0xff
  418398:	strb	w0, [sp, #80]
  41839c:	add	x0, sp, #0x48
  4183a0:	bl	418e74 <printf@plt+0x17214>
  4183a4:	and	w0, w0, #0xff
  4183a8:	strb	w0, [sp, #81]
  4183ac:	strb	wzr, [sp, #82]
  4183b0:	bl	401ad0 <__errno_location@plt>
  4183b4:	str	wzr, [x0]
  4183b8:	add	x0, sp, #0x50
  4183bc:	mov	w2, #0xa                   	// #10
  4183c0:	mov	x1, #0x0                   	// #0
  4183c4:	bl	401900 <strtol@plt>
  4183c8:	str	x0, [sp, #160]
  4183cc:	bl	401ad0 <__errno_location@plt>
  4183d0:	ldr	w0, [x0]
  4183d4:	cmp	w0, #0x0
  4183d8:	b.eq	418400 <printf@plt+0x167a0>  // b.none
  4183dc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4183e0:	add	x3, x0, #0xb38
  4183e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4183e8:	add	x2, x0, #0xb38
  4183ec:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4183f0:	add	x1, x0, #0xb38
  4183f4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4183f8:	add	x0, x0, #0x838
  4183fc:	bl	41bf74 <printf@plt+0x1a314>
  418400:	ldr	x0, [sp, #160]
  418404:	str	w0, [sp, #156]
  418408:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41840c:	add	x0, x0, #0xff0
  418410:	ldr	x0, [x0]
  418414:	ldr	w2, [x0, #8]
  418418:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41841c:	add	x0, x0, #0xff0
  418420:	ldr	x0, [x0]
  418424:	ldr	w1, [sp, #156]
  418428:	add	w1, w2, w1
  41842c:	str	w1, [x0, #8]
  418430:	bl	416a60 <printf@plt+0x14e00>
  418434:	str	w0, [sp, #72]
  418438:	add	x0, sp, #0x48
  41843c:	bl	418e40 <printf@plt+0x171e0>
  418440:	cmp	w0, #0xa
  418444:	b.eq	418458 <printf@plt+0x167f8>  // b.none
  418448:	add	x0, sp, #0x48
  41844c:	bl	418e40 <printf@plt+0x171e0>
  418450:	cmn	w0, #0x1
  418454:	b.ne	418460 <printf@plt+0x16800>  // b.any
  418458:	mov	w0, #0x1                   	// #1
  41845c:	b	418464 <printf@plt+0x16804>
  418460:	mov	w0, #0x0                   	// #0
  418464:	cmp	w0, #0x0
  418468:	b.eq	418494 <printf@plt+0x16834>  // b.none
  41846c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418470:	add	x3, x0, #0xb38
  418474:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418478:	add	x2, x0, #0xb38
  41847c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418480:	add	x1, x0, #0xb38
  418484:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418488:	add	x0, x0, #0x858
  41848c:	bl	41bf74 <printf@plt+0x1a314>
  418490:	b	418b68 <printf@plt+0x16f08>
  418494:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418498:	add	x0, x0, #0xfd8
  41849c:	ldr	x19, [x0]
  4184a0:	add	x0, sp, #0x48
  4184a4:	bl	418e58 <printf@plt+0x171f8>
  4184a8:	and	w1, w0, #0xff
  4184ac:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4184b0:	add	x0, x0, #0xff0
  4184b4:	ldr	x0, [x0]
  4184b8:	mov	x3, #0x0                   	// #0
  4184bc:	mov	x2, x0
  4184c0:	mov	x0, x19
  4184c4:	bl	4195d4 <printf@plt+0x17974>
  4184c8:	b	418b68 <printf@plt+0x16f08>
  4184cc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4184d0:	add	x0, x0, #0xfe8
  4184d4:	ldr	w0, [x0]
  4184d8:	cmp	w0, #0x0
  4184dc:	b.gt	4184f0 <printf@plt+0x16890>
  4184e0:	add	x0, sp, #0x58
  4184e4:	bl	418e74 <printf@plt+0x17214>
  4184e8:	and	w0, w0, #0xff
  4184ec:	bl	4160a4 <printf@plt+0x14444>
  4184f0:	bl	416a60 <printf@plt+0x14e00>
  4184f4:	str	w0, [sp, #64]
  4184f8:	add	x0, sp, #0x40
  4184fc:	mov	w1, #0xa                   	// #10
  418500:	bl	418d2c <printf@plt+0x170cc>
  418504:	and	w0, w0, #0xff
  418508:	cmp	w0, #0x0
  41850c:	b.ne	418528 <printf@plt+0x168c8>  // b.any
  418510:	add	x0, sp, #0x40
  418514:	mov	w1, #0xffffffff            	// #-1
  418518:	bl	418d58 <printf@plt+0x170f8>
  41851c:	and	w0, w0, #0xff
  418520:	cmp	w0, #0x0
  418524:	b.eq	418530 <printf@plt+0x168d0>  // b.none
  418528:	mov	w0, #0x1                   	// #1
  41852c:	b	418534 <printf@plt+0x168d4>
  418530:	mov	w0, #0x0                   	// #0
  418534:	cmp	w0, #0x0
  418538:	b.eq	418564 <printf@plt+0x16904>  // b.none
  41853c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418540:	add	x3, x0, #0xb38
  418544:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418548:	add	x2, x0, #0xb38
  41854c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418550:	add	x1, x0, #0xb38
  418554:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418558:	add	x0, x0, #0x878
  41855c:	bl	41bf74 <printf@plt+0x1a314>
  418560:	b	418b68 <printf@plt+0x16f08>
  418564:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418568:	add	x0, x0, #0xfd8
  41856c:	ldr	x19, [x0]
  418570:	add	x0, sp, #0x40
  418574:	bl	418e58 <printf@plt+0x171f8>
  418578:	and	w1, w0, #0xff
  41857c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418580:	add	x0, x0, #0xff0
  418584:	ldr	x0, [x0]
  418588:	mov	x3, #0x0                   	// #0
  41858c:	mov	x2, x0
  418590:	mov	x0, x19
  418594:	bl	4195d4 <printf@plt+0x17974>
  418598:	b	418b68 <printf@plt+0x16f08>
  41859c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4185a0:	add	x0, x0, #0xfe8
  4185a4:	ldr	w0, [x0]
  4185a8:	cmp	w0, #0x0
  4185ac:	b.gt	4185c0 <printf@plt+0x16960>
  4185b0:	add	x0, sp, #0x58
  4185b4:	bl	418e74 <printf@plt+0x17214>
  4185b8:	and	w0, w0, #0xff
  4185bc:	bl	4160a4 <printf@plt+0x14444>
  4185c0:	bl	41696c <printf@plt+0x14d0c>
  4185c4:	str	x0, [sp, #168]
  4185c8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4185cc:	add	x0, x0, #0xfd8
  4185d0:	ldr	x4, [x0]
  4185d4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4185d8:	add	x0, x0, #0xff0
  4185dc:	ldr	x0, [x0]
  4185e0:	mov	x3, #0x0                   	// #0
  4185e4:	mov	x2, x0
  4185e8:	ldr	x1, [sp, #168]
  4185ec:	mov	x0, x4
  4185f0:	bl	419678 <printf@plt+0x17a18>
  4185f4:	ldr	x0, [sp, #168]
  4185f8:	cmp	x0, #0x0
  4185fc:	b.eq	418b44 <printf@plt+0x16ee4>  // b.none
  418600:	ldr	x0, [sp, #168]
  418604:	bl	401ac0 <_ZdaPv@plt>
  418608:	b	418b44 <printf@plt+0x16ee4>
  41860c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418610:	add	x0, x0, #0xfe8
  418614:	ldr	w0, [x0]
  418618:	cmp	w0, #0x0
  41861c:	b.gt	418630 <printf@plt+0x169d0>
  418620:	add	x0, sp, #0x58
  418624:	bl	418e74 <printf@plt+0x17214>
  418628:	and	w0, w0, #0xff
  41862c:	bl	4160a4 <printf@plt+0x14444>
  418630:	bl	41731c <printf@plt+0x156bc>
  418634:	b	418b68 <printf@plt+0x16f08>
  418638:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41863c:	add	x0, x0, #0xff0
  418640:	ldr	x19, [x0]
  418644:	bl	4164e8 <printf@plt+0x14888>
  418648:	str	w0, [x19]
  41864c:	b	418b68 <printf@plt+0x16f08>
  418650:	bl	4163d4 <printf@plt+0x14774>
  418654:	str	x0, [sp, #176]
  418658:	ldr	x0, [sp, #176]
  41865c:	bl	416d44 <printf@plt+0x150e4>
  418660:	ldr	x0, [sp, #176]
  418664:	cmp	x0, #0x0
  418668:	b.eq	418b4c <printf@plt+0x16eec>  // b.none
  41866c:	ldr	x0, [sp, #176]
  418670:	bl	401ac0 <_ZdaPv@plt>
  418674:	b	418b4c <printf@plt+0x16eec>
  418678:	bl	4164e8 <printf@plt+0x14888>
  41867c:	mov	w2, w0
  418680:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418684:	add	x0, x0, #0xff0
  418688:	ldr	x0, [x0]
  41868c:	ldr	w1, [x0, #8]
  418690:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418694:	add	x0, x0, #0xff0
  418698:	ldr	x0, [x0]
  41869c:	add	w1, w2, w1
  4186a0:	str	w1, [x0, #8]
  4186a4:	b	418b68 <printf@plt+0x16f08>
  4186a8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4186ac:	add	x0, x0, #0xff0
  4186b0:	ldr	x19, [x0]
  4186b4:	bl	4164e8 <printf@plt+0x14888>
  4186b8:	str	w0, [x19, #8]
  4186bc:	b	418b68 <printf@plt+0x16f08>
  4186c0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4186c4:	add	x0, x0, #0xff0
  4186c8:	ldr	x0, [x0]
  4186cc:	ldr	x0, [x0, #24]
  4186d0:	bl	417198 <printf@plt+0x15538>
  4186d4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4186d8:	add	x0, x0, #0xfd8
  4186dc:	ldr	x3, [x0]
  4186e0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4186e4:	add	x0, x0, #0xfd8
  4186e8:	ldr	x0, [x0]
  4186ec:	ldr	x0, [x0]
  4186f0:	add	x0, x0, #0x20
  4186f4:	ldr	x2, [x0]
  4186f8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4186fc:	add	x0, x0, #0xff0
  418700:	ldr	x0, [x0]
  418704:	mov	x1, x0
  418708:	mov	x0, x3
  41870c:	blr	x2
  418710:	b	418b68 <printf@plt+0x16f08>
  418714:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418718:	add	x0, x0, #0xfe8
  41871c:	ldr	w0, [x0]
  418720:	cmp	w0, #0x0
  418724:	b.gt	418738 <printf@plt+0x16ad8>
  418728:	add	x0, sp, #0x58
  41872c:	bl	418e74 <printf@plt+0x17214>
  418730:	and	w0, w0, #0xff
  418734:	bl	4160a4 <printf@plt+0x14444>
  418738:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41873c:	add	x0, x0, #0xfd8
  418740:	ldr	x2, [x0]
  418744:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418748:	add	x0, x0, #0xfd8
  41874c:	ldr	x0, [x0]
  418750:	ldr	x0, [x0]
  418754:	add	x0, x0, #0x48
  418758:	ldr	x1, [x0]
  41875c:	mov	x0, x2
  418760:	blr	x1
  418764:	bl	4164e8 <printf@plt+0x14888>
  418768:	bl	4164e8 <printf@plt+0x14888>
  41876c:	b	418b68 <printf@plt+0x16f08>
  418770:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418774:	add	x0, x0, #0xfe8
  418778:	ldr	w0, [x0]
  41877c:	cmp	w0, #0x0
  418780:	b.gt	418794 <printf@plt+0x16b34>
  418784:	add	x0, sp, #0x58
  418788:	bl	418e74 <printf@plt+0x17214>
  41878c:	and	w0, w0, #0xff
  418790:	bl	4160a4 <printf@plt+0x14444>
  418794:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418798:	add	x0, x0, #0xfd8
  41879c:	ldr	x20, [x0]
  4187a0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4187a4:	add	x0, x0, #0xfd8
  4187a8:	ldr	x0, [x0]
  4187ac:	ldr	x0, [x0]
  4187b0:	add	x0, x0, #0x10
  4187b4:	ldr	x19, [x0]
  4187b8:	bl	4164e8 <printf@plt+0x14888>
  4187bc:	mov	w1, w0
  4187c0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4187c4:	add	x0, x0, #0xff0
  4187c8:	ldr	x0, [x0]
  4187cc:	mov	x3, #0x0                   	// #0
  4187d0:	mov	x2, x0
  4187d4:	mov	x0, x20
  4187d8:	blr	x19
  4187dc:	b	418b68 <printf@plt+0x16f08>
  4187e0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4187e4:	add	x0, x0, #0xfe8
  4187e8:	ldr	w0, [x0]
  4187ec:	cmp	w0, #0x0
  4187f0:	b.le	418834 <printf@plt+0x16bd4>
  4187f4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4187f8:	add	x0, x0, #0xfd8
  4187fc:	ldr	x3, [x0]
  418800:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418804:	add	x0, x0, #0xfd8
  418808:	ldr	x0, [x0]
  41880c:	ldr	x0, [x0]
  418810:	add	x0, x0, #0x38
  418814:	ldr	x2, [x0]
  418818:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41881c:	add	x0, x0, #0xff0
  418820:	ldr	x0, [x0]
  418824:	ldr	w0, [x0, #12]
  418828:	mov	w1, w0
  41882c:	mov	x0, x3
  418830:	blr	x2
  418834:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418838:	add	x0, x0, #0xfe8
  41883c:	ldr	w0, [x0]
  418840:	add	w1, w0, #0x1
  418844:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418848:	add	x0, x0, #0xfe8
  41884c:	str	w1, [x0]
  418850:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418854:	add	x0, x0, #0xfd8
  418858:	ldr	x20, [x0]
  41885c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418860:	add	x0, x0, #0xfd8
  418864:	ldr	x0, [x0]
  418868:	ldr	x0, [x0]
  41886c:	add	x0, x0, #0x30
  418870:	ldr	x19, [x0]
  418874:	bl	4164e8 <printf@plt+0x14888>
  418878:	mov	w1, w0
  41887c:	mov	x0, x20
  418880:	blr	x19
  418884:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418888:	add	x0, x0, #0xff0
  41888c:	ldr	x0, [x0]
  418890:	str	wzr, [x0, #12]
  418894:	b	418b68 <printf@plt+0x16f08>
  418898:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41889c:	add	x0, x0, #0xff0
  4188a0:	ldr	x19, [x0]
  4188a4:	bl	4164e8 <printf@plt+0x14888>
  4188a8:	str	w0, [x19, #4]
  4188ac:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4188b0:	add	x0, x0, #0xff0
  4188b4:	ldr	x0, [x0]
  4188b8:	ldr	w1, [x0, #16]
  4188bc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4188c0:	add	x0, x0, #0xff0
  4188c4:	ldr	x0, [x0]
  4188c8:	ldr	w0, [x0, #4]
  4188cc:	cmp	w1, w0
  4188d0:	b.ne	418b54 <printf@plt+0x16ef4>  // b.any
  4188d4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4188d8:	add	x0, x0, #0xff0
  4188dc:	ldr	x0, [x0]
  4188e0:	str	wzr, [x0, #16]
  4188e4:	b	418b54 <printf@plt+0x16ef4>
  4188e8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4188ec:	add	x0, x0, #0xfe8
  4188f0:	ldr	w0, [x0]
  4188f4:	cmp	w0, #0x0
  4188f8:	b.gt	41890c <printf@plt+0x16cac>
  4188fc:	add	x0, sp, #0x58
  418900:	bl	418e74 <printf@plt+0x17214>
  418904:	and	w0, w0, #0xff
  418908:	bl	4160a4 <printf@plt+0x14444>
  41890c:	bl	41696c <printf@plt+0x14d0c>
  418910:	str	x0, [sp, #192]
  418914:	str	xzr, [sp, #256]
  418918:	ldr	x0, [sp, #256]
  41891c:	add	x1, x0, #0x1
  418920:	str	x1, [sp, #256]
  418924:	ldr	x1, [sp, #192]
  418928:	add	x0, x1, x0
  41892c:	ldrb	w0, [x0]
  418930:	strb	w0, [sp, #191]
  418934:	ldrb	w0, [sp, #191]
  418938:	cmp	w0, #0x0
  41893c:	cset	w0, ne  // ne = any
  418940:	and	w0, w0, #0xff
  418944:	cmp	w0, #0x0
  418948:	b.eq	4189a8 <printf@plt+0x16d48>  // b.none
  41894c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418950:	add	x0, x0, #0xfd8
  418954:	ldr	x4, [x0]
  418958:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41895c:	add	x0, x0, #0xff0
  418960:	ldr	x0, [x0]
  418964:	add	x1, sp, #0x3c
  418968:	mov	x3, x1
  41896c:	mov	x2, x0
  418970:	ldrb	w1, [sp, #191]
  418974:	mov	x0, x4
  418978:	bl	4195d4 <printf@plt+0x17974>
  41897c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418980:	add	x0, x0, #0xff0
  418984:	ldr	x0, [x0]
  418988:	ldr	w2, [x0, #8]
  41898c:	ldr	w1, [sp, #60]
  418990:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418994:	add	x0, x0, #0xff0
  418998:	ldr	x0, [x0]
  41899c:	add	w1, w2, w1
  4189a0:	str	w1, [x0, #8]
  4189a4:	b	418918 <printf@plt+0x16cb8>
  4189a8:	ldr	x0, [sp, #192]
  4189ac:	cmp	x0, #0x0
  4189b0:	b.eq	418b5c <printf@plt+0x16efc>  // b.none
  4189b4:	ldr	x0, [sp, #192]
  4189b8:	bl	401ac0 <_ZdaPv@plt>
  4189bc:	b	418b5c <printf@plt+0x16efc>
  4189c0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  4189c4:	add	x0, x0, #0xfe8
  4189c8:	ldr	w0, [x0]
  4189cc:	cmp	w0, #0x0
  4189d0:	b.gt	4189e4 <printf@plt+0x16d84>
  4189d4:	add	x0, sp, #0x58
  4189d8:	bl	418e74 <printf@plt+0x17214>
  4189dc:	and	w0, w0, #0xff
  4189e0:	bl	4160a4 <printf@plt+0x14444>
  4189e4:	bl	4164e8 <printf@plt+0x14888>
  4189e8:	str	w0, [sp, #220]
  4189ec:	bl	41696c <printf@plt+0x14d0c>
  4189f0:	str	x0, [sp, #208]
  4189f4:	str	xzr, [sp, #248]
  4189f8:	ldr	x0, [sp, #248]
  4189fc:	add	x1, x0, #0x1
  418a00:	str	x1, [sp, #248]
  418a04:	ldr	x1, [sp, #208]
  418a08:	add	x0, x1, x0
  418a0c:	ldrb	w0, [x0]
  418a10:	strb	w0, [sp, #207]
  418a14:	ldrb	w0, [sp, #207]
  418a18:	cmp	w0, #0x0
  418a1c:	cset	w0, ne  // ne = any
  418a20:	and	w0, w0, #0xff
  418a24:	cmp	w0, #0x0
  418a28:	b.eq	418a90 <printf@plt+0x16e30>  // b.none
  418a2c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418a30:	add	x0, x0, #0xfd8
  418a34:	ldr	x4, [x0]
  418a38:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418a3c:	add	x0, x0, #0xff0
  418a40:	ldr	x0, [x0]
  418a44:	add	x1, sp, #0x38
  418a48:	mov	x3, x1
  418a4c:	mov	x2, x0
  418a50:	ldrb	w1, [sp, #207]
  418a54:	mov	x0, x4
  418a58:	bl	4195d4 <printf@plt+0x17974>
  418a5c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418a60:	add	x0, x0, #0xff0
  418a64:	ldr	x0, [x0]
  418a68:	ldr	w2, [x0, #8]
  418a6c:	ldr	w1, [sp, #56]
  418a70:	ldr	w0, [sp, #220]
  418a74:	add	w1, w1, w0
  418a78:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418a7c:	add	x0, x0, #0xff0
  418a80:	ldr	x0, [x0]
  418a84:	add	w1, w2, w1
  418a88:	str	w1, [x0, #8]
  418a8c:	b	4189f8 <printf@plt+0x16d98>
  418a90:	ldr	x0, [sp, #208]
  418a94:	cmp	x0, #0x0
  418a98:	b.eq	418b64 <printf@plt+0x16f04>  // b.none
  418a9c:	ldr	x0, [sp, #208]
  418aa0:	bl	401ac0 <_ZdaPv@plt>
  418aa4:	b	418b64 <printf@plt+0x16f04>
  418aa8:	bl	4164e8 <printf@plt+0x14888>
  418aac:	mov	w2, w0
  418ab0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418ab4:	add	x0, x0, #0xff0
  418ab8:	ldr	x0, [x0]
  418abc:	ldr	w1, [x0, #12]
  418ac0:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418ac4:	add	x0, x0, #0xff0
  418ac8:	ldr	x0, [x0]
  418acc:	add	w1, w2, w1
  418ad0:	str	w1, [x0, #12]
  418ad4:	b	418b68 <printf@plt+0x16f08>
  418ad8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418adc:	add	x0, x0, #0xff0
  418ae0:	ldr	x19, [x0]
  418ae4:	bl	4164e8 <printf@plt+0x14888>
  418ae8:	str	w0, [x19, #12]
  418aec:	b	418b68 <printf@plt+0x16f08>
  418af0:	bl	41784c <printf@plt+0x15bec>
  418af4:	and	w0, w0, #0xff
  418af8:	strb	w0, [sp, #271]
  418afc:	b	418b68 <printf@plt+0x16f08>
  418b00:	add	x0, sp, #0x58
  418b04:	bl	418e58 <printf@plt+0x171f8>
  418b08:	and	w1, w0, #0xff
  418b0c:	add	x0, sp, #0x88
  418b10:	bl	41b8d8 <printf@plt+0x19c78>
  418b14:	add	x1, sp, #0x88
  418b18:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418b1c:	add	x3, x0, #0xb38
  418b20:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418b24:	add	x2, x0, #0xb38
  418b28:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418b2c:	add	x0, x0, #0x898
  418b30:	bl	41bfb0 <printf@plt+0x1a350>
  418b34:	bl	416ec0 <printf@plt+0x15260>
  418b38:	b	418b68 <printf@plt+0x16f08>
  418b3c:	nop
  418b40:	b	4182a8 <printf@plt+0x16648>
  418b44:	nop
  418b48:	b	4182a8 <printf@plt+0x16648>
  418b4c:	nop
  418b50:	b	4182a8 <printf@plt+0x16648>
  418b54:	nop
  418b58:	b	4182a8 <printf@plt+0x16648>
  418b5c:	nop
  418b60:	b	4182a8 <printf@plt+0x16648>
  418b64:	nop
  418b68:	b	4182a8 <printf@plt+0x16648>
  418b6c:	nop
  418b70:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418b74:	add	x0, x0, #0xfe8
  418b78:	ldr	w0, [x0]
  418b7c:	cmp	w0, #0x0
  418b80:	b.le	418bc4 <printf@plt+0x16f64>
  418b84:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418b88:	add	x0, x0, #0xfd8
  418b8c:	ldr	x3, [x0]
  418b90:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418b94:	add	x0, x0, #0xfd8
  418b98:	ldr	x0, [x0]
  418b9c:	ldr	x0, [x0]
  418ba0:	add	x0, x0, #0x38
  418ba4:	ldr	x2, [x0]
  418ba8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418bac:	add	x0, x0, #0xff0
  418bb0:	ldr	x0, [x0]
  418bb4:	ldr	w0, [x0, #12]
  418bb8:	mov	w1, w0
  418bbc:	mov	x0, x3
  418bc0:	blr	x2
  418bc4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418bc8:	add	x0, x0, #0xfd8
  418bcc:	ldr	x0, [x0]
  418bd0:	cmp	x0, #0x0
  418bd4:	b.eq	418be8 <printf@plt+0x16f88>  // b.none
  418bd8:	ldr	x1, [x0]
  418bdc:	add	x1, x1, #0x8
  418be0:	ldr	x1, [x1]
  418be4:	blr	x1
  418be8:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418bec:	add	x0, x0, #0xfd8
  418bf0:	str	xzr, [x0]
  418bf4:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418bf8:	add	x0, x0, #0xfe0
  418bfc:	ldr	x0, [x0]
  418c00:	bl	4018d0 <fclose@plt>
  418c04:	ldrb	w0, [sp, #271]
  418c08:	eor	w0, w0, #0x1
  418c0c:	and	w0, w0, #0xff
  418c10:	cmp	w0, #0x0
  418c14:	b.eq	418c3c <printf@plt+0x16fdc>  // b.none
  418c18:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c1c:	add	x3, x0, #0xb38
  418c20:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c24:	add	x2, x0, #0xb38
  418c28:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c2c:	add	x1, x0, #0xb38
  418c30:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418c34:	add	x0, x0, #0x8b8
  418c38:	bl	41bfb0 <printf@plt+0x1a350>
  418c3c:	bl	416008 <printf@plt+0x143a8>
  418c40:	b	418c48 <printf@plt+0x16fe8>
  418c44:	nop
  418c48:	ldp	x19, x20, [sp, #16]
  418c4c:	ldp	x29, x30, [sp], #272
  418c50:	ret
  418c54:	stp	x29, x30, [sp, #-32]!
  418c58:	mov	x29, sp
  418c5c:	str	x0, [sp, #24]
  418c60:	str	x1, [sp, #16]
  418c64:	ldr	x0, [sp, #24]
  418c68:	ldr	x0, [x0, #8]
  418c6c:	ldr	x1, [sp, #16]
  418c70:	cmp	x1, x0
  418c74:	b.cc	418c9c <printf@plt+0x1703c>  // b.lo, b.ul, b.last
  418c78:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c7c:	add	x3, x0, #0xb38
  418c80:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c84:	add	x2, x0, #0xb38
  418c88:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418c8c:	add	x1, x0, #0xb38
  418c90:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418c94:	add	x0, x0, #0x3a8
  418c98:	bl	41bfec <printf@plt+0x1a38c>
  418c9c:	ldr	x0, [sp, #24]
  418ca0:	ldr	x1, [x0, #16]
  418ca4:	ldr	x0, [sp, #16]
  418ca8:	lsl	x0, x0, #2
  418cac:	add	x0, x1, x0
  418cb0:	ldr	w0, [x0]
  418cb4:	ldp	x29, x30, [sp], #32
  418cb8:	ret
  418cbc:	sub	sp, sp, #0x10
  418cc0:	str	x0, [sp, #8]
  418cc4:	ldr	x0, [sp, #8]
  418cc8:	ldr	x0, [x0, #16]
  418ccc:	add	sp, sp, #0x10
  418cd0:	ret
  418cd4:	sub	sp, sp, #0x10
  418cd8:	str	x0, [sp, #8]
  418cdc:	ldr	x0, [sp, #8]
  418ce0:	ldr	x0, [x0, #8]
  418ce4:	add	sp, sp, #0x10
  418ce8:	ret
  418cec:	sub	sp, sp, #0x10
  418cf0:	str	x0, [sp, #8]
  418cf4:	ldr	x0, [sp, #8]
  418cf8:	str	wzr, [x0]
  418cfc:	nop
  418d00:	add	sp, sp, #0x10
  418d04:	ret
  418d08:	sub	sp, sp, #0x10
  418d0c:	str	x0, [sp, #8]
  418d10:	str	w1, [sp, #4]
  418d14:	ldr	x0, [sp, #8]
  418d18:	ldr	w1, [sp, #4]
  418d1c:	str	w1, [x0]
  418d20:	nop
  418d24:	add	sp, sp, #0x10
  418d28:	ret
  418d2c:	sub	sp, sp, #0x10
  418d30:	str	x0, [sp, #8]
  418d34:	strb	w1, [sp, #7]
  418d38:	ldr	x0, [sp, #8]
  418d3c:	ldr	w1, [x0]
  418d40:	ldrb	w0, [sp, #7]
  418d44:	cmp	w1, w0
  418d48:	cset	w0, eq  // eq = none
  418d4c:	and	w0, w0, #0xff
  418d50:	add	sp, sp, #0x10
  418d54:	ret
  418d58:	sub	sp, sp, #0x10
  418d5c:	str	x0, [sp, #8]
  418d60:	str	w1, [sp, #4]
  418d64:	ldr	x0, [sp, #8]
  418d68:	ldr	w0, [x0]
  418d6c:	ldr	w1, [sp, #4]
  418d70:	cmp	w1, w0
  418d74:	cset	w0, eq  // eq = none
  418d78:	and	w0, w0, #0xff
  418d7c:	add	sp, sp, #0x10
  418d80:	ret
  418d84:	sub	sp, sp, #0x10
  418d88:	str	x0, [sp, #8]
  418d8c:	str	w1, [sp]
  418d90:	ldr	x0, [sp, #8]
  418d94:	ldr	w1, [x0]
  418d98:	ldr	w0, [sp]
  418d9c:	cmp	w1, w0
  418da0:	cset	w0, eq  // eq = none
  418da4:	and	w0, w0, #0xff
  418da8:	add	sp, sp, #0x10
  418dac:	ret
  418db0:	stp	x29, x30, [sp, #-32]!
  418db4:	mov	x29, sp
  418db8:	str	x0, [sp, #24]
  418dbc:	strb	w1, [sp, #23]
  418dc0:	ldrb	w1, [sp, #23]
  418dc4:	ldr	x0, [sp, #24]
  418dc8:	bl	418d2c <printf@plt+0x170cc>
  418dcc:	and	w0, w0, #0xff
  418dd0:	eor	w0, w0, #0x1
  418dd4:	and	w0, w0, #0xff
  418dd8:	ldp	x29, x30, [sp], #32
  418ddc:	ret
  418de0:	stp	x29, x30, [sp, #-32]!
  418de4:	mov	x29, sp
  418de8:	str	x0, [sp, #24]
  418dec:	str	w1, [sp, #20]
  418df0:	ldr	w1, [sp, #20]
  418df4:	ldr	x0, [sp, #24]
  418df8:	bl	418d58 <printf@plt+0x170f8>
  418dfc:	and	w0, w0, #0xff
  418e00:	eor	w0, w0, #0x1
  418e04:	and	w0, w0, #0xff
  418e08:	ldp	x29, x30, [sp], #32
  418e0c:	ret
  418e10:	stp	x29, x30, [sp, #-32]!
  418e14:	mov	x29, sp
  418e18:	str	x0, [sp, #24]
  418e1c:	str	w1, [sp, #16]
  418e20:	ldr	w1, [sp, #16]
  418e24:	ldr	x0, [sp, #24]
  418e28:	bl	418d84 <printf@plt+0x17124>
  418e2c:	and	w0, w0, #0xff
  418e30:	eor	w0, w0, #0x1
  418e34:	and	w0, w0, #0xff
  418e38:	ldp	x29, x30, [sp], #32
  418e3c:	ret
  418e40:	sub	sp, sp, #0x10
  418e44:	str	x0, [sp, #8]
  418e48:	ldr	x0, [sp, #8]
  418e4c:	ldr	w0, [x0]
  418e50:	add	sp, sp, #0x10
  418e54:	ret
  418e58:	sub	sp, sp, #0x10
  418e5c:	str	x0, [sp, #8]
  418e60:	ldr	x0, [sp, #8]
  418e64:	ldr	w0, [x0]
  418e68:	and	w0, w0, #0xff
  418e6c:	add	sp, sp, #0x10
  418e70:	ret
  418e74:	sub	sp, sp, #0x10
  418e78:	str	x0, [sp, #8]
  418e7c:	ldr	x0, [sp, #8]
  418e80:	ldr	w0, [x0]
  418e84:	and	w0, w0, #0xff
  418e88:	add	sp, sp, #0x10
  418e8c:	ret
  418e90:	sub	sp, sp, #0x10
  418e94:	str	x0, [sp, #8]
  418e98:	ldr	x0, [sp, #8]
  418e9c:	ldr	x0, [x0, #8]
  418ea0:	cmp	x0, #0x0
  418ea4:	cset	w0, eq  // eq = none
  418ea8:	and	w0, w0, #0xff
  418eac:	add	sp, sp, #0x10
  418eb0:	ret
  418eb4:	stp	x29, x30, [sp, #-32]!
  418eb8:	mov	x29, sp
  418ebc:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418ec0:	add	x0, x0, #0xfe0
  418ec4:	ldr	x0, [x0]
  418ec8:	bl	401a00 <getc@plt>
  418ecc:	mov	w1, w0
  418ed0:	add	x0, sp, #0x18
  418ed4:	bl	418d08 <printf@plt+0x170a8>
  418ed8:	ldr	w0, [sp, #24]
  418edc:	ldp	x29, x30, [sp], #32
  418ee0:	ret
  418ee4:	stp	x29, x30, [sp, #-48]!
  418ee8:	mov	x29, sp
  418eec:	str	w0, [sp, #24]
  418ef0:	add	x0, sp, #0x20
  418ef4:	mov	w1, #0x20                  	// #32
  418ef8:	bl	418d08 <printf@plt+0x170a8>
  418efc:	add	x0, sp, #0x18
  418f00:	ldr	w1, [sp, #32]
  418f04:	bl	418d84 <printf@plt+0x17124>
  418f08:	and	w0, w0, #0xff
  418f0c:	cmp	w0, #0x0
  418f10:	b.ne	418f38 <printf@plt+0x172d8>  // b.any
  418f14:	add	x0, sp, #0x28
  418f18:	mov	w1, #0x9                   	// #9
  418f1c:	bl	418d08 <printf@plt+0x170a8>
  418f20:	add	x0, sp, #0x18
  418f24:	ldr	w1, [sp, #40]
  418f28:	bl	418d84 <printf@plt+0x17124>
  418f2c:	and	w0, w0, #0xff
  418f30:	cmp	w0, #0x0
  418f34:	b.eq	418f40 <printf@plt+0x172e0>  // b.none
  418f38:	mov	w0, #0x1                   	// #1
  418f3c:	b	418f44 <printf@plt+0x172e4>
  418f40:	mov	w0, #0x0                   	// #0
  418f44:	ldp	x29, x30, [sp], #48
  418f48:	ret
  418f4c:	sub	sp, sp, #0x10
  418f50:	str	w0, [sp, #12]
  418f54:	ldr	w0, [sp, #12]
  418f58:	and	w0, w0, #0x1
  418f5c:	and	w0, w0, #0xff
  418f60:	add	sp, sp, #0x10
  418f64:	ret
  418f68:	stp	x29, x30, [sp, #-48]!
  418f6c:	mov	x29, sp
  418f70:	str	w0, [sp, #24]
  418f74:	add	x0, sp, #0x18
  418f78:	mov	w1, #0xffffffff            	// #-1
  418f7c:	bl	418de0 <printf@plt+0x17180>
  418f80:	and	w0, w0, #0xff
  418f84:	cmp	w0, #0x0
  418f88:	b.eq	418fe8 <printf@plt+0x17388>  // b.none
  418f8c:	add	x0, sp, #0x18
  418f90:	bl	418e40 <printf@plt+0x171e0>
  418f94:	str	w0, [sp, #44]
  418f98:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  418f9c:	add	x0, x0, #0xfe0
  418fa0:	ldr	x0, [x0]
  418fa4:	mov	x1, x0
  418fa8:	ldr	w0, [sp, #44]
  418fac:	bl	401860 <ungetc@plt>
  418fb0:	cmn	w0, #0x1
  418fb4:	cset	w0, eq  // eq = none
  418fb8:	and	w0, w0, #0xff
  418fbc:	cmp	w0, #0x0
  418fc0:	b.eq	418fe8 <printf@plt+0x17388>  // b.none
  418fc4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418fc8:	add	x3, x0, #0xb38
  418fcc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418fd0:	add	x2, x0, #0xb38
  418fd4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  418fd8:	add	x1, x0, #0xb38
  418fdc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  418fe0:	add	x0, x0, #0x5c0
  418fe4:	bl	41bfec <printf@plt+0x1a38c>
  418fe8:	nop
  418fec:	ldp	x29, x30, [sp], #48
  418ff0:	ret
  418ff4:	sub	sp, sp, #0x20
  418ff8:	str	x0, [sp, #24]
  418ffc:	str	x1, [sp, #16]
  419000:	str	x2, [sp, #8]
  419004:	ldr	x0, [sp, #24]
  419008:	ldr	x1, [sp, #16]
  41900c:	str	x1, [x0]
  419010:	ldr	x0, [sp, #24]
  419014:	ldr	x1, [sp, #8]
  419018:	str	x1, [x0, #8]
  41901c:	nop
  419020:	add	sp, sp, #0x20
  419024:	ret
  419028:	sub	sp, sp, #0x10
  41902c:	str	x0, [sp, #8]
  419030:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419034:	add	x1, x0, #0xb60
  419038:	ldr	x0, [sp, #8]
  41903c:	str	x1, [x0]
  419040:	ldr	x0, [sp, #8]
  419044:	str	xzr, [x0, #8]
  419048:	ldr	x0, [sp, #8]
  41904c:	str	xzr, [x0, #16]
  419050:	ldr	x0, [sp, #8]
  419054:	str	wzr, [x0, #24]
  419058:	nop
  41905c:	add	sp, sp, #0x10
  419060:	ret
  419064:	stp	x29, x30, [sp, #-48]!
  419068:	mov	x29, sp
  41906c:	str	x0, [sp, #24]
  419070:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419074:	add	x1, x0, #0xb60
  419078:	ldr	x0, [sp, #24]
  41907c:	str	x1, [x0]
  419080:	ldr	x0, [sp, #24]
  419084:	ldr	x0, [x0, #16]
  419088:	cmp	x0, #0x0
  41908c:	b.eq	41909c <printf@plt+0x1743c>  // b.none
  419090:	ldr	x0, [sp, #24]
  419094:	ldr	x0, [x0, #16]
  419098:	bl	401ac0 <_ZdaPv@plt>
  41909c:	ldr	x0, [sp, #24]
  4190a0:	ldr	x0, [x0, #8]
  4190a4:	cmp	x0, #0x0
  4190a8:	b.eq	419104 <printf@plt+0x174a4>  // b.none
  4190ac:	ldr	x0, [sp, #24]
  4190b0:	ldr	x0, [x0, #8]
  4190b4:	str	x0, [sp, #40]
  4190b8:	ldr	x0, [sp, #24]
  4190bc:	ldr	x0, [x0, #8]
  4190c0:	ldr	x1, [x0, #8]
  4190c4:	ldr	x0, [sp, #24]
  4190c8:	str	x1, [x0, #8]
  4190cc:	ldr	x0, [sp, #40]
  4190d0:	ldr	x0, [x0]
  4190d4:	cmp	x0, #0x0
  4190d8:	b.eq	4190ec <printf@plt+0x1748c>  // b.none
  4190dc:	ldr	x1, [x0]
  4190e0:	add	x1, x1, #0x8
  4190e4:	ldr	x1, [x1]
  4190e8:	blr	x1
  4190ec:	ldr	x0, [sp, #40]
  4190f0:	cmp	x0, #0x0
  4190f4:	b.eq	41909c <printf@plt+0x1743c>  // b.none
  4190f8:	mov	x1, #0x10                  	// #16
  4190fc:	bl	424780 <_ZdlPvm@@Base>
  419100:	b	41909c <printf@plt+0x1743c>
  419104:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419108:	add	x0, x0, #0xf20
  41910c:	ldr	x0, [x0]
  419110:	bl	401bf0 <ferror@plt>
  419114:	cmp	w0, #0x0
  419118:	b.ne	419134 <printf@plt+0x174d4>  // b.any
  41911c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419120:	add	x0, x0, #0xf20
  419124:	ldr	x0, [x0]
  419128:	bl	401a80 <fflush@plt>
  41912c:	cmp	w0, #0x0
  419130:	b.ge	41913c <printf@plt+0x174dc>  // b.tcont
  419134:	mov	w0, #0x1                   	// #1
  419138:	b	419140 <printf@plt+0x174e0>
  41913c:	mov	w0, #0x0                   	// #0
  419140:	cmp	w0, #0x0
  419144:	b.eq	41916c <printf@plt+0x1750c>  // b.none
  419148:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41914c:	add	x3, x0, #0xb38
  419150:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419154:	add	x2, x0, #0xb38
  419158:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41915c:	add	x1, x0, #0xb38
  419160:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419164:	add	x0, x0, #0xa38
  419168:	bl	41bfec <printf@plt+0x1a38c>
  41916c:	nop
  419170:	ldp	x29, x30, [sp], #48
  419174:	ret
  419178:	stp	x29, x30, [sp, #-32]!
  41917c:	mov	x29, sp
  419180:	str	x0, [sp, #24]
  419184:	ldr	x0, [sp, #24]
  419188:	bl	419064 <printf@plt+0x17404>
  41918c:	mov	x1, #0x38                  	// #56
  419190:	ldr	x0, [sp, #24]
  419194:	bl	424780 <_ZdlPvm@@Base>
  419198:	ldp	x29, x30, [sp], #32
  41919c:	ret
  4191a0:	stp	x29, x30, [sp, #-80]!
  4191a4:	mov	x29, sp
  4191a8:	str	x0, [sp, #40]
  4191ac:	str	w1, [sp, #36]
  4191b0:	str	x2, [sp, #24]
  4191b4:	ldr	w0, [sp, #36]
  4191b8:	mvn	w0, w0
  4191bc:	lsr	w0, w0, #31
  4191c0:	and	w0, w0, #0xff
  4191c4:	mov	w3, w0
  4191c8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4191cc:	add	x2, x0, #0xa48
  4191d0:	mov	w1, #0x64                  	// #100
  4191d4:	mov	w0, w3
  4191d8:	bl	4109f0 <printf@plt+0xed90>
  4191dc:	ldr	x0, [sp, #40]
  4191e0:	ldr	w0, [x0, #24]
  4191e4:	ldr	w1, [sp, #36]
  4191e8:	cmp	w1, w0
  4191ec:	b.lt	4193d0 <printf@plt+0x17770>  // b.tstop
  4191f0:	ldr	x0, [sp, #40]
  4191f4:	ldr	w0, [x0, #24]
  4191f8:	cmp	w0, #0x0
  4191fc:	b.ne	4192a4 <printf@plt+0x17644>  // b.any
  419200:	ldr	x0, [sp, #40]
  419204:	mov	w1, #0xa                   	// #10
  419208:	str	w1, [x0, #24]
  41920c:	ldr	x0, [sp, #40]
  419210:	ldr	w0, [x0, #24]
  419214:	ldr	w1, [sp, #36]
  419218:	cmp	w1, w0
  41921c:	b.lt	419230 <printf@plt+0x175d0>  // b.tstop
  419220:	ldr	w0, [sp, #36]
  419224:	add	w1, w0, #0x1
  419228:	ldr	x0, [sp, #40]
  41922c:	str	w1, [x0, #24]
  419230:	ldr	x0, [sp, #40]
  419234:	ldr	w0, [x0, #24]
  419238:	sxtw	x0, w0
  41923c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  419240:	cmp	x0, x1
  419244:	b.hi	419264 <printf@plt+0x17604>  // b.pmore
  419248:	lsl	x0, x0, #3
  41924c:	bl	401830 <_Znam@plt>
  419250:	mov	x1, x0
  419254:	ldr	x0, [sp, #40]
  419258:	str	x1, [x0, #16]
  41925c:	str	wzr, [sp, #76]
  419260:	b	419268 <printf@plt+0x17608>
  419264:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  419268:	ldr	x0, [sp, #40]
  41926c:	ldr	w0, [x0, #24]
  419270:	ldr	w1, [sp, #76]
  419274:	cmp	w1, w0
  419278:	b.ge	4193d0 <printf@plt+0x17770>  // b.tcont
  41927c:	ldr	x0, [sp, #40]
  419280:	ldr	x1, [x0, #16]
  419284:	ldrsw	x0, [sp, #76]
  419288:	lsl	x0, x0, #3
  41928c:	add	x0, x1, x0
  419290:	str	xzr, [x0]
  419294:	ldr	w0, [sp, #76]
  419298:	add	w0, w0, #0x1
  41929c:	str	w0, [sp, #76]
  4192a0:	b	419268 <printf@plt+0x17608>
  4192a4:	ldr	x0, [sp, #40]
  4192a8:	ldr	x0, [x0, #16]
  4192ac:	str	x0, [sp, #64]
  4192b0:	ldr	x0, [sp, #40]
  4192b4:	ldr	w0, [x0, #24]
  4192b8:	str	w0, [sp, #60]
  4192bc:	ldr	x0, [sp, #40]
  4192c0:	ldr	w0, [x0, #24]
  4192c4:	lsl	w1, w0, #1
  4192c8:	ldr	x0, [sp, #40]
  4192cc:	str	w1, [x0, #24]
  4192d0:	ldr	x0, [sp, #40]
  4192d4:	ldr	w0, [x0, #24]
  4192d8:	ldr	w1, [sp, #36]
  4192dc:	cmp	w1, w0
  4192e0:	b.lt	4192f4 <printf@plt+0x17694>  // b.tstop
  4192e4:	ldr	w0, [sp, #36]
  4192e8:	add	w1, w0, #0x1
  4192ec:	ldr	x0, [sp, #40]
  4192f0:	str	w1, [x0, #24]
  4192f4:	ldr	x0, [sp, #40]
  4192f8:	ldr	w0, [x0, #24]
  4192fc:	sxtw	x0, w0
  419300:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  419304:	cmp	x0, x1
  419308:	b.hi	419328 <printf@plt+0x176c8>  // b.pmore
  41930c:	lsl	x0, x0, #3
  419310:	bl	401830 <_Znam@plt>
  419314:	mov	x1, x0
  419318:	ldr	x0, [sp, #40]
  41931c:	str	x1, [x0, #16]
  419320:	str	wzr, [sp, #72]
  419324:	b	41932c <printf@plt+0x176cc>
  419328:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41932c:	ldr	w1, [sp, #72]
  419330:	ldr	w0, [sp, #60]
  419334:	cmp	w1, w0
  419338:	b.ge	419378 <printf@plt+0x17718>  // b.tcont
  41933c:	ldrsw	x0, [sp, #72]
  419340:	lsl	x0, x0, #3
  419344:	ldr	x1, [sp, #64]
  419348:	add	x1, x1, x0
  41934c:	ldr	x0, [sp, #40]
  419350:	ldr	x2, [x0, #16]
  419354:	ldrsw	x0, [sp, #72]
  419358:	lsl	x0, x0, #3
  41935c:	add	x0, x2, x0
  419360:	ldr	x1, [x1]
  419364:	str	x1, [x0]
  419368:	ldr	w0, [sp, #72]
  41936c:	add	w0, w0, #0x1
  419370:	str	w0, [sp, #72]
  419374:	b	41932c <printf@plt+0x176cc>
  419378:	ldr	w0, [sp, #60]
  41937c:	str	w0, [sp, #72]
  419380:	ldr	x0, [sp, #40]
  419384:	ldr	w0, [x0, #24]
  419388:	ldr	w1, [sp, #72]
  41938c:	cmp	w1, w0
  419390:	b.ge	4193bc <printf@plt+0x1775c>  // b.tcont
  419394:	ldr	x0, [sp, #40]
  419398:	ldr	x1, [x0, #16]
  41939c:	ldrsw	x0, [sp, #72]
  4193a0:	lsl	x0, x0, #3
  4193a4:	add	x0, x1, x0
  4193a8:	str	xzr, [x0]
  4193ac:	ldr	w0, [sp, #72]
  4193b0:	add	w0, w0, #0x1
  4193b4:	str	w0, [sp, #72]
  4193b8:	b	419380 <printf@plt+0x17720>
  4193bc:	ldr	x0, [sp, #64]
  4193c0:	cmp	x0, #0x0
  4193c4:	b.eq	4193d0 <printf@plt+0x17770>  // b.none
  4193c8:	ldr	x0, [sp, #64]
  4193cc:	bl	401ac0 <_ZdaPv@plt>
  4193d0:	ldr	x1, [sp, #24]
  4193d4:	ldr	x0, [sp, #40]
  4193d8:	bl	419408 <printf@plt+0x177a8>
  4193dc:	str	x0, [sp, #48]
  4193e0:	ldr	x0, [sp, #40]
  4193e4:	ldr	x1, [x0, #16]
  4193e8:	ldrsw	x0, [sp, #36]
  4193ec:	lsl	x0, x0, #3
  4193f0:	add	x0, x1, x0
  4193f4:	ldr	x1, [sp, #48]
  4193f8:	str	x1, [x0]
  4193fc:	nop
  419400:	ldp	x29, x30, [sp], #80
  419404:	ret
  419408:	stp	x29, x30, [sp, #-64]!
  41940c:	mov	x29, sp
  419410:	str	x19, [sp, #16]
  419414:	str	x0, [sp, #40]
  419418:	str	x1, [sp, #32]
  41941c:	ldr	x0, [sp, #40]
  419420:	ldr	x0, [x0, #8]
  419424:	str	x0, [sp, #56]
  419428:	ldr	x0, [sp, #56]
  41942c:	cmp	x0, #0x0
  419430:	b.eq	419478 <printf@plt+0x17818>  // b.none
  419434:	ldr	x0, [sp, #56]
  419438:	ldr	x0, [x0]
  41943c:	bl	41ddb8 <printf@plt+0x1c158>
  419440:	ldr	x1, [sp, #32]
  419444:	bl	401b10 <strcmp@plt>
  419448:	cmp	w0, #0x0
  41944c:	cset	w0, eq  // eq = none
  419450:	and	w0, w0, #0xff
  419454:	cmp	w0, #0x0
  419458:	b.eq	419468 <printf@plt+0x17808>  // b.none
  41945c:	ldr	x0, [sp, #56]
  419460:	ldr	x0, [x0]
  419464:	b	4194f8 <printf@plt+0x17898>
  419468:	ldr	x0, [sp, #56]
  41946c:	ldr	x0, [x0, #8]
  419470:	str	x0, [sp, #56]
  419474:	b	419428 <printf@plt+0x177c8>
  419478:	ldr	x0, [sp, #40]
  41947c:	ldr	x0, [x0]
  419480:	add	x0, x0, #0x40
  419484:	ldr	x2, [x0]
  419488:	ldr	x1, [sp, #32]
  41948c:	ldr	x0, [sp, #40]
  419490:	blr	x2
  419494:	str	x0, [sp, #48]
  419498:	ldr	x0, [sp, #48]
  41949c:	cmp	x0, #0x0
  4194a0:	b.ne	4194c8 <printf@plt+0x17868>  // b.any
  4194a4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4194a8:	add	x3, x0, #0xb38
  4194ac:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4194b0:	add	x2, x0, #0xb38
  4194b4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4194b8:	add	x1, x0, #0xb38
  4194bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4194c0:	add	x0, x0, #0xa68
  4194c4:	bl	41bfec <printf@plt+0x1a38c>
  4194c8:	mov	x0, #0x10                  	// #16
  4194cc:	bl	4246c4 <_Znwm@@Base>
  4194d0:	mov	x19, x0
  4194d4:	ldr	x0, [sp, #40]
  4194d8:	ldr	x0, [x0, #8]
  4194dc:	mov	x2, x0
  4194e0:	ldr	x1, [sp, #48]
  4194e4:	mov	x0, x19
  4194e8:	bl	418ff4 <printf@plt+0x17394>
  4194ec:	ldr	x0, [sp, #40]
  4194f0:	str	x19, [x0, #8]
  4194f4:	ldr	x0, [sp, #48]
  4194f8:	ldr	x19, [sp, #16]
  4194fc:	ldp	x29, x30, [sp], #64
  419500:	ret
  419504:	stp	x29, x30, [sp, #-32]!
  419508:	mov	x29, sp
  41950c:	str	x0, [sp, #24]
  419510:	str	x1, [sp, #16]
  419514:	mov	w2, #0x0                   	// #0
  419518:	mov	x1, #0x0                   	// #0
  41951c:	ldr	x0, [sp, #16]
  419520:	bl	41e5e0 <printf@plt+0x1c980>
  419524:	ldp	x29, x30, [sp], #32
  419528:	ret
  41952c:	sub	sp, sp, #0x10
  419530:	str	x0, [sp, #8]
  419534:	nop
  419538:	add	sp, sp, #0x10
  41953c:	ret
  419540:	sub	sp, sp, #0x20
  419544:	str	x0, [sp, #24]
  419548:	str	x1, [sp, #16]
  41954c:	str	x2, [sp, #8]
  419550:	strb	w3, [sp, #7]
  419554:	nop
  419558:	add	sp, sp, #0x20
  41955c:	ret
  419560:	sub	sp, sp, #0x20
  419564:	str	x0, [sp, #24]
  419568:	str	x1, [sp, #16]
  41956c:	str	x2, [sp, #8]
  419570:	strb	w3, [sp, #7]
  419574:	nop
  419578:	add	sp, sp, #0x20
  41957c:	ret
  419580:	sub	sp, sp, #0x20
  419584:	str	x0, [sp, #24]
  419588:	str	w1, [sp, #20]
  41958c:	str	x2, [sp, #8]
  419590:	str	w3, [sp, #16]
  419594:	str	x4, [sp]
  419598:	nop
  41959c:	add	sp, sp, #0x20
  4195a0:	ret
  4195a4:	sub	sp, sp, #0x10
  4195a8:	str	x0, [sp, #8]
  4195ac:	str	x1, [sp]
  4195b0:	nop
  4195b4:	add	sp, sp, #0x10
  4195b8:	ret
  4195bc:	sub	sp, sp, #0x10
  4195c0:	str	x0, [sp, #8]
  4195c4:	str	x1, [sp]
  4195c8:	nop
  4195cc:	add	sp, sp, #0x10
  4195d0:	ret
  4195d4:	stp	x29, x30, [sp, #-80]!
  4195d8:	mov	x29, sp
  4195dc:	str	x0, [sp, #40]
  4195e0:	strb	w1, [sp, #39]
  4195e4:	str	x2, [sp, #24]
  4195e8:	str	x3, [sp, #16]
  4195ec:	ldrb	w0, [sp, #39]
  4195f0:	strb	w0, [sp, #64]
  4195f4:	strb	wzr, [sp, #65]
  4195f8:	add	x2, sp, #0x30
  4195fc:	add	x1, sp, #0x3c
  419600:	add	x0, sp, #0x40
  419604:	mov	x4, x2
  419608:	mov	x3, x1
  41960c:	ldr	x2, [sp, #24]
  419610:	mov	x1, x0
  419614:	ldr	x0, [sp, #40]
  419618:	bl	419718 <printf@plt+0x17ab8>
  41961c:	str	x0, [sp, #72]
  419620:	ldr	x0, [sp, #40]
  419624:	ldr	x0, [x0]
  419628:	add	x0, x0, #0x60
  41962c:	ldr	x6, [x0]
  419630:	ldr	x0, [sp, #48]
  419634:	ldr	w1, [sp, #60]
  419638:	mov	x5, #0x0                   	// #0
  41963c:	mov	w4, w1
  419640:	ldr	x3, [sp, #24]
  419644:	mov	x2, x0
  419648:	ldr	x1, [sp, #72]
  41964c:	ldr	x0, [sp, #40]
  419650:	blr	x6
  419654:	ldr	x0, [sp, #16]
  419658:	cmp	x0, #0x0
  41965c:	b.eq	41966c <printf@plt+0x17a0c>  // b.none
  419660:	ldr	w1, [sp, #60]
  419664:	ldr	x0, [sp, #16]
  419668:	str	w1, [x0]
  41966c:	nop
  419670:	ldp	x29, x30, [sp], #80
  419674:	ret
  419678:	stp	x29, x30, [sp, #-80]!
  41967c:	mov	x29, sp
  419680:	str	x0, [sp, #40]
  419684:	str	x1, [sp, #32]
  419688:	str	x2, [sp, #24]
  41968c:	str	x3, [sp, #16]
  419690:	add	x1, sp, #0x40
  419694:	add	x0, sp, #0x3c
  419698:	mov	x4, x1
  41969c:	mov	x3, x0
  4196a0:	ldr	x2, [sp, #24]
  4196a4:	ldr	x1, [sp, #32]
  4196a8:	ldr	x0, [sp, #40]
  4196ac:	bl	419718 <printf@plt+0x17ab8>
  4196b0:	str	x0, [sp, #72]
  4196b4:	ldr	x0, [sp, #72]
  4196b8:	cmp	x0, #0x0
  4196bc:	b.eq	41970c <printf@plt+0x17aac>  // b.none
  4196c0:	ldr	x0, [sp, #40]
  4196c4:	ldr	x0, [x0]
  4196c8:	add	x0, x0, #0x60
  4196cc:	ldr	x6, [x0]
  4196d0:	ldr	x0, [sp, #64]
  4196d4:	ldr	w1, [sp, #60]
  4196d8:	ldr	x5, [sp, #32]
  4196dc:	mov	w4, w1
  4196e0:	ldr	x3, [sp, #24]
  4196e4:	mov	x2, x0
  4196e8:	ldr	x1, [sp, #72]
  4196ec:	ldr	x0, [sp, #40]
  4196f0:	blr	x6
  4196f4:	ldr	x0, [sp, #16]
  4196f8:	cmp	x0, #0x0
  4196fc:	b.eq	41970c <printf@plt+0x17aac>  // b.none
  419700:	ldr	w1, [sp, #60]
  419704:	ldr	x0, [sp, #16]
  419708:	str	w1, [x0]
  41970c:	nop
  419710:	ldp	x29, x30, [sp], #80
  419714:	ret
  419718:	stp	x29, x30, [sp, #-176]!
  41971c:	mov	x29, sp
  419720:	str	x0, [sp, #56]
  419724:	str	x1, [sp, #48]
  419728:	str	x2, [sp, #40]
  41972c:	str	x3, [sp, #32]
  419730:	str	x4, [sp, #24]
  419734:	ldr	x0, [sp, #48]
  419738:	bl	4242d0 <printf@plt+0x22670>
  41973c:	str	x0, [sp, #168]
  419740:	ldr	x0, [sp, #40]
  419744:	ldr	w0, [x0]
  419748:	str	w0, [sp, #164]
  41974c:	ldr	w0, [sp, #164]
  419750:	cmp	w0, #0x0
  419754:	b.lt	41976c <printf@plt+0x17b0c>  // b.tstop
  419758:	ldr	x0, [sp, #56]
  41975c:	ldr	w0, [x0, #24]
  419760:	ldr	w1, [sp, #164]
  419764:	cmp	w1, w0
  419768:	b.lt	4197a0 <printf@plt+0x17b40>  // b.tstop
  41976c:	add	x0, sp, #0x40
  419770:	ldr	w1, [sp, #164]
  419774:	bl	41b848 <printf@plt+0x19be8>
  419778:	add	x1, sp, #0x40
  41977c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419780:	add	x3, x0, #0xb38
  419784:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419788:	add	x2, x0, #0xb38
  41978c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419790:	add	x0, x0, #0xa80
  419794:	bl	41bf74 <printf@plt+0x1a314>
  419798:	mov	x0, #0x0                   	// #0
  41979c:	b	41991c <printf@plt+0x17cbc>
  4197a0:	ldr	x0, [sp, #56]
  4197a4:	ldr	x1, [x0, #16]
  4197a8:	ldrsw	x0, [sp, #164]
  4197ac:	lsl	x0, x0, #3
  4197b0:	add	x0, x1, x0
  4197b4:	ldr	x1, [x0]
  4197b8:	ldr	x0, [sp, #24]
  4197bc:	str	x1, [x0]
  4197c0:	ldr	x0, [sp, #24]
  4197c4:	ldr	x0, [x0]
  4197c8:	cmp	x0, #0x0
  4197cc:	b.ne	419804 <printf@plt+0x17ba4>  // b.any
  4197d0:	add	x0, sp, #0x50
  4197d4:	ldr	w1, [sp, #164]
  4197d8:	bl	41b848 <printf@plt+0x19be8>
  4197dc:	add	x1, sp, #0x50
  4197e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4197e4:	add	x3, x0, #0xb38
  4197e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4197ec:	add	x2, x0, #0xb38
  4197f0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4197f4:	add	x0, x0, #0xa98
  4197f8:	bl	41bf74 <printf@plt+0x1a314>
  4197fc:	mov	x0, #0x0                   	// #0
  419800:	b	41991c <printf@plt+0x17cbc>
  419804:	ldr	x0, [sp, #24]
  419808:	ldr	x0, [x0]
  41980c:	ldr	x1, [sp, #168]
  419810:	bl	41ce40 <printf@plt+0x1b1e0>
  419814:	cmp	w0, #0x0
  419818:	cset	w0, eq  // eq = none
  41981c:	and	w0, w0, #0xff
  419820:	cmp	w0, #0x0
  419824:	b.eq	4198dc <printf@plt+0x17c7c>  // b.none
  419828:	ldr	x0, [sp, #48]
  41982c:	ldrb	w0, [x0]
  419830:	cmp	w0, #0x0
  419834:	b.eq	419894 <printf@plt+0x17c34>  // b.none
  419838:	ldr	x0, [sp, #48]
  41983c:	add	x0, x0, #0x1
  419840:	ldrb	w0, [x0]
  419844:	cmp	w0, #0x0
  419848:	b.ne	419894 <printf@plt+0x17c34>  // b.any
  41984c:	ldr	x0, [sp, #24]
  419850:	ldr	x0, [x0]
  419854:	bl	41ddb8 <printf@plt+0x1c158>
  419858:	mov	x1, x0
  41985c:	add	x0, sp, #0x60
  419860:	bl	41b7e4 <printf@plt+0x19b84>
  419864:	ldr	x0, [sp, #48]
  419868:	ldrb	w1, [x0]
  41986c:	add	x0, sp, #0x70
  419870:	bl	41b8a8 <printf@plt+0x19c48>
  419874:	add	x2, sp, #0x70
  419878:	add	x1, sp, #0x60
  41987c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419880:	add	x3, x0, #0xb38
  419884:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419888:	add	x0, x0, #0xab0
  41988c:	bl	41bf74 <printf@plt+0x1a314>
  419890:	b	4198d4 <printf@plt+0x17c74>
  419894:	ldr	x0, [sp, #24]
  419898:	ldr	x0, [x0]
  41989c:	bl	41ddb8 <printf@plt+0x1c158>
  4198a0:	mov	x1, x0
  4198a4:	add	x0, sp, #0x80
  4198a8:	bl	41b7e4 <printf@plt+0x19b84>
  4198ac:	add	x0, sp, #0x90
  4198b0:	ldr	x1, [sp, #48]
  4198b4:	bl	41b7e4 <printf@plt+0x19b84>
  4198b8:	add	x2, sp, #0x90
  4198bc:	add	x1, sp, #0x80
  4198c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4198c4:	add	x3, x0, #0xb38
  4198c8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4198cc:	add	x0, x0, #0xae0
  4198d0:	bl	41bf74 <printf@plt+0x1a314>
  4198d4:	mov	x0, #0x0                   	// #0
  4198d8:	b	41991c <printf@plt+0x17cbc>
  4198dc:	ldr	x0, [sp, #24]
  4198e0:	ldr	x3, [x0]
  4198e4:	ldr	x0, [sp, #40]
  4198e8:	ldr	w0, [x0, #4]
  4198ec:	mov	w2, w0
  4198f0:	ldr	x1, [sp, #168]
  4198f4:	mov	x0, x3
  4198f8:	bl	41d01c <printf@plt+0x1b3bc>
  4198fc:	str	w0, [sp, #160]
  419900:	ldr	x0, [sp, #32]
  419904:	cmp	x0, #0x0
  419908:	b.eq	419918 <printf@plt+0x17cb8>  // b.none
  41990c:	ldr	x0, [sp, #32]
  419910:	ldr	w1, [sp, #160]
  419914:	str	w1, [x0]
  419918:	ldr	x0, [sp, #168]
  41991c:	ldp	x29, x30, [sp], #176
  419920:	ret
  419924:	stp	x29, x30, [sp, #-144]!
  419928:	mov	x29, sp
  41992c:	str	x0, [sp, #40]
  419930:	str	w1, [sp, #36]
  419934:	str	x2, [sp, #24]
  419938:	str	x3, [sp, #16]
  41993c:	ldr	w0, [sp, #36]
  419940:	bl	4242ac <printf@plt+0x2264c>
  419944:	str	x0, [sp, #136]
  419948:	ldr	x0, [sp, #24]
  41994c:	ldr	w0, [x0]
  419950:	str	w0, [sp, #132]
  419954:	ldr	w0, [sp, #132]
  419958:	cmp	w0, #0x0
  41995c:	b.lt	419974 <printf@plt+0x17d14>  // b.tstop
  419960:	ldr	x0, [sp, #40]
  419964:	ldr	w0, [x0, #24]
  419968:	ldr	w1, [sp, #132]
  41996c:	cmp	w1, w0
  419970:	b.lt	4199a4 <printf@plt+0x17d44>  // b.tstop
  419974:	add	x0, sp, #0x30
  419978:	ldr	w1, [sp, #132]
  41997c:	bl	41b848 <printf@plt+0x19be8>
  419980:	add	x1, sp, #0x30
  419984:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419988:	add	x3, x0, #0xb38
  41998c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419990:	add	x2, x0, #0xb38
  419994:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419998:	add	x0, x0, #0xa80
  41999c:	bl	41bf74 <printf@plt+0x1a314>
  4199a0:	b	419abc <printf@plt+0x17e5c>
  4199a4:	ldr	x0, [sp, #40]
  4199a8:	ldr	x1, [x0, #16]
  4199ac:	ldrsw	x0, [sp, #132]
  4199b0:	lsl	x0, x0, #3
  4199b4:	add	x0, x1, x0
  4199b8:	ldr	x0, [x0]
  4199bc:	str	x0, [sp, #120]
  4199c0:	ldr	x0, [sp, #120]
  4199c4:	cmp	x0, #0x0
  4199c8:	b.ne	4199fc <printf@plt+0x17d9c>  // b.any
  4199cc:	add	x0, sp, #0x40
  4199d0:	ldr	w1, [sp, #132]
  4199d4:	bl	41b848 <printf@plt+0x19be8>
  4199d8:	add	x1, sp, #0x40
  4199dc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4199e0:	add	x3, x0, #0xb38
  4199e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4199e8:	add	x2, x0, #0xb38
  4199ec:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4199f0:	add	x0, x0, #0xa98
  4199f4:	bl	41bf74 <printf@plt+0x1a314>
  4199f8:	b	419abc <printf@plt+0x17e5c>
  4199fc:	ldr	x1, [sp, #136]
  419a00:	ldr	x0, [sp, #120]
  419a04:	bl	41ce40 <printf@plt+0x1b1e0>
  419a08:	cmp	w0, #0x0
  419a0c:	cset	w0, eq  // eq = none
  419a10:	and	w0, w0, #0xff
  419a14:	cmp	w0, #0x0
  419a18:	b.eq	419a5c <printf@plt+0x17dfc>  // b.none
  419a1c:	ldr	x0, [sp, #120]
  419a20:	bl	41ddb8 <printf@plt+0x1c158>
  419a24:	mov	x1, x0
  419a28:	add	x0, sp, #0x50
  419a2c:	bl	41b7e4 <printf@plt+0x19b84>
  419a30:	add	x0, sp, #0x60
  419a34:	ldr	w1, [sp, #36]
  419a38:	bl	41b848 <printf@plt+0x19be8>
  419a3c:	add	x2, sp, #0x60
  419a40:	add	x1, sp, #0x50
  419a44:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  419a48:	add	x3, x0, #0xb38
  419a4c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419a50:	add	x0, x0, #0xb18
  419a54:	bl	41bf74 <printf@plt+0x1a314>
  419a58:	b	419abc <printf@plt+0x17e5c>
  419a5c:	ldr	x0, [sp, #24]
  419a60:	ldr	w0, [x0, #4]
  419a64:	mov	w2, w0
  419a68:	ldr	x1, [sp, #136]
  419a6c:	ldr	x0, [sp, #120]
  419a70:	bl	41d01c <printf@plt+0x1b3bc>
  419a74:	str	w0, [sp, #116]
  419a78:	ldr	x0, [sp, #16]
  419a7c:	cmp	x0, #0x0
  419a80:	b.eq	419a90 <printf@plt+0x17e30>  // b.none
  419a84:	ldr	x0, [sp, #16]
  419a88:	ldr	w1, [sp, #116]
  419a8c:	str	w1, [x0]
  419a90:	ldr	x0, [sp, #40]
  419a94:	ldr	x0, [x0]
  419a98:	add	x0, x0, #0x60
  419a9c:	ldr	x6, [x0]
  419aa0:	mov	x5, #0x0                   	// #0
  419aa4:	ldr	w4, [sp, #116]
  419aa8:	ldr	x3, [sp, #24]
  419aac:	ldr	x2, [sp, #120]
  419ab0:	ldr	x1, [sp, #136]
  419ab4:	ldr	x0, [sp, #40]
  419ab8:	blr	x6
  419abc:	ldp	x29, x30, [sp], #144
  419ac0:	ret
  419ac4:	sub	sp, sp, #0x10
  419ac8:	str	x0, [sp, #8]
  419acc:	str	w1, [sp, #4]
  419ad0:	ldr	w0, [sp, #4]
  419ad4:	cmp	w0, #0x0
  419ad8:	b.lt	419b0c <printf@plt+0x17eac>  // b.tstop
  419adc:	ldr	x0, [sp, #8]
  419ae0:	ldr	w0, [x0, #24]
  419ae4:	ldr	w1, [sp, #4]
  419ae8:	cmp	w1, w0
  419aec:	b.ge	419b0c <printf@plt+0x17eac>  // b.tcont
  419af0:	ldr	x0, [sp, #8]
  419af4:	ldr	x1, [x0, #16]
  419af8:	ldrsw	x0, [sp, #4]
  419afc:	lsl	x0, x0, #3
  419b00:	add	x0, x1, x0
  419b04:	ldr	x0, [x0]
  419b08:	b	419b10 <printf@plt+0x17eb0>
  419b0c:	mov	x0, #0x0                   	// #0
  419b10:	add	sp, sp, #0x10
  419b14:	ret
  419b18:	stp	x29, x30, [sp, #-32]!
  419b1c:	mov	x29, sp
  419b20:	str	w0, [sp, #28]
  419b24:	str	x1, [sp, #16]
  419b28:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  419b2c:	add	x0, x0, #0x60
  419b30:	ldr	x0, [x0]
  419b34:	cmp	x0, #0x0
  419b38:	b.eq	419b68 <printf@plt+0x17f08>  // b.none
  419b3c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419b40:	add	x0, x0, #0xf28
  419b44:	ldr	x3, [x0]
  419b48:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  419b4c:	add	x0, x0, #0x60
  419b50:	ldr	x0, [x0]
  419b54:	mov	x2, x0
  419b58:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419b5c:	add	x1, x0, #0xbe8
  419b60:	mov	x0, x3
  419b64:	bl	401890 <fprintf@plt>
  419b68:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419b6c:	add	x0, x0, #0xf28
  419b70:	ldr	x4, [x0]
  419b74:	ldr	x3, [sp, #16]
  419b78:	ldr	w2, [sp, #28]
  419b7c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  419b80:	add	x1, x0, #0xbf0
  419b84:	mov	x0, x4
  419b88:	bl	401890 <fprintf@plt>
  419b8c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419b90:	add	x0, x0, #0xf28
  419b94:	ldr	x0, [x0]
  419b98:	bl	401a80 <fflush@plt>
  419b9c:	bl	401b70 <abort@plt>
  419ba0:	sub	sp, sp, #0x10
  419ba4:	str	w0, [sp, #12]
  419ba8:	str	w1, [sp, #8]
  419bac:	ldr	w1, [sp, #12]
  419bb0:	ldr	w0, [sp, #8]
  419bb4:	cmp	w1, w0
  419bb8:	b.cs	419bc4 <printf@plt+0x17f64>  // b.hs, b.nlast
  419bbc:	ldr	w0, [sp, #12]
  419bc0:	b	419bc8 <printf@plt+0x17f68>
  419bc4:	ldr	w0, [sp, #8]
  419bc8:	add	sp, sp, #0x10
  419bcc:	ret
  419bd0:	stp	x29, x30, [sp, #-32]!
  419bd4:	mov	x29, sp
  419bd8:	str	x0, [sp, #24]
  419bdc:	str	x1, [sp, #16]
  419be0:	ldr	x0, [sp, #24]
  419be4:	add	x0, x0, #0x20
  419be8:	bl	41b080 <printf@plt+0x19420>
  419bec:	ldr	x0, [sp, #24]
  419bf0:	ldr	x1, [sp, #16]
  419bf4:	ldr	x1, [x1, #32]
  419bf8:	str	x1, [x0, #32]
  419bfc:	ldr	x0, [sp, #16]
  419c00:	ldr	w1, [x0]
  419c04:	ldr	x0, [sp, #24]
  419c08:	str	w1, [x0]
  419c0c:	ldr	x0, [sp, #16]
  419c10:	ldr	w1, [x0, #4]
  419c14:	ldr	x0, [sp, #24]
  419c18:	str	w1, [x0, #4]
  419c1c:	ldr	x0, [sp, #16]
  419c20:	ldr	w1, [x0, #8]
  419c24:	ldr	x0, [sp, #24]
  419c28:	str	w1, [x0, #8]
  419c2c:	ldr	x0, [sp, #16]
  419c30:	ldr	w1, [x0, #12]
  419c34:	ldr	x0, [sp, #24]
  419c38:	str	w1, [x0, #12]
  419c3c:	ldr	x0, [sp, #16]
  419c40:	ldr	w1, [x0, #16]
  419c44:	ldr	x0, [sp, #24]
  419c48:	str	w1, [x0, #16]
  419c4c:	nop
  419c50:	ldp	x29, x30, [sp], #32
  419c54:	ret
  419c58:	sub	sp, sp, #0x10
  419c5c:	str	x0, [sp, #8]
  419c60:	nop
  419c64:	add	sp, sp, #0x10
  419c68:	ret
  419c6c:	sub	sp, sp, #0x10
  419c70:	str	x0, [sp, #8]
  419c74:	str	x1, [sp]
  419c78:	ldr	x0, [sp, #8]
  419c7c:	ldr	w1, [x0]
  419c80:	ldr	x0, [sp]
  419c84:	ldr	w0, [x0]
  419c88:	cmp	w1, w0
  419c8c:	b.eq	419c98 <printf@plt+0x18038>  // b.none
  419c90:	mov	w0, #0x0                   	// #0
  419c94:	b	419e34 <printf@plt+0x181d4>
  419c98:	ldr	x0, [sp, #8]
  419c9c:	ldr	w0, [x0]
  419ca0:	cmp	w0, #0x4
  419ca4:	b.eq	419d9c <printf@plt+0x1813c>  // b.none
  419ca8:	cmp	w0, #0x4
  419cac:	b.gt	419e30 <printf@plt+0x181d0>
  419cb0:	cmp	w0, #0x3
  419cb4:	b.eq	419ce4 <printf@plt+0x18084>  // b.none
  419cb8:	cmp	w0, #0x3
  419cbc:	b.gt	419e30 <printf@plt+0x181d0>
  419cc0:	cmp	w0, #0x2
  419cc4:	b.eq	419d34 <printf@plt+0x180d4>  // b.none
  419cc8:	cmp	w0, #0x2
  419ccc:	b.gt	419e30 <printf@plt+0x181d0>
  419cd0:	cmp	w0, #0x0
  419cd4:	b.eq	419e0c <printf@plt+0x181ac>  // b.none
  419cd8:	cmp	w0, #0x1
  419cdc:	b.eq	419dbc <printf@plt+0x1815c>  // b.none
  419ce0:	b	419e30 <printf@plt+0x181d0>
  419ce4:	ldr	x0, [sp, #8]
  419ce8:	ldr	w1, [x0, #4]
  419cec:	ldr	x0, [sp]
  419cf0:	ldr	w0, [x0, #4]
  419cf4:	cmp	w1, w0
  419cf8:	b.ne	419d2c <printf@plt+0x180cc>  // b.any
  419cfc:	ldr	x0, [sp, #8]
  419d00:	ldr	w1, [x0, #8]
  419d04:	ldr	x0, [sp]
  419d08:	ldr	w0, [x0, #8]
  419d0c:	cmp	w1, w0
  419d10:	b.ne	419d2c <printf@plt+0x180cc>  // b.any
  419d14:	ldr	x0, [sp, #8]
  419d18:	ldr	w1, [x0, #12]
  419d1c:	ldr	x0, [sp]
  419d20:	ldr	w0, [x0, #12]
  419d24:	cmp	w1, w0
  419d28:	b.eq	419e14 <printf@plt+0x181b4>  // b.none
  419d2c:	mov	w0, #0x0                   	// #0
  419d30:	b	419e34 <printf@plt+0x181d4>
  419d34:	ldr	x0, [sp, #8]
  419d38:	ldr	w1, [x0, #4]
  419d3c:	ldr	x0, [sp]
  419d40:	ldr	w0, [x0, #4]
  419d44:	cmp	w1, w0
  419d48:	b.ne	419d94 <printf@plt+0x18134>  // b.any
  419d4c:	ldr	x0, [sp, #8]
  419d50:	ldr	w1, [x0, #8]
  419d54:	ldr	x0, [sp]
  419d58:	ldr	w0, [x0, #8]
  419d5c:	cmp	w1, w0
  419d60:	b.ne	419d94 <printf@plt+0x18134>  // b.any
  419d64:	ldr	x0, [sp, #8]
  419d68:	ldr	w1, [x0, #12]
  419d6c:	ldr	x0, [sp]
  419d70:	ldr	w0, [x0, #12]
  419d74:	cmp	w1, w0
  419d78:	b.ne	419d94 <printf@plt+0x18134>  // b.any
  419d7c:	ldr	x0, [sp, #8]
  419d80:	ldr	w1, [x0, #16]
  419d84:	ldr	x0, [sp]
  419d88:	ldr	w0, [x0, #16]
  419d8c:	cmp	w1, w0
  419d90:	b.eq	419e1c <printf@plt+0x181bc>  // b.none
  419d94:	mov	w0, #0x0                   	// #0
  419d98:	b	419e34 <printf@plt+0x181d4>
  419d9c:	ldr	x0, [sp, #8]
  419da0:	ldr	w1, [x0, #4]
  419da4:	ldr	x0, [sp]
  419da8:	ldr	w0, [x0, #4]
  419dac:	cmp	w1, w0
  419db0:	b.eq	419e24 <printf@plt+0x181c4>  // b.none
  419db4:	mov	w0, #0x0                   	// #0
  419db8:	b	419e34 <printf@plt+0x181d4>
  419dbc:	ldr	x0, [sp, #8]
  419dc0:	ldr	w1, [x0, #4]
  419dc4:	ldr	x0, [sp]
  419dc8:	ldr	w0, [x0, #4]
  419dcc:	cmp	w1, w0
  419dd0:	b.ne	419e04 <printf@plt+0x181a4>  // b.any
  419dd4:	ldr	x0, [sp, #8]
  419dd8:	ldr	w1, [x0, #8]
  419ddc:	ldr	x0, [sp]
  419de0:	ldr	w0, [x0, #8]
  419de4:	cmp	w1, w0
  419de8:	b.ne	419e04 <printf@plt+0x181a4>  // b.any
  419dec:	ldr	x0, [sp, #8]
  419df0:	ldr	w1, [x0, #12]
  419df4:	ldr	x0, [sp]
  419df8:	ldr	w0, [x0, #12]
  419dfc:	cmp	w1, w0
  419e00:	b.eq	419e2c <printf@plt+0x181cc>  // b.none
  419e04:	mov	w0, #0x0                   	// #0
  419e08:	b	419e34 <printf@plt+0x181d4>
  419e0c:	nop
  419e10:	b	419e30 <printf@plt+0x181d0>
  419e14:	nop
  419e18:	b	419e30 <printf@plt+0x181d0>
  419e1c:	nop
  419e20:	b	419e30 <printf@plt+0x181d0>
  419e24:	nop
  419e28:	b	419e30 <printf@plt+0x181d0>
  419e2c:	nop
  419e30:	mov	w0, #0x1                   	// #1
  419e34:	add	sp, sp, #0x10
  419e38:	ret
  419e3c:	stp	x29, x30, [sp, #-32]!
  419e40:	mov	x29, sp
  419e44:	str	x0, [sp, #24]
  419e48:	str	x1, [sp, #16]
  419e4c:	ldr	x1, [sp, #16]
  419e50:	ldr	x0, [sp, #24]
  419e54:	bl	419c6c <printf@plt+0x1800c>
  419e58:	cmp	w0, #0x0
  419e5c:	cset	w0, eq  // eq = none
  419e60:	and	w0, w0, #0xff
  419e64:	ldp	x29, x30, [sp], #32
  419e68:	ret
  419e6c:	sub	sp, sp, #0x10
  419e70:	str	x0, [sp, #8]
  419e74:	str	x1, [sp]
  419e78:	ldr	x0, [sp, #8]
  419e7c:	ldr	w1, [x0, #4]
  419e80:	ldr	x0, [sp]
  419e84:	str	w1, [x0]
  419e88:	ldr	x0, [sp]
  419e8c:	add	x0, x0, #0x4
  419e90:	ldr	x1, [sp, #8]
  419e94:	ldr	w1, [x1, #8]
  419e98:	str	w1, [x0]
  419e9c:	ldr	x0, [sp]
  419ea0:	add	x0, x0, #0x8
  419ea4:	ldr	x1, [sp, #8]
  419ea8:	ldr	w1, [x1, #12]
  419eac:	str	w1, [x0]
  419eb0:	ldr	x0, [sp]
  419eb4:	add	x0, x0, #0xc
  419eb8:	ldr	x1, [sp, #8]
  419ebc:	ldr	w1, [x1, #16]
  419ec0:	str	w1, [x0]
  419ec4:	ldr	x0, [sp, #8]
  419ec8:	ldr	w0, [x0]
  419ecc:	add	sp, sp, #0x10
  419ed0:	ret
  419ed4:	sub	sp, sp, #0x10
  419ed8:	str	x0, [sp, #8]
  419edc:	ldr	x0, [sp, #8]
  419ee0:	str	wzr, [x0]
  419ee4:	nop
  419ee8:	add	sp, sp, #0x10
  419eec:	ret
  419ef0:	stp	x29, x30, [sp, #-48]!
  419ef4:	mov	x29, sp
  419ef8:	str	x0, [sp, #40]
  419efc:	str	w1, [sp, #36]
  419f00:	str	w2, [sp, #32]
  419f04:	str	w3, [sp, #28]
  419f08:	ldr	x0, [sp, #40]
  419f0c:	mov	w1, #0x3                   	// #3
  419f10:	str	w1, [x0]
  419f14:	ldr	w1, [sp, #36]
  419f18:	mov	w0, #0xffff                	// #65535
  419f1c:	bl	419ba0 <printf@plt+0x17f40>
  419f20:	mov	w1, w0
  419f24:	ldr	x0, [sp, #40]
  419f28:	str	w1, [x0, #4]
  419f2c:	ldr	w1, [sp, #32]
  419f30:	mov	w0, #0xffff                	// #65535
  419f34:	bl	419ba0 <printf@plt+0x17f40>
  419f38:	mov	w1, w0
  419f3c:	ldr	x0, [sp, #40]
  419f40:	str	w1, [x0, #8]
  419f44:	ldr	w1, [sp, #28]
  419f48:	mov	w0, #0xffff                	// #65535
  419f4c:	bl	419ba0 <printf@plt+0x17f40>
  419f50:	mov	w1, w0
  419f54:	ldr	x0, [sp, #40]
  419f58:	str	w1, [x0, #12]
  419f5c:	nop
  419f60:	ldp	x29, x30, [sp], #48
  419f64:	ret
  419f68:	stp	x29, x30, [sp, #-48]!
  419f6c:	mov	x29, sp
  419f70:	str	x0, [sp, #40]
  419f74:	str	w1, [sp, #36]
  419f78:	str	w2, [sp, #32]
  419f7c:	str	w3, [sp, #28]
  419f80:	ldr	x0, [sp, #40]
  419f84:	mov	w1, #0x1                   	// #1
  419f88:	str	w1, [x0]
  419f8c:	ldr	w1, [sp, #36]
  419f90:	mov	w0, #0xffff                	// #65535
  419f94:	bl	419ba0 <printf@plt+0x17f40>
  419f98:	mov	w1, w0
  419f9c:	ldr	x0, [sp, #40]
  419fa0:	str	w1, [x0, #4]
  419fa4:	ldr	w1, [sp, #32]
  419fa8:	mov	w0, #0xffff                	// #65535
  419fac:	bl	419ba0 <printf@plt+0x17f40>
  419fb0:	mov	w1, w0
  419fb4:	ldr	x0, [sp, #40]
  419fb8:	str	w1, [x0, #8]
  419fbc:	ldr	w1, [sp, #28]
  419fc0:	mov	w0, #0xffff                	// #65535
  419fc4:	bl	419ba0 <printf@plt+0x17f40>
  419fc8:	mov	w1, w0
  419fcc:	ldr	x0, [sp, #40]
  419fd0:	str	w1, [x0, #12]
  419fd4:	nop
  419fd8:	ldp	x29, x30, [sp], #48
  419fdc:	ret
  419fe0:	stp	x29, x30, [sp, #-48]!
  419fe4:	mov	x29, sp
  419fe8:	str	x0, [sp, #40]
  419fec:	str	w1, [sp, #36]
  419ff0:	str	w2, [sp, #32]
  419ff4:	str	w3, [sp, #28]
  419ff8:	str	w4, [sp, #24]
  419ffc:	ldr	x0, [sp, #40]
  41a000:	mov	w1, #0x2                   	// #2
  41a004:	str	w1, [x0]
  41a008:	ldr	w1, [sp, #36]
  41a00c:	mov	w0, #0xffff                	// #65535
  41a010:	bl	419ba0 <printf@plt+0x17f40>
  41a014:	mov	w1, w0
  41a018:	ldr	x0, [sp, #40]
  41a01c:	str	w1, [x0, #4]
  41a020:	ldr	w1, [sp, #32]
  41a024:	mov	w0, #0xffff                	// #65535
  41a028:	bl	419ba0 <printf@plt+0x17f40>
  41a02c:	mov	w1, w0
  41a030:	ldr	x0, [sp, #40]
  41a034:	str	w1, [x0, #8]
  41a038:	ldr	w1, [sp, #28]
  41a03c:	mov	w0, #0xffff                	// #65535
  41a040:	bl	419ba0 <printf@plt+0x17f40>
  41a044:	mov	w1, w0
  41a048:	ldr	x0, [sp, #40]
  41a04c:	str	w1, [x0, #12]
  41a050:	ldr	w1, [sp, #24]
  41a054:	mov	w0, #0xffff                	// #65535
  41a058:	bl	419ba0 <printf@plt+0x17f40>
  41a05c:	mov	w1, w0
  41a060:	ldr	x0, [sp, #40]
  41a064:	str	w1, [x0, #16]
  41a068:	nop
  41a06c:	ldp	x29, x30, [sp], #48
  41a070:	ret
  41a074:	stp	x29, x30, [sp, #-32]!
  41a078:	mov	x29, sp
  41a07c:	str	x0, [sp, #24]
  41a080:	str	w1, [sp, #20]
  41a084:	ldr	x0, [sp, #24]
  41a088:	mov	w1, #0x4                   	// #4
  41a08c:	str	w1, [x0]
  41a090:	ldr	w1, [sp, #20]
  41a094:	mov	w0, #0xffff                	// #65535
  41a098:	bl	419ba0 <printf@plt+0x17f40>
  41a09c:	mov	w1, w0
  41a0a0:	ldr	x0, [sp, #24]
  41a0a4:	str	w1, [x0, #4]
  41a0a8:	nop
  41a0ac:	ldp	x29, x30, [sp], #32
  41a0b0:	ret
  41a0b4:	stp	x29, x30, [sp, #-64]!
  41a0b8:	mov	x29, sp
  41a0bc:	str	x0, [sp, #40]
  41a0c0:	str	x1, [sp, #32]
  41a0c4:	str	x2, [sp, #24]
  41a0c8:	str	xzr, [sp, #56]
  41a0cc:	str	wzr, [sp, #52]
  41a0d0:	ldr	x1, [sp, #56]
  41a0d4:	ldr	x0, [sp, #24]
  41a0d8:	cmp	x1, x0
  41a0dc:	b.cs	41a110 <printf@plt+0x184b0>  // b.hs, b.nlast
  41a0e0:	ldr	x1, [sp, #32]
  41a0e4:	ldr	x0, [sp, #56]
  41a0e8:	add	x0, x1, x0
  41a0ec:	ldrb	w0, [x0]
  41a0f0:	mov	w1, w0
  41a0f4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41a0f8:	add	x0, x0, #0x428
  41a0fc:	bl	41b09c <printf@plt+0x1943c>
  41a100:	cmp	w0, #0x0
  41a104:	b.eq	41a110 <printf@plt+0x184b0>  // b.none
  41a108:	mov	w0, #0x1                   	// #1
  41a10c:	b	41a114 <printf@plt+0x184b4>
  41a110:	mov	w0, #0x0                   	// #0
  41a114:	cmp	w0, #0x0
  41a118:	b.eq	41a208 <printf@plt+0x185a8>  // b.none
  41a11c:	ldr	x1, [sp, #32]
  41a120:	ldr	x0, [sp, #56]
  41a124:	add	x0, x1, x0
  41a128:	ldrb	w0, [x0]
  41a12c:	mov	w1, w0
  41a130:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41a134:	add	x0, x0, #0x328
  41a138:	bl	41b09c <printf@plt+0x1943c>
  41a13c:	cmp	w0, #0x0
  41a140:	cset	w0, ne  // ne = any
  41a144:	and	w0, w0, #0xff
  41a148:	cmp	w0, #0x0
  41a14c:	b.eq	41a178 <printf@plt+0x18518>  // b.none
  41a150:	ldr	w0, [sp, #52]
  41a154:	lsl	w0, w0, #4
  41a158:	ldr	x2, [sp, #32]
  41a15c:	ldr	x1, [sp, #56]
  41a160:	add	x1, x2, x1
  41a164:	ldrb	w1, [x1]
  41a168:	add	w0, w0, w1
  41a16c:	sub	w0, w0, #0x30
  41a170:	str	w0, [sp, #52]
  41a174:	b	41a1f8 <printf@plt+0x18598>
  41a178:	ldr	x1, [sp, #32]
  41a17c:	ldr	x0, [sp, #56]
  41a180:	add	x0, x1, x0
  41a184:	ldrb	w0, [x0]
  41a188:	mov	w1, w0
  41a18c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41a190:	add	x0, x0, #0x128
  41a194:	bl	41b09c <printf@plt+0x1943c>
  41a198:	cmp	w0, #0x0
  41a19c:	cset	w0, ne  // ne = any
  41a1a0:	and	w0, w0, #0xff
  41a1a4:	cmp	w0, #0x0
  41a1a8:	b.eq	41a1d4 <printf@plt+0x18574>  // b.none
  41a1ac:	ldr	w0, [sp, #52]
  41a1b0:	lsl	w0, w0, #4
  41a1b4:	ldr	x2, [sp, #32]
  41a1b8:	ldr	x1, [sp, #56]
  41a1bc:	add	x1, x2, x1
  41a1c0:	ldrb	w1, [x1]
  41a1c4:	add	w0, w0, w1
  41a1c8:	sub	w0, w0, #0x37
  41a1cc:	str	w0, [sp, #52]
  41a1d0:	b	41a1f8 <printf@plt+0x18598>
  41a1d4:	ldr	w0, [sp, #52]
  41a1d8:	lsl	w0, w0, #4
  41a1dc:	ldr	x2, [sp, #32]
  41a1e0:	ldr	x1, [sp, #56]
  41a1e4:	add	x1, x2, x1
  41a1e8:	ldrb	w1, [x1]
  41a1ec:	add	w0, w0, w1
  41a1f0:	sub	w0, w0, #0x57
  41a1f4:	str	w0, [sp, #52]
  41a1f8:	ldr	x0, [sp, #56]
  41a1fc:	add	x0, x0, #0x1
  41a200:	str	x0, [sp, #56]
  41a204:	b	41a0d0 <printf@plt+0x18470>
  41a208:	ldr	x1, [sp, #56]
  41a20c:	ldr	x0, [sp, #24]
  41a210:	cmp	x1, x0
  41a214:	b.eq	41a220 <printf@plt+0x185c0>  // b.none
  41a218:	mov	w0, #0x0                   	// #0
  41a21c:	b	41a230 <printf@plt+0x185d0>
  41a220:	ldr	x0, [sp, #40]
  41a224:	ldr	w1, [sp, #52]
  41a228:	str	w1, [x0]
  41a22c:	mov	w0, #0x1                   	// #1
  41a230:	ldp	x29, x30, [sp], #64
  41a234:	ret
  41a238:	stp	x29, x30, [sp, #-80]!
  41a23c:	mov	x29, sp
  41a240:	str	x0, [sp, #40]
  41a244:	str	w1, [sp, #36]
  41a248:	str	x2, [sp, #24]
  41a24c:	str	x3, [sp, #16]
  41a250:	mov	x0, #0x2                   	// #2
  41a254:	str	x0, [sp, #72]
  41a258:	ldr	x0, [sp, #40]
  41a25c:	ldr	w1, [sp, #36]
  41a260:	str	w1, [x0]
  41a264:	ldr	x0, [sp, #24]
  41a268:	str	x0, [sp, #64]
  41a26c:	ldr	x0, [sp, #64]
  41a270:	add	x0, x0, #0x1
  41a274:	str	x0, [sp, #64]
  41a278:	ldr	x0, [sp, #64]
  41a27c:	ldrb	w0, [x0]
  41a280:	cmp	w0, #0x23
  41a284:	b.ne	41a29c <printf@plt+0x1863c>  // b.any
  41a288:	mov	x0, #0x4                   	// #4
  41a28c:	str	x0, [sp, #72]
  41a290:	ldr	x0, [sp, #64]
  41a294:	add	x0, x0, #0x1
  41a298:	str	x0, [sp, #64]
  41a29c:	str	xzr, [sp, #56]
  41a2a0:	ldr	x1, [sp, #56]
  41a2a4:	ldr	x0, [sp, #16]
  41a2a8:	cmp	x1, x0
  41a2ac:	b.cs	41a34c <printf@plt+0x186ec>  // b.hs, b.nlast
  41a2b0:	ldr	x0, [sp, #56]
  41a2b4:	lsl	x0, x0, #2
  41a2b8:	ldr	x1, [sp, #40]
  41a2bc:	add	x0, x1, x0
  41a2c0:	add	x0, x0, #0x4
  41a2c4:	ldr	x2, [sp, #72]
  41a2c8:	ldr	x1, [sp, #64]
  41a2cc:	bl	41a0b4 <printf@plt+0x18454>
  41a2d0:	cmp	w0, #0x0
  41a2d4:	cset	w0, eq  // eq = none
  41a2d8:	and	w0, w0, #0xff
  41a2dc:	cmp	w0, #0x0
  41a2e0:	b.eq	41a2ec <printf@plt+0x1868c>  // b.none
  41a2e4:	mov	w0, #0x0                   	// #0
  41a2e8:	b	41a350 <printf@plt+0x186f0>
  41a2ec:	ldr	x0, [sp, #72]
  41a2f0:	cmp	x0, #0x2
  41a2f4:	b.ne	41a32c <printf@plt+0x186cc>  // b.any
  41a2f8:	ldr	x1, [sp, #40]
  41a2fc:	ldr	x0, [sp, #56]
  41a300:	lsl	x0, x0, #2
  41a304:	add	x0, x1, x0
  41a308:	ldr	w1, [x0, #4]
  41a30c:	mov	w0, w1
  41a310:	lsl	w0, w0, #8
  41a314:	add	w1, w0, w1
  41a318:	ldr	x2, [sp, #40]
  41a31c:	ldr	x0, [sp, #56]
  41a320:	lsl	x0, x0, #2
  41a324:	add	x0, x2, x0
  41a328:	str	w1, [x0, #4]
  41a32c:	ldr	x1, [sp, #64]
  41a330:	ldr	x0, [sp, #72]
  41a334:	add	x0, x1, x0
  41a338:	str	x0, [sp, #64]
  41a33c:	ldr	x0, [sp, #56]
  41a340:	add	x0, x0, #0x1
  41a344:	str	x0, [sp, #56]
  41a348:	b	41a2a0 <printf@plt+0x18640>
  41a34c:	mov	w0, #0x1                   	// #1
  41a350:	ldp	x29, x30, [sp], #80
  41a354:	ret
  41a358:	stp	x29, x30, [sp, #-32]!
  41a35c:	mov	x29, sp
  41a360:	str	x0, [sp, #24]
  41a364:	str	x1, [sp, #16]
  41a368:	mov	x3, #0x3                   	// #3
  41a36c:	ldr	x2, [sp, #16]
  41a370:	mov	w1, #0x3                   	// #3
  41a374:	ldr	x0, [sp, #24]
  41a378:	bl	41a238 <printf@plt+0x185d8>
  41a37c:	ldp	x29, x30, [sp], #32
  41a380:	ret
  41a384:	stp	x29, x30, [sp, #-32]!
  41a388:	mov	x29, sp
  41a38c:	str	x0, [sp, #24]
  41a390:	str	x1, [sp, #16]
  41a394:	mov	x3, #0x3                   	// #3
  41a398:	ldr	x2, [sp, #16]
  41a39c:	mov	w1, #0x1                   	// #1
  41a3a0:	ldr	x0, [sp, #24]
  41a3a4:	bl	41a238 <printf@plt+0x185d8>
  41a3a8:	ldp	x29, x30, [sp], #32
  41a3ac:	ret
  41a3b0:	stp	x29, x30, [sp, #-32]!
  41a3b4:	mov	x29, sp
  41a3b8:	str	x0, [sp, #24]
  41a3bc:	str	x1, [sp, #16]
  41a3c0:	mov	x3, #0x4                   	// #4
  41a3c4:	ldr	x2, [sp, #16]
  41a3c8:	mov	w1, #0x2                   	// #2
  41a3cc:	ldr	x0, [sp, #24]
  41a3d0:	bl	41a238 <printf@plt+0x185d8>
  41a3d4:	ldp	x29, x30, [sp], #32
  41a3d8:	ret
  41a3dc:	stp	x29, x30, [sp, #-32]!
  41a3e0:	mov	x29, sp
  41a3e4:	str	x0, [sp, #24]
  41a3e8:	str	x1, [sp, #16]
  41a3ec:	mov	x3, #0x1                   	// #1
  41a3f0:	ldr	x2, [sp, #16]
  41a3f4:	mov	w1, #0x4                   	// #4
  41a3f8:	ldr	x0, [sp, #24]
  41a3fc:	bl	41a238 <printf@plt+0x185d8>
  41a400:	ldp	x29, x30, [sp], #32
  41a404:	ret
  41a408:	stp	x29, x30, [sp, #-48]!
  41a40c:	mov	x29, sp
  41a410:	str	x0, [sp, #40]
  41a414:	str	x1, [sp, #32]
  41a418:	str	x2, [sp, #24]
  41a41c:	str	x3, [sp, #16]
  41a420:	ldr	x0, [sp, #40]
  41a424:	ldr	w0, [x0]
  41a428:	cmp	w0, #0x4
  41a42c:	b.eq	41a5f4 <printf@plt+0x18994>  // b.none
  41a430:	cmp	w0, #0x4
  41a434:	b.gt	41a628 <printf@plt+0x189c8>
  41a438:	cmp	w0, #0x3
  41a43c:	b.eq	41a45c <printf@plt+0x187fc>  // b.none
  41a440:	cmp	w0, #0x3
  41a444:	b.gt	41a628 <printf@plt+0x189c8>
  41a448:	cmp	w0, #0x1
  41a44c:	b.eq	41a490 <printf@plt+0x18830>  // b.none
  41a450:	cmp	w0, #0x2
  41a454:	b.eq	41a4dc <printf@plt+0x1887c>  // b.none
  41a458:	b	41a628 <printf@plt+0x189c8>
  41a45c:	ldr	x0, [sp, #40]
  41a460:	ldr	w1, [x0, #4]
  41a464:	ldr	x0, [sp, #32]
  41a468:	str	w1, [x0]
  41a46c:	ldr	x0, [sp, #40]
  41a470:	ldr	w1, [x0, #8]
  41a474:	ldr	x0, [sp, #24]
  41a478:	str	w1, [x0]
  41a47c:	ldr	x0, [sp, #40]
  41a480:	ldr	w1, [x0, #12]
  41a484:	ldr	x0, [sp, #16]
  41a488:	str	w1, [x0]
  41a48c:	b	41a640 <printf@plt+0x189e0>
  41a490:	ldr	x0, [sp, #40]
  41a494:	ldr	w0, [x0, #4]
  41a498:	mov	w1, #0xffff                	// #65535
  41a49c:	sub	w1, w1, w0
  41a4a0:	ldr	x0, [sp, #32]
  41a4a4:	str	w1, [x0]
  41a4a8:	ldr	x0, [sp, #40]
  41a4ac:	ldr	w0, [x0, #8]
  41a4b0:	mov	w1, #0xffff                	// #65535
  41a4b4:	sub	w1, w1, w0
  41a4b8:	ldr	x0, [sp, #24]
  41a4bc:	str	w1, [x0]
  41a4c0:	ldr	x0, [sp, #40]
  41a4c4:	ldr	w0, [x0, #12]
  41a4c8:	mov	w1, #0xffff                	// #65535
  41a4cc:	sub	w1, w1, w0
  41a4d0:	ldr	x0, [sp, #16]
  41a4d4:	str	w1, [x0]
  41a4d8:	b	41a640 <printf@plt+0x189e0>
  41a4dc:	ldr	x0, [sp, #40]
  41a4e0:	ldr	w1, [x0, #4]
  41a4e4:	ldr	x0, [sp, #40]
  41a4e8:	ldr	w0, [x0, #16]
  41a4ec:	mov	w2, #0xffff                	// #65535
  41a4f0:	sub	w0, w2, w0
  41a4f4:	mul	w1, w1, w0
  41a4f8:	mov	w0, #0x8001                	// #32769
  41a4fc:	movk	w0, #0x8000, lsl #16
  41a500:	umull	x0, w1, w0
  41a504:	lsr	x0, x0, #32
  41a508:	lsr	w1, w0, #15
  41a50c:	ldr	x0, [sp, #40]
  41a510:	ldr	w0, [x0, #16]
  41a514:	add	w0, w1, w0
  41a518:	mov	w1, w0
  41a51c:	mov	w0, #0xffff                	// #65535
  41a520:	bl	419ba0 <printf@plt+0x17f40>
  41a524:	mov	w1, w0
  41a528:	mov	w0, #0xffff                	// #65535
  41a52c:	sub	w1, w0, w1
  41a530:	ldr	x0, [sp, #32]
  41a534:	str	w1, [x0]
  41a538:	ldr	x0, [sp, #40]
  41a53c:	ldr	w1, [x0, #8]
  41a540:	ldr	x0, [sp, #40]
  41a544:	ldr	w0, [x0, #16]
  41a548:	mov	w2, #0xffff                	// #65535
  41a54c:	sub	w0, w2, w0
  41a550:	mul	w1, w1, w0
  41a554:	mov	w0, #0x8001                	// #32769
  41a558:	movk	w0, #0x8000, lsl #16
  41a55c:	umull	x0, w1, w0
  41a560:	lsr	x0, x0, #32
  41a564:	lsr	w1, w0, #15
  41a568:	ldr	x0, [sp, #40]
  41a56c:	ldr	w0, [x0, #16]
  41a570:	add	w0, w1, w0
  41a574:	mov	w1, w0
  41a578:	mov	w0, #0xffff                	// #65535
  41a57c:	bl	419ba0 <printf@plt+0x17f40>
  41a580:	mov	w1, w0
  41a584:	mov	w0, #0xffff                	// #65535
  41a588:	sub	w1, w0, w1
  41a58c:	ldr	x0, [sp, #24]
  41a590:	str	w1, [x0]
  41a594:	ldr	x0, [sp, #40]
  41a598:	ldr	w1, [x0, #12]
  41a59c:	ldr	x0, [sp, #40]
  41a5a0:	ldr	w0, [x0, #16]
  41a5a4:	mov	w2, #0xffff                	// #65535
  41a5a8:	sub	w0, w2, w0
  41a5ac:	mul	w1, w1, w0
  41a5b0:	mov	w0, #0x8001                	// #32769
  41a5b4:	movk	w0, #0x8000, lsl #16
  41a5b8:	umull	x0, w1, w0
  41a5bc:	lsr	x0, x0, #32
  41a5c0:	lsr	w1, w0, #15
  41a5c4:	ldr	x0, [sp, #40]
  41a5c8:	ldr	w0, [x0, #16]
  41a5cc:	add	w0, w1, w0
  41a5d0:	mov	w1, w0
  41a5d4:	mov	w0, #0xffff                	// #65535
  41a5d8:	bl	419ba0 <printf@plt+0x17f40>
  41a5dc:	mov	w1, w0
  41a5e0:	mov	w0, #0xffff                	// #65535
  41a5e4:	sub	w1, w0, w1
  41a5e8:	ldr	x0, [sp, #16]
  41a5ec:	str	w1, [x0]
  41a5f0:	b	41a640 <printf@plt+0x189e0>
  41a5f4:	ldr	x0, [sp, #40]
  41a5f8:	ldr	w1, [x0, #4]
  41a5fc:	ldr	x0, [sp, #16]
  41a600:	str	w1, [x0]
  41a604:	ldr	x0, [sp, #16]
  41a608:	ldr	w1, [x0]
  41a60c:	ldr	x0, [sp, #24]
  41a610:	str	w1, [x0]
  41a614:	ldr	x0, [sp, #24]
  41a618:	ldr	w1, [x0]
  41a61c:	ldr	x0, [sp, #32]
  41a620:	str	w1, [x0]
  41a624:	b	41a640 <printf@plt+0x189e0>
  41a628:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41a62c:	add	x2, x0, #0xc28
  41a630:	mov	w1, #0x100                 	// #256
  41a634:	mov	w0, #0x0                   	// #0
  41a638:	bl	4109f0 <printf@plt+0xed90>
  41a63c:	nop
  41a640:	nop
  41a644:	ldp	x29, x30, [sp], #48
  41a648:	ret
  41a64c:	stp	x29, x30, [sp, #-48]!
  41a650:	mov	x29, sp
  41a654:	str	x0, [sp, #40]
  41a658:	str	x1, [sp, #32]
  41a65c:	str	x2, [sp, #24]
  41a660:	str	x3, [sp, #16]
  41a664:	ldr	x0, [sp, #40]
  41a668:	ldr	w0, [x0]
  41a66c:	cmp	w0, #0x4
  41a670:	b.eq	41a820 <printf@plt+0x18bc0>  // b.none
  41a674:	cmp	w0, #0x4
  41a678:	b.gt	41a85c <printf@plt+0x18bfc>
  41a67c:	cmp	w0, #0x3
  41a680:	b.eq	41a6a0 <printf@plt+0x18a40>  // b.none
  41a684:	cmp	w0, #0x3
  41a688:	b.gt	41a85c <printf@plt+0x18bfc>
  41a68c:	cmp	w0, #0x1
  41a690:	b.eq	41a6ec <printf@plt+0x18a8c>  // b.none
  41a694:	cmp	w0, #0x2
  41a698:	b.eq	41a720 <printf@plt+0x18ac0>  // b.none
  41a69c:	b	41a85c <printf@plt+0x18bfc>
  41a6a0:	ldr	x0, [sp, #40]
  41a6a4:	ldr	w0, [x0, #4]
  41a6a8:	mov	w1, #0xffff                	// #65535
  41a6ac:	sub	w1, w1, w0
  41a6b0:	ldr	x0, [sp, #32]
  41a6b4:	str	w1, [x0]
  41a6b8:	ldr	x0, [sp, #40]
  41a6bc:	ldr	w0, [x0, #8]
  41a6c0:	mov	w1, #0xffff                	// #65535
  41a6c4:	sub	w1, w1, w0
  41a6c8:	ldr	x0, [sp, #24]
  41a6cc:	str	w1, [x0]
  41a6d0:	ldr	x0, [sp, #40]
  41a6d4:	ldr	w0, [x0, #12]
  41a6d8:	mov	w1, #0xffff                	// #65535
  41a6dc:	sub	w1, w1, w0
  41a6e0:	ldr	x0, [sp, #16]
  41a6e4:	str	w1, [x0]
  41a6e8:	b	41a874 <printf@plt+0x18c14>
  41a6ec:	ldr	x0, [sp, #40]
  41a6f0:	ldr	w1, [x0, #4]
  41a6f4:	ldr	x0, [sp, #32]
  41a6f8:	str	w1, [x0]
  41a6fc:	ldr	x0, [sp, #40]
  41a700:	ldr	w1, [x0, #8]
  41a704:	ldr	x0, [sp, #24]
  41a708:	str	w1, [x0]
  41a70c:	ldr	x0, [sp, #40]
  41a710:	ldr	w1, [x0, #12]
  41a714:	ldr	x0, [sp, #16]
  41a718:	str	w1, [x0]
  41a71c:	b	41a874 <printf@plt+0x18c14>
  41a720:	ldr	x0, [sp, #40]
  41a724:	ldr	w1, [x0, #4]
  41a728:	ldr	x0, [sp, #40]
  41a72c:	ldr	w0, [x0, #16]
  41a730:	mov	w2, #0xffff                	// #65535
  41a734:	sub	w0, w2, w0
  41a738:	mul	w1, w1, w0
  41a73c:	mov	w0, #0x8001                	// #32769
  41a740:	movk	w0, #0x8000, lsl #16
  41a744:	umull	x0, w1, w0
  41a748:	lsr	x0, x0, #32
  41a74c:	lsr	w1, w0, #15
  41a750:	ldr	x0, [sp, #40]
  41a754:	ldr	w0, [x0, #16]
  41a758:	add	w0, w1, w0
  41a75c:	mov	w1, w0
  41a760:	mov	w0, #0xffff                	// #65535
  41a764:	bl	419ba0 <printf@plt+0x17f40>
  41a768:	mov	w1, w0
  41a76c:	ldr	x0, [sp, #32]
  41a770:	str	w1, [x0]
  41a774:	ldr	x0, [sp, #40]
  41a778:	ldr	w1, [x0, #8]
  41a77c:	ldr	x0, [sp, #40]
  41a780:	ldr	w0, [x0, #16]
  41a784:	mov	w2, #0xffff                	// #65535
  41a788:	sub	w0, w2, w0
  41a78c:	mul	w1, w1, w0
  41a790:	mov	w0, #0x8001                	// #32769
  41a794:	movk	w0, #0x8000, lsl #16
  41a798:	umull	x0, w1, w0
  41a79c:	lsr	x0, x0, #32
  41a7a0:	lsr	w1, w0, #15
  41a7a4:	ldr	x0, [sp, #40]
  41a7a8:	ldr	w0, [x0, #16]
  41a7ac:	add	w0, w1, w0
  41a7b0:	mov	w1, w0
  41a7b4:	mov	w0, #0xffff                	// #65535
  41a7b8:	bl	419ba0 <printf@plt+0x17f40>
  41a7bc:	mov	w1, w0
  41a7c0:	ldr	x0, [sp, #24]
  41a7c4:	str	w1, [x0]
  41a7c8:	ldr	x0, [sp, #40]
  41a7cc:	ldr	w1, [x0, #12]
  41a7d0:	ldr	x0, [sp, #40]
  41a7d4:	ldr	w0, [x0, #16]
  41a7d8:	mov	w2, #0xffff                	// #65535
  41a7dc:	sub	w0, w2, w0
  41a7e0:	mul	w1, w1, w0
  41a7e4:	mov	w0, #0x8001                	// #32769
  41a7e8:	movk	w0, #0x8000, lsl #16
  41a7ec:	umull	x0, w1, w0
  41a7f0:	lsr	x0, x0, #32
  41a7f4:	lsr	w1, w0, #15
  41a7f8:	ldr	x0, [sp, #40]
  41a7fc:	ldr	w0, [x0, #16]
  41a800:	add	w0, w1, w0
  41a804:	mov	w1, w0
  41a808:	mov	w0, #0xffff                	// #65535
  41a80c:	bl	419ba0 <printf@plt+0x17f40>
  41a810:	mov	w1, w0
  41a814:	ldr	x0, [sp, #16]
  41a818:	str	w1, [x0]
  41a81c:	b	41a874 <printf@plt+0x18c14>
  41a820:	ldr	x0, [sp, #40]
  41a824:	ldr	w0, [x0, #4]
  41a828:	mov	w1, #0xffff                	// #65535
  41a82c:	sub	w1, w1, w0
  41a830:	ldr	x0, [sp, #16]
  41a834:	str	w1, [x0]
  41a838:	ldr	x0, [sp, #16]
  41a83c:	ldr	w1, [x0]
  41a840:	ldr	x0, [sp, #24]
  41a844:	str	w1, [x0]
  41a848:	ldr	x0, [sp, #24]
  41a84c:	ldr	w1, [x0]
  41a850:	ldr	x0, [sp, #32]
  41a854:	str	w1, [x0]
  41a858:	b	41a874 <printf@plt+0x18c14>
  41a85c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41a860:	add	x2, x0, #0xc28
  41a864:	mov	w1, #0x11f                 	// #287
  41a868:	mov	w0, #0x0                   	// #0
  41a86c:	bl	4109f0 <printf@plt+0xed90>
  41a870:	nop
  41a874:	nop
  41a878:	ldp	x29, x30, [sp], #48
  41a87c:	ret
  41a880:	stp	x29, x30, [sp, #-80]!
  41a884:	mov	x29, sp
  41a888:	str	x19, [sp, #16]
  41a88c:	str	x0, [sp, #72]
  41a890:	str	x1, [sp, #64]
  41a894:	str	x2, [sp, #56]
  41a898:	str	x3, [sp, #48]
  41a89c:	str	x4, [sp, #40]
  41a8a0:	ldr	x0, [sp, #72]
  41a8a4:	ldr	w0, [x0]
  41a8a8:	cmp	w0, #0x4
  41a8ac:	b.eq	41abb0 <printf@plt+0x18f50>  // b.none
  41a8b0:	cmp	w0, #0x4
  41a8b4:	b.gt	41abf4 <printf@plt+0x18f94>
  41a8b8:	cmp	w0, #0x3
  41a8bc:	b.eq	41a8dc <printf@plt+0x18c7c>  // b.none
  41a8c0:	cmp	w0, #0x3
  41a8c4:	b.gt	41abf4 <printf@plt+0x18f94>
  41a8c8:	cmp	w0, #0x1
  41a8cc:	b.eq	41aa3c <printf@plt+0x18ddc>  // b.none
  41a8d0:	cmp	w0, #0x2
  41a8d4:	b.eq	41ab6c <printf@plt+0x18f0c>  // b.none
  41a8d8:	b	41abf4 <printf@plt+0x18f94>
  41a8dc:	ldr	x0, [sp, #72]
  41a8e0:	ldr	w0, [x0, #4]
  41a8e4:	mov	w1, #0xffff                	// #65535
  41a8e8:	sub	w19, w1, w0
  41a8ec:	ldr	x0, [sp, #72]
  41a8f0:	ldr	w0, [x0, #8]
  41a8f4:	mov	w1, #0xffff                	// #65535
  41a8f8:	sub	w2, w1, w0
  41a8fc:	ldr	x0, [sp, #72]
  41a900:	ldr	w0, [x0, #12]
  41a904:	mov	w1, #0xffff                	// #65535
  41a908:	sub	w0, w1, w0
  41a90c:	mov	w1, w0
  41a910:	mov	w0, w2
  41a914:	bl	419ba0 <printf@plt+0x17f40>
  41a918:	mov	w1, w0
  41a91c:	mov	w0, w19
  41a920:	bl	419ba0 <printf@plt+0x17f40>
  41a924:	mov	w1, w0
  41a928:	ldr	x0, [sp, #40]
  41a92c:	str	w1, [x0]
  41a930:	ldr	x0, [sp, #40]
  41a934:	ldr	w1, [x0]
  41a938:	mov	w0, #0xffff                	// #65535
  41a93c:	cmp	w1, w0
  41a940:	b.ne	41a96c <printf@plt+0x18d0c>  // b.any
  41a944:	ldr	x0, [sp, #64]
  41a948:	mov	w1, #0xffff                	// #65535
  41a94c:	str	w1, [x0]
  41a950:	ldr	x0, [sp, #56]
  41a954:	mov	w1, #0xffff                	// #65535
  41a958:	str	w1, [x0]
  41a95c:	ldr	x0, [sp, #48]
  41a960:	mov	w1, #0xffff                	// #65535
  41a964:	str	w1, [x0]
  41a968:	b	41ac0c <printf@plt+0x18fac>
  41a96c:	ldr	x0, [sp, #72]
  41a970:	ldr	w1, [x0, #4]
  41a974:	ldr	x0, [sp, #40]
  41a978:	ldr	w0, [x0]
  41a97c:	add	w0, w1, w0
  41a980:	mov	w1, w0
  41a984:	lsl	w0, w0, #16
  41a988:	sub	w1, w1, w0
  41a98c:	mov	w0, #0xfffe0001            	// #-131071
  41a990:	add	w1, w1, w0
  41a994:	ldr	x0, [sp, #40]
  41a998:	ldr	w0, [x0]
  41a99c:	mov	w2, #0xffff                	// #65535
  41a9a0:	sub	w0, w2, w0
  41a9a4:	udiv	w1, w1, w0
  41a9a8:	ldr	x0, [sp, #64]
  41a9ac:	str	w1, [x0]
  41a9b0:	ldr	x0, [sp, #72]
  41a9b4:	ldr	w1, [x0, #8]
  41a9b8:	ldr	x0, [sp, #40]
  41a9bc:	ldr	w0, [x0]
  41a9c0:	add	w0, w1, w0
  41a9c4:	mov	w1, w0
  41a9c8:	lsl	w0, w0, #16
  41a9cc:	sub	w1, w1, w0
  41a9d0:	mov	w0, #0xfffe0001            	// #-131071
  41a9d4:	add	w1, w1, w0
  41a9d8:	ldr	x0, [sp, #40]
  41a9dc:	ldr	w0, [x0]
  41a9e0:	mov	w2, #0xffff                	// #65535
  41a9e4:	sub	w0, w2, w0
  41a9e8:	udiv	w1, w1, w0
  41a9ec:	ldr	x0, [sp, #56]
  41a9f0:	str	w1, [x0]
  41a9f4:	ldr	x0, [sp, #72]
  41a9f8:	ldr	w1, [x0, #12]
  41a9fc:	ldr	x0, [sp, #40]
  41aa00:	ldr	w0, [x0]
  41aa04:	add	w0, w1, w0
  41aa08:	mov	w1, w0
  41aa0c:	lsl	w0, w0, #16
  41aa10:	sub	w1, w1, w0
  41aa14:	mov	w0, #0xfffe0001            	// #-131071
  41aa18:	add	w1, w1, w0
  41aa1c:	ldr	x0, [sp, #40]
  41aa20:	ldr	w0, [x0]
  41aa24:	mov	w2, #0xffff                	// #65535
  41aa28:	sub	w0, w2, w0
  41aa2c:	udiv	w1, w1, w0
  41aa30:	ldr	x0, [sp, #48]
  41aa34:	str	w1, [x0]
  41aa38:	b	41ac0c <printf@plt+0x18fac>
  41aa3c:	ldr	x0, [sp, #72]
  41aa40:	ldr	w19, [x0, #4]
  41aa44:	ldr	x0, [sp, #72]
  41aa48:	ldr	w2, [x0, #8]
  41aa4c:	ldr	x0, [sp, #72]
  41aa50:	ldr	w0, [x0, #12]
  41aa54:	mov	w1, w0
  41aa58:	mov	w0, w2
  41aa5c:	bl	419ba0 <printf@plt+0x17f40>
  41aa60:	mov	w1, w0
  41aa64:	mov	w0, w19
  41aa68:	bl	419ba0 <printf@plt+0x17f40>
  41aa6c:	mov	w1, w0
  41aa70:	ldr	x0, [sp, #40]
  41aa74:	str	w1, [x0]
  41aa78:	ldr	x0, [sp, #40]
  41aa7c:	ldr	w1, [x0]
  41aa80:	mov	w0, #0xffff                	// #65535
  41aa84:	cmp	w1, w0
  41aa88:	b.ne	41aab4 <printf@plt+0x18e54>  // b.any
  41aa8c:	ldr	x0, [sp, #64]
  41aa90:	mov	w1, #0xffff                	// #65535
  41aa94:	str	w1, [x0]
  41aa98:	ldr	x0, [sp, #56]
  41aa9c:	mov	w1, #0xffff                	// #65535
  41aaa0:	str	w1, [x0]
  41aaa4:	ldr	x0, [sp, #48]
  41aaa8:	mov	w1, #0xffff                	// #65535
  41aaac:	str	w1, [x0]
  41aab0:	b	41ac0c <printf@plt+0x18fac>
  41aab4:	ldr	x0, [sp, #72]
  41aab8:	ldr	w1, [x0, #4]
  41aabc:	ldr	x0, [sp, #40]
  41aac0:	ldr	w0, [x0]
  41aac4:	sub	w1, w1, w0
  41aac8:	mov	w0, w1
  41aacc:	lsl	w0, w0, #16
  41aad0:	sub	w1, w0, w1
  41aad4:	ldr	x0, [sp, #40]
  41aad8:	ldr	w0, [x0]
  41aadc:	mov	w2, #0xffff                	// #65535
  41aae0:	sub	w0, w2, w0
  41aae4:	udiv	w1, w1, w0
  41aae8:	ldr	x0, [sp, #64]
  41aaec:	str	w1, [x0]
  41aaf0:	ldr	x0, [sp, #72]
  41aaf4:	ldr	w1, [x0, #8]
  41aaf8:	ldr	x0, [sp, #40]
  41aafc:	ldr	w0, [x0]
  41ab00:	sub	w1, w1, w0
  41ab04:	mov	w0, w1
  41ab08:	lsl	w0, w0, #16
  41ab0c:	sub	w1, w0, w1
  41ab10:	ldr	x0, [sp, #40]
  41ab14:	ldr	w0, [x0]
  41ab18:	mov	w2, #0xffff                	// #65535
  41ab1c:	sub	w0, w2, w0
  41ab20:	udiv	w1, w1, w0
  41ab24:	ldr	x0, [sp, #56]
  41ab28:	str	w1, [x0]
  41ab2c:	ldr	x0, [sp, #72]
  41ab30:	ldr	w1, [x0, #12]
  41ab34:	ldr	x0, [sp, #40]
  41ab38:	ldr	w0, [x0]
  41ab3c:	sub	w1, w1, w0
  41ab40:	mov	w0, w1
  41ab44:	lsl	w0, w0, #16
  41ab48:	sub	w1, w0, w1
  41ab4c:	ldr	x0, [sp, #40]
  41ab50:	ldr	w0, [x0]
  41ab54:	mov	w2, #0xffff                	// #65535
  41ab58:	sub	w0, w2, w0
  41ab5c:	udiv	w1, w1, w0
  41ab60:	ldr	x0, [sp, #48]
  41ab64:	str	w1, [x0]
  41ab68:	b	41ac0c <printf@plt+0x18fac>
  41ab6c:	ldr	x0, [sp, #72]
  41ab70:	ldr	w1, [x0, #4]
  41ab74:	ldr	x0, [sp, #64]
  41ab78:	str	w1, [x0]
  41ab7c:	ldr	x0, [sp, #72]
  41ab80:	ldr	w1, [x0, #8]
  41ab84:	ldr	x0, [sp, #56]
  41ab88:	str	w1, [x0]
  41ab8c:	ldr	x0, [sp, #72]
  41ab90:	ldr	w1, [x0, #12]
  41ab94:	ldr	x0, [sp, #48]
  41ab98:	str	w1, [x0]
  41ab9c:	ldr	x0, [sp, #72]
  41aba0:	ldr	w1, [x0, #16]
  41aba4:	ldr	x0, [sp, #40]
  41aba8:	str	w1, [x0]
  41abac:	b	41ac0c <printf@plt+0x18fac>
  41abb0:	ldr	x0, [sp, #48]
  41abb4:	str	wzr, [x0]
  41abb8:	ldr	x0, [sp, #48]
  41abbc:	ldr	w1, [x0]
  41abc0:	ldr	x0, [sp, #56]
  41abc4:	str	w1, [x0]
  41abc8:	ldr	x0, [sp, #56]
  41abcc:	ldr	w1, [x0]
  41abd0:	ldr	x0, [sp, #64]
  41abd4:	str	w1, [x0]
  41abd8:	ldr	x0, [sp, #72]
  41abdc:	ldr	w0, [x0, #4]
  41abe0:	mov	w1, #0xffff                	// #65535
  41abe4:	sub	w1, w1, w0
  41abe8:	ldr	x0, [sp, #40]
  41abec:	str	w1, [x0]
  41abf0:	b	41ac0c <printf@plt+0x18fac>
  41abf4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41abf8:	add	x2, x0, #0xc28
  41abfc:	mov	w1, #0x151                 	// #337
  41ac00:	mov	w0, #0x0                   	// #0
  41ac04:	bl	4109f0 <printf@plt+0xed90>
  41ac08:	nop
  41ac0c:	nop
  41ac10:	ldr	x19, [sp, #16]
  41ac14:	ldp	x29, x30, [sp], #80
  41ac18:	ret
  41ac1c:	stp	x29, x30, [sp, #-32]!
  41ac20:	mov	x29, sp
  41ac24:	str	x0, [sp, #24]
  41ac28:	str	x1, [sp, #16]
  41ac2c:	ldr	x0, [sp, #24]
  41ac30:	ldr	w0, [x0]
  41ac34:	cmp	w0, #0x4
  41ac38:	b.eq	41ad94 <printf@plt+0x19134>  // b.none
  41ac3c:	cmp	w0, #0x4
  41ac40:	b.gt	41ada8 <printf@plt+0x19148>
  41ac44:	cmp	w0, #0x3
  41ac48:	b.eq	41ac68 <printf@plt+0x19008>  // b.none
  41ac4c:	cmp	w0, #0x3
  41ac50:	b.gt	41ada8 <printf@plt+0x19148>
  41ac54:	cmp	w0, #0x1
  41ac58:	b.eq	41acc0 <printf@plt+0x19060>  // b.none
  41ac5c:	cmp	w0, #0x2
  41ac60:	b.eq	41ad20 <printf@plt+0x190c0>  // b.none
  41ac64:	b	41ada8 <printf@plt+0x19148>
  41ac68:	ldr	x0, [sp, #24]
  41ac6c:	ldr	w1, [x0, #4]
  41ac70:	mov	w0, #0xde                  	// #222
  41ac74:	mul	w1, w1, w0
  41ac78:	ldr	x0, [sp, #24]
  41ac7c:	ldr	w2, [x0, #8]
  41ac80:	mov	w0, #0x2c3                 	// #707
  41ac84:	mul	w0, w2, w0
  41ac88:	add	w1, w1, w0
  41ac8c:	ldr	x0, [sp, #24]
  41ac90:	ldr	w2, [x0, #12]
  41ac94:	mov	w0, #0x47                  	// #71
  41ac98:	mul	w0, w2, w0
  41ac9c:	add	w1, w1, w0
  41aca0:	mov	w0, #0x4dd3                	// #19923
  41aca4:	movk	w0, #0x1062, lsl #16
  41aca8:	umull	x0, w1, w0
  41acac:	lsr	x0, x0, #32
  41acb0:	lsr	w1, w0, #6
  41acb4:	ldr	x0, [sp, #16]
  41acb8:	str	w1, [x0]
  41acbc:	b	41adc0 <printf@plt+0x19160>
  41acc0:	ldr	x0, [sp, #24]
  41acc4:	ldr	w1, [x0, #4]
  41acc8:	mov	w0, #0xde                  	// #222
  41accc:	mul	w1, w1, w0
  41acd0:	ldr	x0, [sp, #24]
  41acd4:	ldr	w2, [x0, #8]
  41acd8:	mov	w0, #0x2c3                 	// #707
  41acdc:	mul	w0, w2, w0
  41ace0:	add	w1, w1, w0
  41ace4:	ldr	x0, [sp, #24]
  41ace8:	ldr	w2, [x0, #12]
  41acec:	mov	w0, #0x47                  	// #71
  41acf0:	mul	w0, w2, w0
  41acf4:	add	w1, w1, w0
  41acf8:	mov	w0, #0x4dd3                	// #19923
  41acfc:	movk	w0, #0x1062, lsl #16
  41ad00:	umull	x0, w1, w0
  41ad04:	lsr	x0, x0, #32
  41ad08:	lsr	w0, w0, #6
  41ad0c:	mov	w1, #0xffff                	// #65535
  41ad10:	sub	w1, w1, w0
  41ad14:	ldr	x0, [sp, #16]
  41ad18:	str	w1, [x0]
  41ad1c:	b	41adc0 <printf@plt+0x19160>
  41ad20:	ldr	x0, [sp, #24]
  41ad24:	ldr	w1, [x0, #4]
  41ad28:	mov	w0, #0xde                  	// #222
  41ad2c:	mul	w1, w1, w0
  41ad30:	ldr	x0, [sp, #24]
  41ad34:	ldr	w2, [x0, #8]
  41ad38:	mov	w0, #0x2c3                 	// #707
  41ad3c:	mul	w0, w2, w0
  41ad40:	add	w1, w1, w0
  41ad44:	ldr	x0, [sp, #24]
  41ad48:	ldr	w2, [x0, #12]
  41ad4c:	mov	w0, #0x47                  	// #71
  41ad50:	mul	w0, w2, w0
  41ad54:	add	w1, w1, w0
  41ad58:	mov	w0, #0x4dd3                	// #19923
  41ad5c:	movk	w0, #0x1062, lsl #16
  41ad60:	umull	x0, w1, w0
  41ad64:	lsr	x0, x0, #32
  41ad68:	lsr	w0, w0, #6
  41ad6c:	mov	w1, #0xffff                	// #65535
  41ad70:	sub	w1, w1, w0
  41ad74:	ldr	x0, [sp, #24]
  41ad78:	ldr	w0, [x0, #16]
  41ad7c:	mov	w2, #0xffff                	// #65535
  41ad80:	sub	w0, w2, w0
  41ad84:	mul	w1, w1, w0
  41ad88:	ldr	x0, [sp, #16]
  41ad8c:	str	w1, [x0]
  41ad90:	b	41adc0 <printf@plt+0x19160>
  41ad94:	ldr	x0, [sp, #24]
  41ad98:	ldr	w1, [x0, #4]
  41ad9c:	ldr	x0, [sp, #16]
  41ada0:	str	w1, [x0]
  41ada4:	b	41adc0 <printf@plt+0x19160>
  41ada8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41adac:	add	x2, x0, #0xc28
  41adb0:	mov	w1, #0x16a                 	// #362
  41adb4:	mov	w0, #0x0                   	// #0
  41adb8:	bl	4109f0 <printf@plt+0xed90>
  41adbc:	nop
  41adc0:	nop
  41adc4:	ldp	x29, x30, [sp], #32
  41adc8:	ret
  41adcc:	stp	x29, x30, [sp, #-48]!
  41add0:	mov	x29, sp
  41add4:	str	x0, [sp, #24]
  41add8:	mov	x0, #0x1e                  	// #30
  41addc:	bl	401830 <_Znam@plt>
  41ade0:	str	x0, [sp, #40]
  41ade4:	ldr	x0, [sp, #24]
  41ade8:	ldr	w0, [x0]
  41adec:	cmp	w0, #0x4
  41adf0:	b.eq	41afb0 <printf@plt+0x19350>  // b.none
  41adf4:	cmp	w0, #0x4
  41adf8:	b.gt	41afe0 <printf@plt+0x19380>
  41adfc:	cmp	w0, #0x3
  41ae00:	b.eq	41ae44 <printf@plt+0x191e4>  // b.none
  41ae04:	cmp	w0, #0x3
  41ae08:	b.gt	41afe0 <printf@plt+0x19380>
  41ae0c:	cmp	w0, #0x2
  41ae10:	b.eq	41af24 <printf@plt+0x192c4>  // b.none
  41ae14:	cmp	w0, #0x2
  41ae18:	b.gt	41afe0 <printf@plt+0x19380>
  41ae1c:	cmp	w0, #0x0
  41ae20:	b.eq	41ae30 <printf@plt+0x191d0>  // b.none
  41ae24:	cmp	w0, #0x1
  41ae28:	b.eq	41aeb4 <printf@plt+0x19254>  // b.none
  41ae2c:	b	41afe0 <printf@plt+0x19380>
  41ae30:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ae34:	add	x1, x0, #0xc48
  41ae38:	ldr	x0, [sp, #40]
  41ae3c:	bl	401980 <sprintf@plt>
  41ae40:	b	41afe0 <printf@plt+0x19380>
  41ae44:	ldr	x0, [sp, #24]
  41ae48:	ldr	w0, [x0, #4]
  41ae4c:	ucvtf	d0, w0
  41ae50:	mov	x0, #0xffe000000000        	// #281337537757184
  41ae54:	movk	x0, #0x40ef, lsl #48
  41ae58:	fmov	d1, x0
  41ae5c:	fdiv	d3, d0, d1
  41ae60:	ldr	x0, [sp, #24]
  41ae64:	ldr	w0, [x0, #8]
  41ae68:	ucvtf	d0, w0
  41ae6c:	mov	x0, #0xffe000000000        	// #281337537757184
  41ae70:	movk	x0, #0x40ef, lsl #48
  41ae74:	fmov	d1, x0
  41ae78:	fdiv	d1, d0, d1
  41ae7c:	ldr	x0, [sp, #24]
  41ae80:	ldr	w0, [x0, #12]
  41ae84:	ucvtf	d0, w0
  41ae88:	mov	x0, #0xffe000000000        	// #281337537757184
  41ae8c:	movk	x0, #0x40ef, lsl #48
  41ae90:	fmov	d2, x0
  41ae94:	fdiv	d0, d0, d2
  41ae98:	fmov	d2, d0
  41ae9c:	fmov	d0, d3
  41aea0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41aea4:	add	x1, x0, #0xc50
  41aea8:	ldr	x0, [sp, #40]
  41aeac:	bl	401980 <sprintf@plt>
  41aeb0:	b	41afe0 <printf@plt+0x19380>
  41aeb4:	ldr	x0, [sp, #24]
  41aeb8:	ldr	w0, [x0, #4]
  41aebc:	ucvtf	d0, w0
  41aec0:	mov	x0, #0xffe000000000        	// #281337537757184
  41aec4:	movk	x0, #0x40ef, lsl #48
  41aec8:	fmov	d1, x0
  41aecc:	fdiv	d3, d0, d1
  41aed0:	ldr	x0, [sp, #24]
  41aed4:	ldr	w0, [x0, #8]
  41aed8:	ucvtf	d0, w0
  41aedc:	mov	x0, #0xffe000000000        	// #281337537757184
  41aee0:	movk	x0, #0x40ef, lsl #48
  41aee4:	fmov	d1, x0
  41aee8:	fdiv	d1, d0, d1
  41aeec:	ldr	x0, [sp, #24]
  41aef0:	ldr	w0, [x0, #12]
  41aef4:	ucvtf	d0, w0
  41aef8:	mov	x0, #0xffe000000000        	// #281337537757184
  41aefc:	movk	x0, #0x40ef, lsl #48
  41af00:	fmov	d2, x0
  41af04:	fdiv	d0, d0, d2
  41af08:	fmov	d2, d0
  41af0c:	fmov	d0, d3
  41af10:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41af14:	add	x1, x0, #0xc68
  41af18:	ldr	x0, [sp, #40]
  41af1c:	bl	401980 <sprintf@plt>
  41af20:	b	41afe0 <printf@plt+0x19380>
  41af24:	ldr	x0, [sp, #24]
  41af28:	ldr	w0, [x0, #4]
  41af2c:	ucvtf	d0, w0
  41af30:	mov	x0, #0xffe000000000        	// #281337537757184
  41af34:	movk	x0, #0x40ef, lsl #48
  41af38:	fmov	d1, x0
  41af3c:	fdiv	d4, d0, d1
  41af40:	ldr	x0, [sp, #24]
  41af44:	ldr	w0, [x0, #8]
  41af48:	ucvtf	d0, w0
  41af4c:	mov	x0, #0xffe000000000        	// #281337537757184
  41af50:	movk	x0, #0x40ef, lsl #48
  41af54:	fmov	d1, x0
  41af58:	fdiv	d1, d0, d1
  41af5c:	ldr	x0, [sp, #24]
  41af60:	ldr	w0, [x0, #12]
  41af64:	ucvtf	d0, w0
  41af68:	mov	x0, #0xffe000000000        	// #281337537757184
  41af6c:	movk	x0, #0x40ef, lsl #48
  41af70:	fmov	d2, x0
  41af74:	fdiv	d2, d0, d2
  41af78:	ldr	x0, [sp, #24]
  41af7c:	ldr	w0, [x0, #16]
  41af80:	ucvtf	d0, w0
  41af84:	mov	x0, #0xffe000000000        	// #281337537757184
  41af88:	movk	x0, #0x40ef, lsl #48
  41af8c:	fmov	d3, x0
  41af90:	fdiv	d0, d0, d3
  41af94:	fmov	d3, d0
  41af98:	fmov	d0, d4
  41af9c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41afa0:	add	x1, x0, #0xc80
  41afa4:	ldr	x0, [sp, #40]
  41afa8:	bl	401980 <sprintf@plt>
  41afac:	b	41afe0 <printf@plt+0x19380>
  41afb0:	ldr	x0, [sp, #24]
  41afb4:	ldr	w0, [x0, #4]
  41afb8:	ucvtf	d0, w0
  41afbc:	mov	x0, #0xffe000000000        	// #281337537757184
  41afc0:	movk	x0, #0x40ef, lsl #48
  41afc4:	fmov	d1, x0
  41afc8:	fdiv	d0, d0, d1
  41afcc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41afd0:	add	x1, x0, #0xca0
  41afd4:	ldr	x0, [sp, #40]
  41afd8:	bl	401980 <sprintf@plt>
  41afdc:	nop
  41afe0:	ldr	x0, [sp, #40]
  41afe4:	ldp	x29, x30, [sp], #48
  41afe8:	ret
  41afec:	stp	x29, x30, [sp, #-32]!
  41aff0:	mov	x29, sp
  41aff4:	str	w0, [sp, #28]
  41aff8:	str	w1, [sp, #24]
  41affc:	ldr	w0, [sp, #28]
  41b000:	cmp	w0, #0x1
  41b004:	b.ne	41b058 <printf@plt+0x193f8>  // b.any
  41b008:	ldr	w1, [sp, #24]
  41b00c:	mov	w0, #0xffff                	// #65535
  41b010:	cmp	w1, w0
  41b014:	b.ne	41b058 <printf@plt+0x193f8>  // b.any
  41b018:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b01c:	add	x0, x0, #0x20
  41b020:	bl	41b250 <printf@plt+0x195f0>
  41b024:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  41b028:	add	x0, x0, #0xa8
  41b02c:	ldr	x1, [x0]
  41b030:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41b034:	add	x0, x0, #0xff8
  41b038:	bl	410a28 <printf@plt+0xedc8>
  41b03c:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41b040:	add	x2, x0, #0x228
  41b044:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41b048:	add	x1, x0, #0xff8
  41b04c:	adrp	x0, 419000 <printf@plt+0x173a0>
  41b050:	add	x0, x0, #0xc58
  41b054:	bl	401a70 <__cxa_atexit@plt>
  41b058:	nop
  41b05c:	ldp	x29, x30, [sp], #32
  41b060:	ret
  41b064:	stp	x29, x30, [sp, #-16]!
  41b068:	mov	x29, sp
  41b06c:	mov	w1, #0xffff                	// #65535
  41b070:	mov	w0, #0x1                   	// #1
  41b074:	bl	41afec <printf@plt+0x1938c>
  41b078:	ldp	x29, x30, [sp], #16
  41b07c:	ret
  41b080:	sub	sp, sp, #0x10
  41b084:	str	x0, [sp, #8]
  41b088:	ldr	x0, [sp, #8]
  41b08c:	str	xzr, [x0]
  41b090:	nop
  41b094:	add	sp, sp, #0x10
  41b098:	ret
  41b09c:	sub	sp, sp, #0x10
  41b0a0:	str	x0, [sp, #8]
  41b0a4:	strb	w1, [sp, #7]
  41b0a8:	ldrb	w0, [sp, #7]
  41b0ac:	ldr	x1, [sp, #8]
  41b0b0:	sxtw	x0, w0
  41b0b4:	ldrb	w0, [x1, x0]
  41b0b8:	add	sp, sp, #0x10
  41b0bc:	ret
  41b0c0:	sub	sp, sp, #0x20
  41b0c4:	str	x0, [sp, #8]
  41b0c8:	ldr	x0, [sp, #8]
  41b0cc:	str	x0, [sp, #16]
  41b0d0:	str	wzr, [sp, #28]
  41b0d4:	ldr	w0, [sp, #28]
  41b0d8:	cmp	w0, #0xff
  41b0dc:	b.gt	41b100 <printf@plt+0x194a0>
  41b0e0:	ldrsw	x0, [sp, #28]
  41b0e4:	ldr	x1, [sp, #16]
  41b0e8:	add	x0, x1, x0
  41b0ec:	strb	wzr, [x0]
  41b0f0:	ldr	w0, [sp, #28]
  41b0f4:	add	w0, w0, #0x1
  41b0f8:	str	w0, [sp, #28]
  41b0fc:	b	41b0d4 <printf@plt+0x19474>
  41b100:	nop
  41b104:	add	sp, sp, #0x20
  41b108:	ret
  41b10c:	stp	x29, x30, [sp, #-32]!
  41b110:	mov	x29, sp
  41b114:	str	x0, [sp, #24]
  41b118:	ldr	x0, [sp, #24]
  41b11c:	bl	41b0c0 <printf@plt+0x19460>
  41b120:	nop
  41b124:	ldp	x29, x30, [sp], #32
  41b128:	ret
  41b12c:	stp	x29, x30, [sp, #-32]!
  41b130:	mov	x29, sp
  41b134:	str	x0, [sp, #24]
  41b138:	str	x1, [sp, #16]
  41b13c:	ldr	x0, [sp, #24]
  41b140:	bl	41b0c0 <printf@plt+0x19460>
  41b144:	ldr	x0, [sp, #16]
  41b148:	ldrb	w0, [x0]
  41b14c:	cmp	w0, #0x0
  41b150:	b.eq	41b178 <printf@plt+0x19518>  // b.none
  41b154:	ldr	x0, [sp, #16]
  41b158:	add	x1, x0, #0x1
  41b15c:	str	x1, [sp, #16]
  41b160:	ldrb	w0, [x0]
  41b164:	ldr	x1, [sp, #24]
  41b168:	sxtw	x0, w0
  41b16c:	mov	w2, #0x1                   	// #1
  41b170:	strb	w2, [x1, x0]
  41b174:	b	41b144 <printf@plt+0x194e4>
  41b178:	nop
  41b17c:	ldp	x29, x30, [sp], #32
  41b180:	ret
  41b184:	stp	x29, x30, [sp, #-32]!
  41b188:	mov	x29, sp
  41b18c:	str	x0, [sp, #24]
  41b190:	str	x1, [sp, #16]
  41b194:	ldr	x0, [sp, #24]
  41b198:	bl	41b0c0 <printf@plt+0x19460>
  41b19c:	ldr	x0, [sp, #16]
  41b1a0:	ldrb	w0, [x0]
  41b1a4:	cmp	w0, #0x0
  41b1a8:	b.eq	41b1d0 <printf@plt+0x19570>  // b.none
  41b1ac:	ldr	x0, [sp, #16]
  41b1b0:	add	x1, x0, #0x1
  41b1b4:	str	x1, [sp, #16]
  41b1b8:	ldrb	w0, [x0]
  41b1bc:	ldr	x1, [sp, #24]
  41b1c0:	sxtw	x0, w0
  41b1c4:	mov	w2, #0x1                   	// #1
  41b1c8:	strb	w2, [x1, x0]
  41b1cc:	b	41b19c <printf@plt+0x1953c>
  41b1d0:	nop
  41b1d4:	ldp	x29, x30, [sp], #32
  41b1d8:	ret
  41b1dc:	sub	sp, sp, #0x10
  41b1e0:	str	x0, [sp, #8]
  41b1e4:	str	w1, [sp, #4]
  41b1e8:	nop
  41b1ec:	add	sp, sp, #0x10
  41b1f0:	ret
  41b1f4:	sub	sp, sp, #0x20
  41b1f8:	str	x0, [sp, #8]
  41b1fc:	str	x1, [sp]
  41b200:	str	wzr, [sp, #28]
  41b204:	ldr	w0, [sp, #28]
  41b208:	cmp	w0, #0xff
  41b20c:	b.gt	41b244 <printf@plt+0x195e4>
  41b210:	ldr	x1, [sp]
  41b214:	ldrsw	x0, [sp, #28]
  41b218:	ldrb	w0, [x1, x0]
  41b21c:	cmp	w0, #0x0
  41b220:	b.eq	41b234 <printf@plt+0x195d4>  // b.none
  41b224:	ldr	x1, [sp, #8]
  41b228:	ldrsw	x0, [sp, #28]
  41b22c:	mov	w2, #0x1                   	// #1
  41b230:	strb	w2, [x1, x0]
  41b234:	ldr	w0, [sp, #28]
  41b238:	add	w0, w0, #0x1
  41b23c:	str	w0, [sp, #28]
  41b240:	b	41b204 <printf@plt+0x195a4>
  41b244:	ldr	x0, [sp, #8]
  41b248:	add	sp, sp, #0x20
  41b24c:	ret
  41b250:	stp	x29, x30, [sp, #-48]!
  41b254:	mov	x29, sp
  41b258:	str	x0, [sp, #24]
  41b25c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b260:	add	x0, x0, #0xb28
  41b264:	ldr	w0, [x0]
  41b268:	cmp	w0, #0x0
  41b26c:	b.ne	41b56c <printf@plt+0x1990c>  // b.any
  41b270:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b274:	add	x0, x0, #0xb28
  41b278:	mov	w1, #0x1                   	// #1
  41b27c:	str	w1, [x0]
  41b280:	str	wzr, [sp, #44]
  41b284:	ldr	w0, [sp, #44]
  41b288:	cmp	w0, #0xff
  41b28c:	b.gt	41b570 <printf@plt+0x19910>
  41b290:	ldr	w0, [sp, #44]
  41b294:	and	w0, w0, #0xffffff80
  41b298:	cmp	w0, #0x0
  41b29c:	b.ne	41b2b8 <printf@plt+0x19658>  // b.any
  41b2a0:	ldr	w0, [sp, #44]
  41b2a4:	bl	401aa0 <isalpha@plt>
  41b2a8:	cmp	w0, #0x0
  41b2ac:	b.eq	41b2b8 <printf@plt+0x19658>  // b.none
  41b2b0:	mov	w0, #0x1                   	// #1
  41b2b4:	b	41b2bc <printf@plt+0x1965c>
  41b2b8:	mov	w0, #0x0                   	// #0
  41b2bc:	mov	w2, w0
  41b2c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b2c4:	add	x1, x0, #0x28
  41b2c8:	ldrsw	x0, [sp, #44]
  41b2cc:	strb	w2, [x1, x0]
  41b2d0:	ldr	w0, [sp, #44]
  41b2d4:	and	w0, w0, #0xffffff80
  41b2d8:	cmp	w0, #0x0
  41b2dc:	b.ne	41b2f8 <printf@plt+0x19698>  // b.any
  41b2e0:	ldr	w0, [sp, #44]
  41b2e4:	bl	401a40 <isupper@plt>
  41b2e8:	cmp	w0, #0x0
  41b2ec:	b.eq	41b2f8 <printf@plt+0x19698>  // b.none
  41b2f0:	mov	w0, #0x1                   	// #1
  41b2f4:	b	41b2fc <printf@plt+0x1969c>
  41b2f8:	mov	w0, #0x0                   	// #0
  41b2fc:	mov	w2, w0
  41b300:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b304:	add	x1, x0, #0x128
  41b308:	ldrsw	x0, [sp, #44]
  41b30c:	strb	w2, [x1, x0]
  41b310:	ldr	w0, [sp, #44]
  41b314:	and	w0, w0, #0xffffff80
  41b318:	cmp	w0, #0x0
  41b31c:	b.ne	41b338 <printf@plt+0x196d8>  // b.any
  41b320:	ldr	w0, [sp, #44]
  41b324:	bl	4018c0 <islower@plt>
  41b328:	cmp	w0, #0x0
  41b32c:	b.eq	41b338 <printf@plt+0x196d8>  // b.none
  41b330:	mov	w0, #0x1                   	// #1
  41b334:	b	41b33c <printf@plt+0x196dc>
  41b338:	mov	w0, #0x0                   	// #0
  41b33c:	mov	w2, w0
  41b340:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b344:	add	x1, x0, #0x228
  41b348:	ldrsw	x0, [sp, #44]
  41b34c:	strb	w2, [x1, x0]
  41b350:	ldr	w0, [sp, #44]
  41b354:	and	w0, w0, #0xffffff80
  41b358:	cmp	w0, #0x0
  41b35c:	b.ne	41b384 <printf@plt+0x19724>  // b.any
  41b360:	ldr	w0, [sp, #44]
  41b364:	sub	w0, w0, #0x30
  41b368:	cmp	w0, #0x9
  41b36c:	cset	w0, ls  // ls = plast
  41b370:	and	w0, w0, #0xff
  41b374:	cmp	w0, #0x0
  41b378:	b.eq	41b384 <printf@plt+0x19724>  // b.none
  41b37c:	mov	w0, #0x1                   	// #1
  41b380:	b	41b388 <printf@plt+0x19728>
  41b384:	mov	w0, #0x0                   	// #0
  41b388:	mov	w2, w0
  41b38c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b390:	add	x1, x0, #0x328
  41b394:	ldrsw	x0, [sp, #44]
  41b398:	strb	w2, [x1, x0]
  41b39c:	ldr	w0, [sp, #44]
  41b3a0:	and	w0, w0, #0xffffff80
  41b3a4:	cmp	w0, #0x0
  41b3a8:	b.ne	41b3c4 <printf@plt+0x19764>  // b.any
  41b3ac:	ldr	w0, [sp, #44]
  41b3b0:	bl	401990 <isxdigit@plt>
  41b3b4:	cmp	w0, #0x0
  41b3b8:	b.eq	41b3c4 <printf@plt+0x19764>  // b.none
  41b3bc:	mov	w0, #0x1                   	// #1
  41b3c0:	b	41b3c8 <printf@plt+0x19768>
  41b3c4:	mov	w0, #0x0                   	// #0
  41b3c8:	mov	w2, w0
  41b3cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b3d0:	add	x1, x0, #0x428
  41b3d4:	ldrsw	x0, [sp, #44]
  41b3d8:	strb	w2, [x1, x0]
  41b3dc:	ldr	w0, [sp, #44]
  41b3e0:	and	w0, w0, #0xffffff80
  41b3e4:	cmp	w0, #0x0
  41b3e8:	b.ne	41b404 <printf@plt+0x197a4>  // b.any
  41b3ec:	ldr	w0, [sp, #44]
  41b3f0:	bl	4018e0 <isspace@plt>
  41b3f4:	cmp	w0, #0x0
  41b3f8:	b.eq	41b404 <printf@plt+0x197a4>  // b.none
  41b3fc:	mov	w0, #0x1                   	// #1
  41b400:	b	41b408 <printf@plt+0x197a8>
  41b404:	mov	w0, #0x0                   	// #0
  41b408:	mov	w2, w0
  41b40c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b410:	add	x1, x0, #0x528
  41b414:	ldrsw	x0, [sp, #44]
  41b418:	strb	w2, [x1, x0]
  41b41c:	ldr	w0, [sp, #44]
  41b420:	and	w0, w0, #0xffffff80
  41b424:	cmp	w0, #0x0
  41b428:	b.ne	41b444 <printf@plt+0x197e4>  // b.any
  41b42c:	ldr	w0, [sp, #44]
  41b430:	bl	401b50 <ispunct@plt>
  41b434:	cmp	w0, #0x0
  41b438:	b.eq	41b444 <printf@plt+0x197e4>  // b.none
  41b43c:	mov	w0, #0x1                   	// #1
  41b440:	b	41b448 <printf@plt+0x197e8>
  41b444:	mov	w0, #0x0                   	// #0
  41b448:	mov	w2, w0
  41b44c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b450:	add	x1, x0, #0x628
  41b454:	ldrsw	x0, [sp, #44]
  41b458:	strb	w2, [x1, x0]
  41b45c:	ldr	w0, [sp, #44]
  41b460:	and	w0, w0, #0xffffff80
  41b464:	cmp	w0, #0x0
  41b468:	b.ne	41b484 <printf@plt+0x19824>  // b.any
  41b46c:	ldr	w0, [sp, #44]
  41b470:	bl	401870 <isalnum@plt>
  41b474:	cmp	w0, #0x0
  41b478:	b.eq	41b484 <printf@plt+0x19824>  // b.none
  41b47c:	mov	w0, #0x1                   	// #1
  41b480:	b	41b488 <printf@plt+0x19828>
  41b484:	mov	w0, #0x0                   	// #0
  41b488:	mov	w2, w0
  41b48c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b490:	add	x1, x0, #0x728
  41b494:	ldrsw	x0, [sp, #44]
  41b498:	strb	w2, [x1, x0]
  41b49c:	ldr	w0, [sp, #44]
  41b4a0:	and	w0, w0, #0xffffff80
  41b4a4:	cmp	w0, #0x0
  41b4a8:	b.ne	41b4c4 <printf@plt+0x19864>  // b.any
  41b4ac:	ldr	w0, [sp, #44]
  41b4b0:	bl	401a20 <isprint@plt>
  41b4b4:	cmp	w0, #0x0
  41b4b8:	b.eq	41b4c4 <printf@plt+0x19864>  // b.none
  41b4bc:	mov	w0, #0x1                   	// #1
  41b4c0:	b	41b4c8 <printf@plt+0x19868>
  41b4c4:	mov	w0, #0x0                   	// #0
  41b4c8:	mov	w2, w0
  41b4cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b4d0:	add	x1, x0, #0x828
  41b4d4:	ldrsw	x0, [sp, #44]
  41b4d8:	strb	w2, [x1, x0]
  41b4dc:	ldr	w0, [sp, #44]
  41b4e0:	and	w0, w0, #0xffffff80
  41b4e4:	cmp	w0, #0x0
  41b4e8:	b.ne	41b504 <printf@plt+0x198a4>  // b.any
  41b4ec:	ldr	w0, [sp, #44]
  41b4f0:	bl	4019f0 <isgraph@plt>
  41b4f4:	cmp	w0, #0x0
  41b4f8:	b.eq	41b504 <printf@plt+0x198a4>  // b.none
  41b4fc:	mov	w0, #0x1                   	// #1
  41b500:	b	41b508 <printf@plt+0x198a8>
  41b504:	mov	w0, #0x0                   	// #0
  41b508:	mov	w2, w0
  41b50c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b510:	add	x1, x0, #0x928
  41b514:	ldrsw	x0, [sp, #44]
  41b518:	strb	w2, [x1, x0]
  41b51c:	ldr	w0, [sp, #44]
  41b520:	and	w0, w0, #0xffffff80
  41b524:	cmp	w0, #0x0
  41b528:	b.ne	41b544 <printf@plt+0x198e4>  // b.any
  41b52c:	ldr	w0, [sp, #44]
  41b530:	bl	401b60 <iscntrl@plt>
  41b534:	cmp	w0, #0x0
  41b538:	b.eq	41b544 <printf@plt+0x198e4>  // b.none
  41b53c:	mov	w0, #0x1                   	// #1
  41b540:	b	41b548 <printf@plt+0x198e8>
  41b544:	mov	w0, #0x0                   	// #0
  41b548:	mov	w2, w0
  41b54c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b550:	add	x1, x0, #0xa28
  41b554:	ldrsw	x0, [sp, #44]
  41b558:	strb	w2, [x1, x0]
  41b55c:	ldr	w0, [sp, #44]
  41b560:	add	w0, w0, #0x1
  41b564:	str	w0, [sp, #44]
  41b568:	b	41b284 <printf@plt+0x19624>
  41b56c:	nop
  41b570:	ldp	x29, x30, [sp], #48
  41b574:	ret
  41b578:	stp	x29, x30, [sp, #-32]!
  41b57c:	mov	x29, sp
  41b580:	str	w0, [sp, #28]
  41b584:	str	w1, [sp, #24]
  41b588:	ldr	w0, [sp, #28]
  41b58c:	cmp	w0, #0x1
  41b590:	b.ne	41b660 <printf@plt+0x19a00>  // b.any
  41b594:	ldr	w1, [sp, #24]
  41b598:	mov	w0, #0xffff                	// #65535
  41b59c:	cmp	w1, w0
  41b5a0:	b.ne	41b660 <printf@plt+0x19a00>  // b.any
  41b5a4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5a8:	add	x0, x0, #0xb30
  41b5ac:	bl	41b250 <printf@plt+0x195f0>
  41b5b0:	mov	w1, #0x0                   	// #0
  41b5b4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5b8:	add	x0, x0, #0x28
  41b5bc:	bl	41b1dc <printf@plt+0x1957c>
  41b5c0:	mov	w1, #0x0                   	// #0
  41b5c4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5c8:	add	x0, x0, #0x128
  41b5cc:	bl	41b1dc <printf@plt+0x1957c>
  41b5d0:	mov	w1, #0x0                   	// #0
  41b5d4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5d8:	add	x0, x0, #0x228
  41b5dc:	bl	41b1dc <printf@plt+0x1957c>
  41b5e0:	mov	w1, #0x0                   	// #0
  41b5e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5e8:	add	x0, x0, #0x328
  41b5ec:	bl	41b1dc <printf@plt+0x1957c>
  41b5f0:	mov	w1, #0x0                   	// #0
  41b5f4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b5f8:	add	x0, x0, #0x428
  41b5fc:	bl	41b1dc <printf@plt+0x1957c>
  41b600:	mov	w1, #0x0                   	// #0
  41b604:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b608:	add	x0, x0, #0x528
  41b60c:	bl	41b1dc <printf@plt+0x1957c>
  41b610:	mov	w1, #0x0                   	// #0
  41b614:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b618:	add	x0, x0, #0x628
  41b61c:	bl	41b1dc <printf@plt+0x1957c>
  41b620:	mov	w1, #0x0                   	// #0
  41b624:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b628:	add	x0, x0, #0x728
  41b62c:	bl	41b1dc <printf@plt+0x1957c>
  41b630:	mov	w1, #0x0                   	// #0
  41b634:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b638:	add	x0, x0, #0x828
  41b63c:	bl	41b1dc <printf@plt+0x1957c>
  41b640:	mov	w1, #0x0                   	// #0
  41b644:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b648:	add	x0, x0, #0x928
  41b64c:	bl	41b1dc <printf@plt+0x1957c>
  41b650:	mov	w1, #0x0                   	// #0
  41b654:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b658:	add	x0, x0, #0xa28
  41b65c:	bl	41b1dc <printf@plt+0x1957c>
  41b660:	nop
  41b664:	ldp	x29, x30, [sp], #32
  41b668:	ret
  41b66c:	stp	x29, x30, [sp, #-16]!
  41b670:	mov	x29, sp
  41b674:	mov	w1, #0xffff                	// #65535
  41b678:	mov	w0, #0x1                   	// #1
  41b67c:	bl	41b578 <printf@plt+0x19918>
  41b680:	ldp	x29, x30, [sp], #16
  41b684:	ret
  41b688:	stp	x29, x30, [sp, #-96]!
  41b68c:	mov	x29, sp
  41b690:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41b694:	add	x0, x0, #0xcb8
  41b698:	bl	401b80 <getenv@plt>
  41b69c:	str	x0, [sp, #88]
  41b6a0:	ldr	x0, [sp, #88]
  41b6a4:	cmp	x0, #0x0
  41b6a8:	b.eq	41b7d0 <printf@plt+0x19b70>  // b.none
  41b6ac:	bl	401ad0 <__errno_location@plt>
  41b6b0:	str	wzr, [x0]
  41b6b4:	add	x0, sp, #0x18
  41b6b8:	mov	w2, #0xa                   	// #10
  41b6bc:	mov	x1, x0
  41b6c0:	ldr	x0, [sp, #88]
  41b6c4:	bl	401900 <strtol@plt>
  41b6c8:	str	x0, [sp, #80]
  41b6cc:	bl	401ad0 <__errno_location@plt>
  41b6d0:	ldr	w0, [x0]
  41b6d4:	cmp	w0, #0x22
  41b6d8:	b.ne	41b6fc <printf@plt+0x19a9c>  // b.any
  41b6dc:	ldr	x1, [sp, #80]
  41b6e0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  41b6e4:	cmp	x1, x0
  41b6e8:	b.eq	41b718 <printf@plt+0x19ab8>  // b.none
  41b6ec:	ldr	x1, [sp, #80]
  41b6f0:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  41b6f4:	cmp	x1, x0
  41b6f8:	b.eq	41b718 <printf@plt+0x19ab8>  // b.none
  41b6fc:	bl	401ad0 <__errno_location@plt>
  41b700:	ldr	w0, [x0]
  41b704:	cmp	w0, #0x0
  41b708:	b.eq	41b750 <printf@plt+0x19af0>  // b.none
  41b70c:	ldr	x0, [sp, #80]
  41b710:	cmp	x0, #0x0
  41b714:	b.ne	41b750 <printf@plt+0x19af0>  // b.any
  41b718:	bl	401ad0 <__errno_location@plt>
  41b71c:	ldr	w0, [x0]
  41b720:	bl	401950 <strerror@plt>
  41b724:	mov	x1, x0
  41b728:	add	x0, sp, #0x20
  41b72c:	bl	41b7e4 <printf@plt+0x19b84>
  41b730:	add	x1, sp, #0x20
  41b734:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b738:	add	x3, x0, #0xb38
  41b73c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b740:	add	x2, x0, #0xb38
  41b744:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41b748:	add	x0, x0, #0xcd0
  41b74c:	bl	41bfec <printf@plt+0x1a38c>
  41b750:	ldr	x0, [sp, #24]
  41b754:	ldr	x1, [sp, #88]
  41b758:	cmp	x1, x0
  41b75c:	b.ne	41b78c <printf@plt+0x19b2c>  // b.any
  41b760:	ldr	x1, [sp, #24]
  41b764:	add	x0, sp, #0x30
  41b768:	bl	41b7e4 <printf@plt+0x19b84>
  41b76c:	add	x1, sp, #0x30
  41b770:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b774:	add	x3, x0, #0xb38
  41b778:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b77c:	add	x2, x0, #0xb38
  41b780:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41b784:	add	x0, x0, #0xcf0
  41b788:	bl	41bfec <printf@plt+0x1a38c>
  41b78c:	ldr	x0, [sp, #24]
  41b790:	ldrb	w0, [x0]
  41b794:	cmp	w0, #0x0
  41b798:	b.eq	41b7c8 <printf@plt+0x19b68>  // b.none
  41b79c:	ldr	x1, [sp, #24]
  41b7a0:	add	x0, sp, #0x40
  41b7a4:	bl	41b7e4 <printf@plt+0x19b84>
  41b7a8:	add	x1, sp, #0x40
  41b7ac:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b7b0:	add	x3, x0, #0xb38
  41b7b4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41b7b8:	add	x2, x0, #0xb38
  41b7bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41b7c0:	add	x0, x0, #0xd18
  41b7c4:	bl	41bfec <printf@plt+0x1a38c>
  41b7c8:	ldr	x0, [sp, #80]
  41b7cc:	b	41b7dc <printf@plt+0x19b7c>
  41b7d0:	mov	x0, #0x0                   	// #0
  41b7d4:	bl	401ab0 <time@plt>
  41b7d8:	nop
  41b7dc:	ldp	x29, x30, [sp], #96
  41b7e0:	ret
  41b7e4:	sub	sp, sp, #0x10
  41b7e8:	str	x0, [sp, #8]
  41b7ec:	str	x1, [sp]
  41b7f0:	ldr	x0, [sp, #8]
  41b7f4:	mov	w1, #0x1                   	// #1
  41b7f8:	str	w1, [x0]
  41b7fc:	ldr	x0, [sp]
  41b800:	cmp	x0, #0x0
  41b804:	b.eq	41b810 <printf@plt+0x19bb0>  // b.none
  41b808:	ldr	x0, [sp]
  41b80c:	b	41b818 <printf@plt+0x19bb8>
  41b810:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41b814:	add	x0, x0, #0xd48
  41b818:	ldr	x1, [sp, #8]
  41b81c:	str	x0, [x1, #8]
  41b820:	nop
  41b824:	add	sp, sp, #0x10
  41b828:	ret
  41b82c:	sub	sp, sp, #0x10
  41b830:	str	x0, [sp, #8]
  41b834:	ldr	x0, [sp, #8]
  41b838:	str	wzr, [x0]
  41b83c:	nop
  41b840:	add	sp, sp, #0x10
  41b844:	ret
  41b848:	sub	sp, sp, #0x10
  41b84c:	str	x0, [sp, #8]
  41b850:	str	w1, [sp, #4]
  41b854:	ldr	x0, [sp, #8]
  41b858:	mov	w1, #0x3                   	// #3
  41b85c:	str	w1, [x0]
  41b860:	ldr	x0, [sp, #8]
  41b864:	ldr	w1, [sp, #4]
  41b868:	str	w1, [x0, #8]
  41b86c:	nop
  41b870:	add	sp, sp, #0x10
  41b874:	ret
  41b878:	sub	sp, sp, #0x10
  41b87c:	str	x0, [sp, #8]
  41b880:	str	w1, [sp, #4]
  41b884:	ldr	x0, [sp, #8]
  41b888:	mov	w1, #0x4                   	// #4
  41b88c:	str	w1, [x0]
  41b890:	ldr	x0, [sp, #8]
  41b894:	ldr	w1, [sp, #4]
  41b898:	str	w1, [x0, #8]
  41b89c:	nop
  41b8a0:	add	sp, sp, #0x10
  41b8a4:	ret
  41b8a8:	sub	sp, sp, #0x10
  41b8ac:	str	x0, [sp, #8]
  41b8b0:	strb	w1, [sp, #7]
  41b8b4:	ldr	x0, [sp, #8]
  41b8b8:	mov	w1, #0x2                   	// #2
  41b8bc:	str	w1, [x0]
  41b8c0:	ldr	x0, [sp, #8]
  41b8c4:	ldrb	w1, [sp, #7]
  41b8c8:	strb	w1, [x0, #8]
  41b8cc:	nop
  41b8d0:	add	sp, sp, #0x10
  41b8d4:	ret
  41b8d8:	sub	sp, sp, #0x10
  41b8dc:	str	x0, [sp, #8]
  41b8e0:	strb	w1, [sp, #7]
  41b8e4:	ldr	x0, [sp, #8]
  41b8e8:	mov	w1, #0x2                   	// #2
  41b8ec:	str	w1, [x0]
  41b8f0:	ldr	x0, [sp, #8]
  41b8f4:	ldrb	w1, [sp, #7]
  41b8f8:	strb	w1, [x0, #8]
  41b8fc:	nop
  41b900:	add	sp, sp, #0x10
  41b904:	ret
  41b908:	sub	sp, sp, #0x10
  41b90c:	str	x0, [sp, #8]
  41b910:	str	d0, [sp]
  41b914:	ldr	x0, [sp, #8]
  41b918:	mov	w1, #0x5                   	// #5
  41b91c:	str	w1, [x0]
  41b920:	ldr	x0, [sp, #8]
  41b924:	ldr	d0, [sp]
  41b928:	str	d0, [x0, #8]
  41b92c:	nop
  41b930:	add	sp, sp, #0x10
  41b934:	ret
  41b938:	sub	sp, sp, #0x10
  41b93c:	str	x0, [sp, #8]
  41b940:	ldr	x0, [sp, #8]
  41b944:	ldr	w0, [x0]
  41b948:	cmp	w0, #0x0
  41b94c:	cset	w0, eq  // eq = none
  41b950:	and	w0, w0, #0xff
  41b954:	add	sp, sp, #0x10
  41b958:	ret
  41b95c:	stp	x29, x30, [sp, #-32]!
  41b960:	mov	x29, sp
  41b964:	str	x0, [sp, #24]
  41b968:	ldr	x0, [sp, #24]
  41b96c:	ldr	w0, [x0]
  41b970:	cmp	w0, #0x5
  41b974:	b.eq	41ba68 <printf@plt+0x19e08>  // b.none
  41b978:	cmp	w0, #0x5
  41b97c:	b.gt	41ba94 <printf@plt+0x19e34>
  41b980:	cmp	w0, #0x4
  41b984:	b.eq	41b9f0 <printf@plt+0x19d90>  // b.none
  41b988:	cmp	w0, #0x4
  41b98c:	b.gt	41ba94 <printf@plt+0x19e34>
  41b990:	cmp	w0, #0x3
  41b994:	b.eq	41b9c4 <printf@plt+0x19d64>  // b.none
  41b998:	cmp	w0, #0x3
  41b99c:	b.gt	41ba94 <printf@plt+0x19e34>
  41b9a0:	cmp	w0, #0x2
  41b9a4:	b.eq	41ba1c <printf@plt+0x19dbc>  // b.none
  41b9a8:	cmp	w0, #0x2
  41b9ac:	b.gt	41ba94 <printf@plt+0x19e34>
  41b9b0:	cmp	w0, #0x0
  41b9b4:	b.eq	41ba90 <printf@plt+0x19e30>  // b.none
  41b9b8:	cmp	w0, #0x1
  41b9bc:	b.eq	41ba44 <printf@plt+0x19de4>  // b.none
  41b9c0:	b	41ba94 <printf@plt+0x19e34>
  41b9c4:	ldr	x0, [sp, #24]
  41b9c8:	ldr	w0, [x0, #8]
  41b9cc:	bl	422ed8 <printf@plt+0x21278>
  41b9d0:	mov	x2, x0
  41b9d4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41b9d8:	add	x0, x0, #0xf28
  41b9dc:	ldr	x0, [x0]
  41b9e0:	mov	x1, x0
  41b9e4:	mov	x0, x2
  41b9e8:	bl	401840 <fputs@plt>
  41b9ec:	b	41ba94 <printf@plt+0x19e34>
  41b9f0:	ldr	x0, [sp, #24]
  41b9f4:	ldr	w0, [x0, #8]
  41b9f8:	bl	423030 <printf@plt+0x213d0>
  41b9fc:	mov	x2, x0
  41ba00:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41ba04:	add	x0, x0, #0xf28
  41ba08:	ldr	x0, [x0]
  41ba0c:	mov	x1, x0
  41ba10:	mov	x0, x2
  41ba14:	bl	401840 <fputs@plt>
  41ba18:	b	41ba94 <printf@plt+0x19e34>
  41ba1c:	ldr	x0, [sp, #24]
  41ba20:	ldrb	w0, [x0, #8]
  41ba24:	mov	w2, w0
  41ba28:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41ba2c:	add	x0, x0, #0xf28
  41ba30:	ldr	x0, [x0]
  41ba34:	mov	x1, x0
  41ba38:	mov	w0, w2
  41ba3c:	bl	4018b0 <putc@plt>
  41ba40:	b	41ba94 <printf@plt+0x19e34>
  41ba44:	ldr	x0, [sp, #24]
  41ba48:	ldr	x2, [x0, #8]
  41ba4c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41ba50:	add	x0, x0, #0xf28
  41ba54:	ldr	x0, [x0]
  41ba58:	mov	x1, x0
  41ba5c:	mov	x0, x2
  41ba60:	bl	401840 <fputs@plt>
  41ba64:	b	41ba94 <printf@plt+0x19e34>
  41ba68:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41ba6c:	add	x0, x0, #0xf28
  41ba70:	ldr	x2, [x0]
  41ba74:	ldr	x0, [sp, #24]
  41ba78:	ldr	d0, [x0, #8]
  41ba7c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ba80:	add	x1, x0, #0xd50
  41ba84:	mov	x0, x2
  41ba88:	bl	401890 <fprintf@plt>
  41ba8c:	b	41ba94 <printf@plt+0x19e34>
  41ba90:	nop
  41ba94:	nop
  41ba98:	ldp	x29, x30, [sp], #32
  41ba9c:	ret
  41baa0:	stp	x29, x30, [sp, #-64]!
  41baa4:	mov	x29, sp
  41baa8:	str	x0, [sp, #40]
  41baac:	str	x1, [sp, #32]
  41bab0:	str	x2, [sp, #24]
  41bab4:	str	x3, [sp, #16]
  41bab8:	ldr	x0, [sp, #40]
  41babc:	cmp	x0, #0x0
  41bac0:	cset	w0, ne  // ne = any
  41bac4:	and	w0, w0, #0xff
  41bac8:	mov	w3, w0
  41bacc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bad0:	add	x2, x0, #0xd58
  41bad4:	mov	w1, #0x62                  	// #98
  41bad8:	mov	w0, w3
  41badc:	bl	4109f0 <printf@plt+0xed90>
  41bae0:	ldr	x0, [sp, #40]
  41bae4:	add	x1, x0, #0x1
  41bae8:	str	x1, [sp, #40]
  41baec:	ldrb	w0, [x0]
  41baf0:	strb	w0, [sp, #63]
  41baf4:	ldrb	w0, [sp, #63]
  41baf8:	cmp	w0, #0x0
  41bafc:	cset	w0, ne  // ne = any
  41bb00:	and	w0, w0, #0xff
  41bb04:	cmp	w0, #0x0
  41bb08:	b.eq	41bc60 <printf@plt+0x1a000>  // b.none
  41bb0c:	ldrb	w0, [sp, #63]
  41bb10:	cmp	w0, #0x25
  41bb14:	b.ne	41bc40 <printf@plt+0x19fe0>  // b.any
  41bb18:	ldr	x0, [sp, #40]
  41bb1c:	add	x1, x0, #0x1
  41bb20:	str	x1, [sp, #40]
  41bb24:	ldrb	w0, [x0]
  41bb28:	strb	w0, [sp, #63]
  41bb2c:	ldrb	w0, [sp, #63]
  41bb30:	cmp	w0, #0x33
  41bb34:	b.eq	41bbf0 <printf@plt+0x19f90>  // b.none
  41bb38:	cmp	w0, #0x33
  41bb3c:	b.gt	41bc28 <printf@plt+0x19fc8>
  41bb40:	cmp	w0, #0x32
  41bb44:	b.eq	41bbb8 <printf@plt+0x19f58>  // b.none
  41bb48:	cmp	w0, #0x32
  41bb4c:	b.gt	41bc28 <printf@plt+0x19fc8>
  41bb50:	cmp	w0, #0x25
  41bb54:	b.eq	41bb64 <printf@plt+0x19f04>  // b.none
  41bb58:	cmp	w0, #0x31
  41bb5c:	b.eq	41bb80 <printf@plt+0x19f20>  // b.none
  41bb60:	b	41bc28 <printf@plt+0x19fc8>
  41bb64:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bb68:	add	x0, x0, #0xf28
  41bb6c:	ldr	x0, [x0]
  41bb70:	mov	x1, x0
  41bb74:	mov	w0, #0x25                  	// #37
  41bb78:	bl	401a50 <fputc@plt>
  41bb7c:	b	41bc5c <printf@plt+0x19ffc>
  41bb80:	ldr	x0, [sp, #32]
  41bb84:	bl	41b938 <printf@plt+0x19cd8>
  41bb88:	cmp	w0, #0x0
  41bb8c:	cset	w0, eq  // eq = none
  41bb90:	and	w0, w0, #0xff
  41bb94:	mov	w3, w0
  41bb98:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bb9c:	add	x2, x0, #0xd58
  41bba0:	mov	w1, #0x6c                  	// #108
  41bba4:	mov	w0, w3
  41bba8:	bl	4109f0 <printf@plt+0xed90>
  41bbac:	ldr	x0, [sp, #32]
  41bbb0:	bl	41b95c <printf@plt+0x19cfc>
  41bbb4:	b	41bc5c <printf@plt+0x19ffc>
  41bbb8:	ldr	x0, [sp, #24]
  41bbbc:	bl	41b938 <printf@plt+0x19cd8>
  41bbc0:	cmp	w0, #0x0
  41bbc4:	cset	w0, eq  // eq = none
  41bbc8:	and	w0, w0, #0xff
  41bbcc:	mov	w3, w0
  41bbd0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bbd4:	add	x2, x0, #0xd58
  41bbd8:	mov	w1, #0x70                  	// #112
  41bbdc:	mov	w0, w3
  41bbe0:	bl	4109f0 <printf@plt+0xed90>
  41bbe4:	ldr	x0, [sp, #24]
  41bbe8:	bl	41b95c <printf@plt+0x19cfc>
  41bbec:	b	41bc5c <printf@plt+0x19ffc>
  41bbf0:	ldr	x0, [sp, #16]
  41bbf4:	bl	41b938 <printf@plt+0x19cd8>
  41bbf8:	cmp	w0, #0x0
  41bbfc:	cset	w0, eq  // eq = none
  41bc00:	and	w0, w0, #0xff
  41bc04:	mov	w3, w0
  41bc08:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bc0c:	add	x2, x0, #0xd58
  41bc10:	mov	w1, #0x74                  	// #116
  41bc14:	mov	w0, w3
  41bc18:	bl	4109f0 <printf@plt+0xed90>
  41bc1c:	ldr	x0, [sp, #16]
  41bc20:	bl	41b95c <printf@plt+0x19cfc>
  41bc24:	b	41bc5c <printf@plt+0x19ffc>
  41bc28:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bc2c:	add	x2, x0, #0xd58
  41bc30:	mov	w1, #0x78                  	// #120
  41bc34:	mov	w0, #0x0                   	// #0
  41bc38:	bl	4109f0 <printf@plt+0xed90>
  41bc3c:	b	41bae0 <printf@plt+0x19e80>
  41bc40:	ldrb	w2, [sp, #63]
  41bc44:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bc48:	add	x0, x0, #0xf28
  41bc4c:	ldr	x0, [x0]
  41bc50:	mov	x1, x0
  41bc54:	mov	w0, w2
  41bc58:	bl	4018b0 <putc@plt>
  41bc5c:	b	41bae0 <printf@plt+0x19e80>
  41bc60:	nop
  41bc64:	ldp	x29, x30, [sp], #64
  41bc68:	ret
  41bc6c:	stp	x29, x30, [sp, #-32]!
  41bc70:	mov	x29, sp
  41bc74:	str	w0, [sp, #28]
  41bc78:	str	w1, [sp, #24]
  41bc7c:	ldr	w0, [sp, #28]
  41bc80:	cmp	w0, #0x1
  41bc84:	b.ne	41bca4 <printf@plt+0x1a044>  // b.any
  41bc88:	ldr	w1, [sp, #24]
  41bc8c:	mov	w0, #0xffff                	// #65535
  41bc90:	cmp	w1, w0
  41bc94:	b.ne	41bca4 <printf@plt+0x1a044>  // b.any
  41bc98:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41bc9c:	add	x0, x0, #0xb38
  41bca0:	bl	41b82c <printf@plt+0x19bcc>
  41bca4:	nop
  41bca8:	ldp	x29, x30, [sp], #32
  41bcac:	ret
  41bcb0:	stp	x29, x30, [sp, #-16]!
  41bcb4:	mov	x29, sp
  41bcb8:	mov	w1, #0xffff                	// #65535
  41bcbc:	mov	w0, #0x1                   	// #1
  41bcc0:	bl	41bc6c <printf@plt+0x1a00c>
  41bcc4:	ldp	x29, x30, [sp], #16
  41bcc8:	ret
  41bccc:	stp	x29, x30, [sp, #-96]!
  41bcd0:	mov	x29, sp
  41bcd4:	str	x0, [sp, #72]
  41bcd8:	str	x1, [sp, #64]
  41bcdc:	str	w2, [sp, #60]
  41bce0:	str	w3, [sp, #56]
  41bce4:	str	x4, [sp, #48]
  41bce8:	str	x5, [sp, #40]
  41bcec:	str	x6, [sp, #32]
  41bcf0:	str	x7, [sp, #24]
  41bcf4:	str	wzr, [sp, #92]
  41bcf8:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  41bcfc:	add	x0, x0, #0x60
  41bd00:	ldr	x0, [x0]
  41bd04:	cmp	x0, #0x0
  41bd08:	b.eq	41bd40 <printf@plt+0x1a0e0>  // b.none
  41bd0c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bd10:	add	x0, x0, #0xf28
  41bd14:	ldr	x3, [x0]
  41bd18:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  41bd1c:	add	x0, x0, #0x60
  41bd20:	ldr	x0, [x0]
  41bd24:	mov	x2, x0
  41bd28:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bd2c:	add	x1, x0, #0xd78
  41bd30:	mov	x0, x3
  41bd34:	bl	401890 <fprintf@plt>
  41bd38:	mov	w0, #0x1                   	// #1
  41bd3c:	str	w0, [sp, #92]
  41bd40:	ldr	w0, [sp, #60]
  41bd44:	cmp	w0, #0x0
  41bd48:	b.lt	41bde0 <printf@plt+0x1a180>  // b.tstop
  41bd4c:	ldr	x0, [sp, #72]
  41bd50:	cmp	x0, #0x0
  41bd54:	b.eq	41bde0 <printf@plt+0x1a180>  // b.none
  41bd58:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bd5c:	add	x1, x0, #0xd80
  41bd60:	ldr	x0, [sp, #72]
  41bd64:	bl	401b10 <strcmp@plt>
  41bd68:	cmp	w0, #0x0
  41bd6c:	b.ne	41bd7c <printf@plt+0x1a11c>  // b.any
  41bd70:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bd74:	add	x0, x0, #0xd88
  41bd78:	str	x0, [sp, #72]
  41bd7c:	ldr	x0, [sp, #64]
  41bd80:	cmp	x0, #0x0
  41bd84:	b.eq	41bdb4 <printf@plt+0x1a154>  // b.none
  41bd88:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bd8c:	add	x0, x0, #0xf28
  41bd90:	ldr	x5, [x0]
  41bd94:	ldr	w4, [sp, #60]
  41bd98:	ldr	x3, [sp, #64]
  41bd9c:	ldr	x2, [sp, #72]
  41bda0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bda4:	add	x1, x0, #0xda0
  41bda8:	mov	x0, x5
  41bdac:	bl	401890 <fprintf@plt>
  41bdb0:	b	41bdd8 <printf@plt+0x1a178>
  41bdb4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bdb8:	add	x0, x0, #0xf28
  41bdbc:	ldr	x4, [x0]
  41bdc0:	ldr	w3, [sp, #60]
  41bdc4:	ldr	x2, [sp, #72]
  41bdc8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41bdcc:	add	x1, x0, #0xdb0
  41bdd0:	mov	x0, x4
  41bdd4:	bl	401890 <fprintf@plt>
  41bdd8:	mov	w0, #0x1                   	// #1
  41bddc:	str	w0, [sp, #92]
  41bde0:	ldr	w0, [sp, #92]
  41bde4:	cmp	w0, #0x0
  41bde8:	b.eq	41be08 <printf@plt+0x1a1a8>  // b.none
  41bdec:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bdf0:	add	x0, x0, #0xf28
  41bdf4:	ldr	x0, [x0]
  41bdf8:	mov	x1, x0
  41bdfc:	mov	w0, #0x20                  	// #32
  41be00:	bl	401a50 <fputc@plt>
  41be04:	str	wzr, [sp, #92]
  41be08:	ldr	w0, [sp, #56]
  41be0c:	cmp	w0, #0x2
  41be10:	b.eq	41be2c <printf@plt+0x1a1cc>  // b.none
  41be14:	cmp	w0, #0x2
  41be18:	b.gt	41be8c <printf@plt+0x1a22c>
  41be1c:	cmp	w0, #0x0
  41be20:	b.eq	41be5c <printf@plt+0x1a1fc>  // b.none
  41be24:	cmp	w0, #0x1
  41be28:	b	41be8c <printf@plt+0x1a22c>
  41be2c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41be30:	add	x0, x0, #0xf28
  41be34:	ldr	x0, [x0]
  41be38:	mov	x3, x0
  41be3c:	mov	x2, #0xc                   	// #12
  41be40:	mov	x1, #0x1                   	// #1
  41be44:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41be48:	add	x0, x0, #0xdb8
  41be4c:	bl	401bd0 <fwrite@plt>
  41be50:	mov	w0, #0x1                   	// #1
  41be54:	str	w0, [sp, #92]
  41be58:	b	41be8c <printf@plt+0x1a22c>
  41be5c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41be60:	add	x0, x0, #0xf28
  41be64:	ldr	x0, [x0]
  41be68:	mov	x3, x0
  41be6c:	mov	x2, #0x8                   	// #8
  41be70:	mov	x1, #0x1                   	// #1
  41be74:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41be78:	add	x0, x0, #0xdc8
  41be7c:	bl	401bd0 <fwrite@plt>
  41be80:	mov	w0, #0x1                   	// #1
  41be84:	str	w0, [sp, #92]
  41be88:	nop
  41be8c:	ldr	w0, [sp, #92]
  41be90:	cmp	w0, #0x0
  41be94:	b.eq	41beb0 <printf@plt+0x1a250>  // b.none
  41be98:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41be9c:	add	x0, x0, #0xf28
  41bea0:	ldr	x0, [x0]
  41bea4:	mov	x1, x0
  41bea8:	mov	w0, #0x20                  	// #32
  41beac:	bl	401a50 <fputc@plt>
  41beb0:	ldr	x3, [sp, #24]
  41beb4:	ldr	x2, [sp, #32]
  41beb8:	ldr	x1, [sp, #40]
  41bebc:	ldr	x0, [sp, #48]
  41bec0:	bl	41baa0 <printf@plt+0x19e40>
  41bec4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bec8:	add	x0, x0, #0xf28
  41becc:	ldr	x0, [x0]
  41bed0:	mov	x1, x0
  41bed4:	mov	w0, #0xa                   	// #10
  41bed8:	bl	401a50 <fputc@plt>
  41bedc:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41bee0:	add	x0, x0, #0xf28
  41bee4:	ldr	x0, [x0]
  41bee8:	bl	401a80 <fflush@plt>
  41beec:	ldr	w0, [sp, #56]
  41bef0:	cmp	w0, #0x2
  41bef4:	b.ne	41befc <printf@plt+0x1a29c>  // b.any
  41bef8:	bl	41c118 <printf@plt+0x1a4b8>
  41befc:	nop
  41bf00:	ldp	x29, x30, [sp], #96
  41bf04:	ret
  41bf08:	stp	x29, x30, [sp, #-64]!
  41bf0c:	mov	x29, sp
  41bf10:	str	w0, [sp, #60]
  41bf14:	str	x1, [sp, #48]
  41bf18:	str	x2, [sp, #40]
  41bf1c:	str	x3, [sp, #32]
  41bf20:	str	x4, [sp, #24]
  41bf24:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41bf28:	add	x0, x0, #0xfb8
  41bf2c:	ldr	x8, [x0]
  41bf30:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41bf34:	add	x0, x0, #0xfc0
  41bf38:	ldr	x1, [x0]
  41bf3c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  41bf40:	add	x0, x0, #0xfc8
  41bf44:	ldr	w0, [x0]
  41bf48:	ldr	x7, [sp, #24]
  41bf4c:	ldr	x6, [sp, #32]
  41bf50:	ldr	x5, [sp, #40]
  41bf54:	ldr	x4, [sp, #48]
  41bf58:	ldr	w3, [sp, #60]
  41bf5c:	mov	w2, w0
  41bf60:	mov	x0, x8
  41bf64:	bl	41bccc <printf@plt+0x1a06c>
  41bf68:	nop
  41bf6c:	ldp	x29, x30, [sp], #64
  41bf70:	ret
  41bf74:	stp	x29, x30, [sp, #-48]!
  41bf78:	mov	x29, sp
  41bf7c:	str	x0, [sp, #40]
  41bf80:	str	x1, [sp, #32]
  41bf84:	str	x2, [sp, #24]
  41bf88:	str	x3, [sp, #16]
  41bf8c:	ldr	x4, [sp, #16]
  41bf90:	ldr	x3, [sp, #24]
  41bf94:	ldr	x2, [sp, #32]
  41bf98:	ldr	x1, [sp, #40]
  41bf9c:	mov	w0, #0x1                   	// #1
  41bfa0:	bl	41bf08 <printf@plt+0x1a2a8>
  41bfa4:	nop
  41bfa8:	ldp	x29, x30, [sp], #48
  41bfac:	ret
  41bfb0:	stp	x29, x30, [sp, #-48]!
  41bfb4:	mov	x29, sp
  41bfb8:	str	x0, [sp, #40]
  41bfbc:	str	x1, [sp, #32]
  41bfc0:	str	x2, [sp, #24]
  41bfc4:	str	x3, [sp, #16]
  41bfc8:	ldr	x4, [sp, #16]
  41bfcc:	ldr	x3, [sp, #24]
  41bfd0:	ldr	x2, [sp, #32]
  41bfd4:	ldr	x1, [sp, #40]
  41bfd8:	mov	w0, #0x0                   	// #0
  41bfdc:	bl	41bf08 <printf@plt+0x1a2a8>
  41bfe0:	nop
  41bfe4:	ldp	x29, x30, [sp], #48
  41bfe8:	ret
  41bfec:	stp	x29, x30, [sp, #-48]!
  41bff0:	mov	x29, sp
  41bff4:	str	x0, [sp, #40]
  41bff8:	str	x1, [sp, #32]
  41bffc:	str	x2, [sp, #24]
  41c000:	str	x3, [sp, #16]
  41c004:	ldr	x4, [sp, #16]
  41c008:	ldr	x3, [sp, #24]
  41c00c:	ldr	x2, [sp, #32]
  41c010:	ldr	x1, [sp, #40]
  41c014:	mov	w0, #0x2                   	// #2
  41c018:	bl	41bf08 <printf@plt+0x1a2a8>
  41c01c:	nop
  41c020:	ldp	x29, x30, [sp], #48
  41c024:	ret
  41c028:	stp	x29, x30, [sp, #-64]!
  41c02c:	mov	x29, sp
  41c030:	str	x0, [sp, #56]
  41c034:	str	w1, [sp, #52]
  41c038:	str	x2, [sp, #40]
  41c03c:	str	x3, [sp, #32]
  41c040:	str	x4, [sp, #24]
  41c044:	str	x5, [sp, #16]
  41c048:	ldr	x7, [sp, #16]
  41c04c:	ldr	x6, [sp, #24]
  41c050:	ldr	x5, [sp, #32]
  41c054:	ldr	x4, [sp, #40]
  41c058:	mov	w3, #0x1                   	// #1
  41c05c:	ldr	w2, [sp, #52]
  41c060:	mov	x1, #0x0                   	// #0
  41c064:	ldr	x0, [sp, #56]
  41c068:	bl	41bccc <printf@plt+0x1a06c>
  41c06c:	nop
  41c070:	ldp	x29, x30, [sp], #64
  41c074:	ret
  41c078:	stp	x29, x30, [sp, #-64]!
  41c07c:	mov	x29, sp
  41c080:	str	x0, [sp, #56]
  41c084:	str	w1, [sp, #52]
  41c088:	str	x2, [sp, #40]
  41c08c:	str	x3, [sp, #32]
  41c090:	str	x4, [sp, #24]
  41c094:	str	x5, [sp, #16]
  41c098:	ldr	x7, [sp, #16]
  41c09c:	ldr	x6, [sp, #24]
  41c0a0:	ldr	x5, [sp, #32]
  41c0a4:	ldr	x4, [sp, #40]
  41c0a8:	mov	w3, #0x0                   	// #0
  41c0ac:	ldr	w2, [sp, #52]
  41c0b0:	mov	x1, #0x0                   	// #0
  41c0b4:	ldr	x0, [sp, #56]
  41c0b8:	bl	41bccc <printf@plt+0x1a06c>
  41c0bc:	nop
  41c0c0:	ldp	x29, x30, [sp], #64
  41c0c4:	ret
  41c0c8:	stp	x29, x30, [sp, #-64]!
  41c0cc:	mov	x29, sp
  41c0d0:	str	x0, [sp, #56]
  41c0d4:	str	w1, [sp, #52]
  41c0d8:	str	x2, [sp, #40]
  41c0dc:	str	x3, [sp, #32]
  41c0e0:	str	x4, [sp, #24]
  41c0e4:	str	x5, [sp, #16]
  41c0e8:	ldr	x7, [sp, #16]
  41c0ec:	ldr	x6, [sp, #24]
  41c0f0:	ldr	x5, [sp, #32]
  41c0f4:	ldr	x4, [sp, #40]
  41c0f8:	mov	w3, #0x2                   	// #2
  41c0fc:	ldr	w2, [sp, #52]
  41c100:	mov	x1, #0x0                   	// #0
  41c104:	ldr	x0, [sp, #56]
  41c108:	bl	41bccc <printf@plt+0x1a06c>
  41c10c:	nop
  41c110:	ldp	x29, x30, [sp], #64
  41c114:	ret
  41c118:	stp	x29, x30, [sp, #-16]!
  41c11c:	mov	x29, sp
  41c120:	mov	w0, #0x3                   	// #3
  41c124:	bl	401bc0 <exit@plt>
  41c128:	sub	sp, sp, #0x20
  41c12c:	str	x0, [sp, #24]
  41c130:	str	x1, [sp, #16]
  41c134:	str	x2, [sp, #8]
  41c138:	ldr	x0, [sp, #24]
  41c13c:	ldr	x1, [sp, #16]
  41c140:	str	x1, [x0]
  41c144:	ldr	x0, [sp, #24]
  41c148:	ldr	x1, [sp, #8]
  41c14c:	str	x1, [x0, #8]
  41c150:	ldr	x0, [sp, #24]
  41c154:	str	wzr, [x0, #16]
  41c158:	ldr	x0, [sp, #24]
  41c15c:	str	wzr, [x0, #20]
  41c160:	ldr	x0, [sp, #24]
  41c164:	mov	w1, #0x1                   	// #1
  41c168:	str	w1, [x0, #24]
  41c16c:	ldr	x0, [sp, #24]
  41c170:	str	wzr, [x0, #28]
  41c174:	ldr	x0, [sp, #24]
  41c178:	str	xzr, [x0, #32]
  41c17c:	nop
  41c180:	add	sp, sp, #0x20
  41c184:	ret
  41c188:	stp	x29, x30, [sp, #-32]!
  41c18c:	mov	x29, sp
  41c190:	str	x0, [sp, #24]
  41c194:	ldr	x0, [sp, #24]
  41c198:	ldr	x0, [x0, #32]
  41c19c:	cmp	x0, #0x0
  41c1a0:	b.eq	41c1b0 <printf@plt+0x1a550>  // b.none
  41c1a4:	ldr	x0, [sp, #24]
  41c1a8:	ldr	x0, [x0, #32]
  41c1ac:	bl	401ac0 <_ZdaPv@plt>
  41c1b0:	ldr	x0, [sp, #24]
  41c1b4:	ldr	x0, [x0, #8]
  41c1b8:	bl	401910 <free@plt>
  41c1bc:	ldr	x0, [sp, #24]
  41c1c0:	ldr	x0, [x0]
  41c1c4:	cmp	x0, #0x0
  41c1c8:	b.eq	41c1d8 <printf@plt+0x1a578>  // b.none
  41c1cc:	ldr	x0, [sp, #24]
  41c1d0:	ldr	x0, [x0]
  41c1d4:	bl	4018d0 <fclose@plt>
  41c1d8:	nop
  41c1dc:	ldp	x29, x30, [sp], #32
  41c1e0:	ret
  41c1e4:	stp	x29, x30, [sp, #-80]!
  41c1e8:	mov	x29, sp
  41c1ec:	str	x0, [sp, #24]
  41c1f0:	ldr	x0, [sp, #24]
  41c1f4:	ldr	x0, [x0]
  41c1f8:	cmp	x0, #0x0
  41c1fc:	b.ne	41c208 <printf@plt+0x1a5a8>  // b.any
  41c200:	mov	w0, #0x0                   	// #0
  41c204:	b	41c43c <printf@plt+0x1a7dc>
  41c208:	ldr	x0, [sp, #24]
  41c20c:	ldr	x0, [x0, #32]
  41c210:	cmp	x0, #0x0
  41c214:	b.ne	41c238 <printf@plt+0x1a5d8>  // b.any
  41c218:	mov	x0, #0x80                  	// #128
  41c21c:	bl	401830 <_Znam@plt>
  41c220:	mov	x1, x0
  41c224:	ldr	x0, [sp, #24]
  41c228:	str	x1, [x0, #32]
  41c22c:	ldr	x0, [sp, #24]
  41c230:	mov	w1, #0x80                  	// #128
  41c234:	str	w1, [x0, #20]
  41c238:	str	wzr, [sp, #76]
  41c23c:	ldr	x0, [sp, #24]
  41c240:	ldr	x0, [x0]
  41c244:	bl	401a00 <getc@plt>
  41c248:	str	w0, [sp, #60]
  41c24c:	ldr	w0, [sp, #60]
  41c250:	cmn	w0, #0x1
  41c254:	b.eq	41c374 <printf@plt+0x1a714>  // b.none
  41c258:	ldr	w0, [sp, #60]
  41c25c:	bl	420998 <printf@plt+0x1ed38>
  41c260:	cmp	w0, #0x0
  41c264:	cset	w0, ne  // ne = any
  41c268:	and	w0, w0, #0xff
  41c26c:	cmp	w0, #0x0
  41c270:	b.eq	41c2ac <printf@plt+0x1a64c>  // b.none
  41c274:	add	x0, sp, #0x20
  41c278:	ldr	w1, [sp, #60]
  41c27c:	bl	41b848 <printf@plt+0x19be8>
  41c280:	add	x1, sp, #0x20
  41c284:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41c288:	add	x4, x0, #0xb38
  41c28c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41c290:	add	x3, x0, #0xb38
  41c294:	mov	x2, x1
  41c298:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41c29c:	add	x1, x0, #0xdf0
  41c2a0:	ldr	x0, [sp, #24]
  41c2a4:	bl	41c444 <printf@plt+0x1a7e4>
  41c2a8:	b	41c23c <printf@plt+0x1a5dc>
  41c2ac:	ldr	w0, [sp, #76]
  41c2b0:	add	w1, w0, #0x1
  41c2b4:	ldr	x0, [sp, #24]
  41c2b8:	ldr	w0, [x0, #20]
  41c2bc:	cmp	w1, w0
  41c2c0:	b.lt	41c33c <printf@plt+0x1a6dc>  // b.tstop
  41c2c4:	ldr	x0, [sp, #24]
  41c2c8:	ldr	x0, [x0, #32]
  41c2cc:	str	x0, [sp, #48]
  41c2d0:	ldr	x0, [sp, #24]
  41c2d4:	ldr	w0, [x0, #20]
  41c2d8:	lsl	w0, w0, #1
  41c2dc:	sxtw	x0, w0
  41c2e0:	bl	401830 <_Znam@plt>
  41c2e4:	mov	x1, x0
  41c2e8:	ldr	x0, [sp, #24]
  41c2ec:	str	x1, [x0, #32]
  41c2f0:	ldr	x0, [sp, #24]
  41c2f4:	ldr	x3, [x0, #32]
  41c2f8:	ldr	x0, [sp, #24]
  41c2fc:	ldr	w0, [x0, #20]
  41c300:	sxtw	x0, w0
  41c304:	mov	x2, x0
  41c308:	ldr	x1, [sp, #48]
  41c30c:	mov	x0, x3
  41c310:	bl	401850 <memcpy@plt>
  41c314:	ldr	x0, [sp, #48]
  41c318:	cmp	x0, #0x0
  41c31c:	b.eq	41c328 <printf@plt+0x1a6c8>  // b.none
  41c320:	ldr	x0, [sp, #48]
  41c324:	bl	401ac0 <_ZdaPv@plt>
  41c328:	ldr	x0, [sp, #24]
  41c32c:	ldr	w0, [x0, #20]
  41c330:	lsl	w1, w0, #1
  41c334:	ldr	x0, [sp, #24]
  41c338:	str	w1, [x0, #20]
  41c33c:	ldr	x0, [sp, #24]
  41c340:	ldr	x1, [x0, #32]
  41c344:	ldr	w0, [sp, #76]
  41c348:	add	w2, w0, #0x1
  41c34c:	str	w2, [sp, #76]
  41c350:	sxtw	x0, w0
  41c354:	add	x0, x1, x0
  41c358:	ldr	w1, [sp, #60]
  41c35c:	and	w1, w1, #0xff
  41c360:	strb	w1, [x0]
  41c364:	ldr	w0, [sp, #60]
  41c368:	cmp	w0, #0xa
  41c36c:	b.eq	41c37c <printf@plt+0x1a71c>  // b.none
  41c370:	b	41c23c <printf@plt+0x1a5dc>
  41c374:	nop
  41c378:	b	41c380 <printf@plt+0x1a720>
  41c37c:	nop
  41c380:	ldr	w0, [sp, #76]
  41c384:	cmp	w0, #0x0
  41c388:	b.eq	41c434 <printf@plt+0x1a7d4>  // b.none
  41c38c:	ldr	x0, [sp, #24]
  41c390:	ldr	x1, [x0, #32]
  41c394:	ldrsw	x0, [sp, #76]
  41c398:	add	x0, x1, x0
  41c39c:	strb	wzr, [x0]
  41c3a0:	ldr	x0, [sp, #24]
  41c3a4:	ldr	w0, [x0, #16]
  41c3a8:	add	w1, w0, #0x1
  41c3ac:	ldr	x0, [sp, #24]
  41c3b0:	str	w1, [x0, #16]
  41c3b4:	ldr	x0, [sp, #24]
  41c3b8:	ldr	x0, [x0, #32]
  41c3bc:	str	x0, [sp, #64]
  41c3c0:	ldr	x0, [sp, #64]
  41c3c4:	ldrb	w0, [x0]
  41c3c8:	mov	w1, w0
  41c3cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41c3d0:	add	x0, x0, #0x528
  41c3d4:	bl	41b09c <printf@plt+0x1943c>
  41c3d8:	cmp	w0, #0x0
  41c3dc:	cset	w0, ne  // ne = any
  41c3e0:	and	w0, w0, #0xff
  41c3e4:	cmp	w0, #0x0
  41c3e8:	b.eq	41c3fc <printf@plt+0x1a79c>  // b.none
  41c3ec:	ldr	x0, [sp, #64]
  41c3f0:	add	x0, x0, #0x1
  41c3f4:	str	x0, [sp, #64]
  41c3f8:	b	41c3c0 <printf@plt+0x1a760>
  41c3fc:	ldr	x0, [sp, #64]
  41c400:	ldrb	w0, [x0]
  41c404:	cmp	w0, #0x0
  41c408:	b.eq	41c238 <printf@plt+0x1a5d8>  // b.none
  41c40c:	ldr	x0, [sp, #24]
  41c410:	ldr	w0, [x0, #24]
  41c414:	cmp	w0, #0x0
  41c418:	b.eq	41c42c <printf@plt+0x1a7cc>  // b.none
  41c41c:	ldr	x0, [sp, #64]
  41c420:	ldrb	w0, [x0]
  41c424:	cmp	w0, #0x23
  41c428:	b.eq	41c238 <printf@plt+0x1a5d8>  // b.none
  41c42c:	mov	w0, #0x1                   	// #1
  41c430:	b	41c43c <printf@plt+0x1a7dc>
  41c434:	nop
  41c438:	mov	w0, #0x0                   	// #0
  41c43c:	ldp	x29, x30, [sp], #80
  41c440:	ret
  41c444:	stp	x29, x30, [sp, #-64]!
  41c448:	mov	x29, sp
  41c44c:	str	x0, [sp, #56]
  41c450:	str	x1, [sp, #48]
  41c454:	str	x2, [sp, #40]
  41c458:	str	x3, [sp, #32]
  41c45c:	str	x4, [sp, #24]
  41c460:	ldr	x0, [sp, #56]
  41c464:	ldr	w0, [x0, #28]
  41c468:	cmp	w0, #0x0
  41c46c:	b.ne	41c49c <printf@plt+0x1a83c>  // b.any
  41c470:	ldr	x0, [sp, #56]
  41c474:	ldr	x6, [x0, #8]
  41c478:	ldr	x0, [sp, #56]
  41c47c:	ldr	w0, [x0, #16]
  41c480:	ldr	x5, [sp, #24]
  41c484:	ldr	x4, [sp, #32]
  41c488:	ldr	x3, [sp, #40]
  41c48c:	ldr	x2, [sp, #48]
  41c490:	mov	w1, w0
  41c494:	mov	x0, x6
  41c498:	bl	41c028 <printf@plt+0x1a3c8>
  41c49c:	nop
  41c4a0:	ldp	x29, x30, [sp], #64
  41c4a4:	ret
  41c4a8:	stp	x29, x30, [sp, #-80]!
  41c4ac:	mov	x29, sp
  41c4b0:	str	x0, [sp, #24]
  41c4b4:	ldr	x0, [sp, #24]
  41c4b8:	bl	424378 <printf@plt+0x22718>
  41c4bc:	str	x0, [sp, #72]
  41c4c0:	ldr	x0, [sp, #72]
  41c4c4:	cmp	x0, #0x0
  41c4c8:	b.eq	41c72c <printf@plt+0x1aacc>  // b.none
  41c4cc:	ldr	x0, [sp, #72]
  41c4d0:	ldrb	w0, [x0]
  41c4d4:	cmp	w0, #0x63
  41c4d8:	b.ne	41c670 <printf@plt+0x1aa10>  // b.any
  41c4dc:	ldr	x0, [sp, #72]
  41c4e0:	add	x0, x0, #0x1
  41c4e4:	ldrb	w0, [x0]
  41c4e8:	cmp	w0, #0x68
  41c4ec:	b.ne	41c670 <printf@plt+0x1aa10>  // b.any
  41c4f0:	ldr	x0, [sp, #72]
  41c4f4:	add	x0, x0, #0x2
  41c4f8:	ldrb	w0, [x0]
  41c4fc:	cmp	w0, #0x61
  41c500:	b.ne	41c670 <printf@plt+0x1aa10>  // b.any
  41c504:	ldr	x0, [sp, #72]
  41c508:	add	x0, x0, #0x3
  41c50c:	ldrb	w0, [x0]
  41c510:	cmp	w0, #0x72
  41c514:	b.ne	41c670 <printf@plt+0x1aa10>  // b.any
  41c518:	ldr	x0, [sp, #72]
  41c51c:	add	x0, x0, #0x4
  41c520:	ldrb	w0, [x0]
  41c524:	cmp	w0, #0x2f
  41c528:	b.ls	41c670 <printf@plt+0x1aa10>  // b.plast
  41c52c:	ldr	x0, [sp, #72]
  41c530:	add	x0, x0, #0x4
  41c534:	ldrb	w0, [x0]
  41c538:	cmp	w0, #0x39
  41c53c:	b.hi	41c670 <printf@plt+0x1aa10>  // b.pmore
  41c540:	ldr	x0, [sp, #72]
  41c544:	add	x0, x0, #0x4
  41c548:	ldrb	w0, [x0]
  41c54c:	sub	w0, w0, #0x30
  41c550:	str	w0, [sp, #68]
  41c554:	ldr	x0, [sp, #72]
  41c558:	add	x0, x0, #0x5
  41c55c:	ldrb	w0, [x0]
  41c560:	cmp	w0, #0x0
  41c564:	b.ne	41c570 <printf@plt+0x1a910>  // b.any
  41c568:	ldr	w0, [sp, #68]
  41c56c:	b	41c730 <printf@plt+0x1aad0>
  41c570:	ldr	w0, [sp, #68]
  41c574:	cmp	w0, #0x0
  41c578:	b.le	41c670 <printf@plt+0x1aa10>
  41c57c:	ldr	x0, [sp, #72]
  41c580:	add	x0, x0, #0x5
  41c584:	ldrb	w0, [x0]
  41c588:	cmp	w0, #0x2f
  41c58c:	b.ls	41c670 <printf@plt+0x1aa10>  // b.plast
  41c590:	ldr	x0, [sp, #72]
  41c594:	add	x0, x0, #0x5
  41c598:	ldrb	w0, [x0]
  41c59c:	cmp	w0, #0x39
  41c5a0:	b.hi	41c670 <printf@plt+0x1aa10>  // b.pmore
  41c5a4:	ldr	w1, [sp, #68]
  41c5a8:	mov	w0, w1
  41c5ac:	lsl	w0, w0, #2
  41c5b0:	add	w0, w0, w1
  41c5b4:	lsl	w0, w0, #1
  41c5b8:	mov	w1, w0
  41c5bc:	ldr	x0, [sp, #72]
  41c5c0:	add	x0, x0, #0x5
  41c5c4:	ldrb	w0, [x0]
  41c5c8:	sub	w0, w0, #0x30
  41c5cc:	add	w0, w1, w0
  41c5d0:	str	w0, [sp, #68]
  41c5d4:	ldr	x0, [sp, #72]
  41c5d8:	add	x0, x0, #0x6
  41c5dc:	ldrb	w0, [x0]
  41c5e0:	cmp	w0, #0x0
  41c5e4:	b.ne	41c5f0 <printf@plt+0x1a990>  // b.any
  41c5e8:	ldr	w0, [sp, #68]
  41c5ec:	b	41c730 <printf@plt+0x1aad0>
  41c5f0:	ldr	x0, [sp, #72]
  41c5f4:	add	x0, x0, #0x6
  41c5f8:	ldrb	w0, [x0]
  41c5fc:	cmp	w0, #0x2f
  41c600:	b.ls	41c670 <printf@plt+0x1aa10>  // b.plast
  41c604:	ldr	x0, [sp, #72]
  41c608:	add	x0, x0, #0x6
  41c60c:	ldrb	w0, [x0]
  41c610:	cmp	w0, #0x39
  41c614:	b.hi	41c670 <printf@plt+0x1aa10>  // b.pmore
  41c618:	ldr	w1, [sp, #68]
  41c61c:	mov	w0, w1
  41c620:	lsl	w0, w0, #2
  41c624:	add	w0, w0, w1
  41c628:	lsl	w0, w0, #1
  41c62c:	mov	w1, w0
  41c630:	ldr	x0, [sp, #72]
  41c634:	add	x0, x0, #0x6
  41c638:	ldrb	w0, [x0]
  41c63c:	sub	w0, w0, #0x30
  41c640:	add	w0, w1, w0
  41c644:	str	w0, [sp, #68]
  41c648:	ldr	x0, [sp, #72]
  41c64c:	add	x0, x0, #0x7
  41c650:	ldrb	w0, [x0]
  41c654:	cmp	w0, #0x0
  41c658:	b.ne	41c670 <printf@plt+0x1aa10>  // b.any
  41c65c:	ldr	w0, [sp, #68]
  41c660:	cmp	w0, #0x7f
  41c664:	b.gt	41c670 <printf@plt+0x1aa10>
  41c668:	ldr	w0, [sp, #68]
  41c66c:	b	41c730 <printf@plt+0x1aad0>
  41c670:	ldr	x0, [sp, #72]
  41c674:	bl	427868 <_ZdlPvm@@Base+0x30e8>
  41c678:	cmp	x0, #0x0
  41c67c:	cset	w0, ne  // ne = any
  41c680:	and	w0, w0, #0xff
  41c684:	cmp	w0, #0x0
  41c688:	b.eq	41c6a4 <printf@plt+0x1aa44>  // b.none
  41c68c:	ldr	x0, [sp, #72]
  41c690:	add	x0, x0, #0x1
  41c694:	add	x1, sp, #0x28
  41c698:	mov	w2, #0x10                  	// #16
  41c69c:	bl	401900 <strtol@plt>
  41c6a0:	b	41c730 <printf@plt+0x1aad0>
  41c6a4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41c6a8:	add	x1, x0, #0xe18
  41c6ac:	add	x0, sp, #0x30
  41c6b0:	ldrh	w2, [x1]
  41c6b4:	strh	w2, [x0]
  41c6b8:	ldrb	w1, [x1, #2]
  41c6bc:	strb	w1, [x0, #2]
  41c6c0:	ldr	x0, [sp, #72]
  41c6c4:	add	x0, x0, #0x1
  41c6c8:	ldrb	w0, [x0]
  41c6cc:	cmp	w0, #0x0
  41c6d0:	b.ne	41c6e8 <printf@plt+0x1aa88>  // b.any
  41c6d4:	ldr	x0, [sp, #72]
  41c6d8:	ldrb	w0, [x0]
  41c6dc:	strb	w0, [sp, #49]
  41c6e0:	add	x0, sp, #0x30
  41c6e4:	str	x0, [sp, #72]
  41c6e8:	ldr	x0, [sp, #72]
  41c6ec:	bl	422e0c <printf@plt+0x211ac>
  41c6f0:	str	x0, [sp, #56]
  41c6f4:	ldr	x0, [sp, #56]
  41c6f8:	cmp	x0, #0x0
  41c6fc:	b.eq	41c72c <printf@plt+0x1aacc>  // b.none
  41c700:	mov	w1, #0x5f                  	// #95
  41c704:	ldr	x0, [sp, #56]
  41c708:	bl	401920 <strchr@plt>
  41c70c:	cmp	x0, #0x0
  41c710:	b.ne	41c72c <printf@plt+0x1aacc>  // b.any
  41c714:	add	x0, sp, #0x20
  41c718:	mov	w2, #0x10                  	// #16
  41c71c:	mov	x1, x0
  41c720:	ldr	x0, [sp, #56]
  41c724:	bl	401900 <strtol@plt>
  41c728:	b	41c730 <printf@plt+0x1aad0>
  41c72c:	mov	w0, #0xffffffff            	// #-1
  41c730:	ldp	x29, x30, [sp], #80
  41c734:	ret
  41c738:	stp	x29, x30, [sp, #-32]!
  41c73c:	mov	x29, sp
  41c740:	str	x0, [sp, #24]
  41c744:	str	x1, [sp, #16]
  41c748:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41c74c:	add	x1, x0, #0x5a0
  41c750:	ldr	x0, [sp, #24]
  41c754:	str	x1, [x0]
  41c758:	ldr	x0, [sp, #24]
  41c75c:	str	wzr, [x0, #8]
  41c760:	ldr	x0, [sp, #24]
  41c764:	str	xzr, [x0, #16]
  41c768:	ldr	x0, [sp, #24]
  41c76c:	str	wzr, [x0, #24]
  41c770:	ldr	x0, [sp, #24]
  41c774:	str	wzr, [x0, #28]
  41c778:	ldr	x0, [sp, #24]
  41c77c:	str	xzr, [x0, #64]
  41c780:	ldr	x0, [sp, #24]
  41c784:	str	wzr, [x0, #72]
  41c788:	ldr	x0, [sp, #24]
  41c78c:	str	xzr, [x0, #80]
  41c790:	ldr	x0, [sp, #24]
  41c794:	str	wzr, [x0, #88]
  41c798:	ldr	x0, [sp, #24]
  41c79c:	str	wzr, [x0, #92]
  41c7a0:	ldr	x0, [sp, #24]
  41c7a4:	str	xzr, [x0, #96]
  41c7a8:	ldr	x0, [sp, #16]
  41c7ac:	bl	401880 <strlen@plt>
  41c7b0:	add	x0, x0, #0x1
  41c7b4:	bl	401830 <_Znam@plt>
  41c7b8:	mov	x1, x0
  41c7bc:	ldr	x0, [sp, #24]
  41c7c0:	str	x1, [x0, #32]
  41c7c4:	ldr	x0, [sp, #24]
  41c7c8:	ldr	x0, [x0, #32]
  41c7cc:	ldr	x1, [sp, #16]
  41c7d0:	bl	401960 <strcpy@plt>
  41c7d4:	ldr	x0, [sp, #24]
  41c7d8:	str	xzr, [x0, #40]
  41c7dc:	ldr	x0, [sp, #24]
  41c7e0:	str	xzr, [x0, #48]
  41c7e4:	ldr	x0, [sp, #24]
  41c7e8:	str	wzr, [x0, #56]
  41c7ec:	nop
  41c7f0:	ldp	x29, x30, [sp], #32
  41c7f4:	ret
  41c7f8:	stp	x29, x30, [sp, #-80]!
  41c7fc:	mov	x29, sp
  41c800:	str	x19, [sp, #16]
  41c804:	str	x0, [sp, #40]
  41c808:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41c80c:	add	x1, x0, #0x5a0
  41c810:	ldr	x0, [sp, #40]
  41c814:	str	x1, [x0]
  41c818:	str	wzr, [sp, #76]
  41c81c:	ldr	x0, [sp, #40]
  41c820:	ldr	w0, [x0, #88]
  41c824:	ldr	w1, [sp, #76]
  41c828:	cmp	w1, w0
  41c82c:	b.ge	41c8c0 <printf@plt+0x1ac60>  // b.tcont
  41c830:	ldr	x0, [sp, #40]
  41c834:	ldr	x2, [x0, #80]
  41c838:	ldrsw	x1, [sp, #76]
  41c83c:	mov	x0, x1
  41c840:	lsl	x0, x0, #2
  41c844:	add	x0, x0, x1
  41c848:	lsl	x0, x0, #3
  41c84c:	add	x0, x2, x0
  41c850:	ldr	x0, [x0, #32]
  41c854:	cmp	x0, #0x0
  41c858:	b.eq	41c8b0 <printf@plt+0x1ac50>  // b.none
  41c85c:	ldr	x0, [sp, #40]
  41c860:	ldr	x2, [x0, #80]
  41c864:	ldrsw	x1, [sp, #76]
  41c868:	mov	x0, x1
  41c86c:	lsl	x0, x0, #2
  41c870:	add	x0, x0, x1
  41c874:	lsl	x0, x0, #3
  41c878:	add	x0, x2, x0
  41c87c:	ldr	x0, [x0, #32]
  41c880:	cmp	x0, #0x0
  41c884:	b.eq	41c8b0 <printf@plt+0x1ac50>  // b.none
  41c888:	ldr	x0, [sp, #40]
  41c88c:	ldr	x2, [x0, #80]
  41c890:	ldrsw	x1, [sp, #76]
  41c894:	mov	x0, x1
  41c898:	lsl	x0, x0, #2
  41c89c:	add	x0, x0, x1
  41c8a0:	lsl	x0, x0, #3
  41c8a4:	add	x0, x2, x0
  41c8a8:	ldr	x0, [x0, #32]
  41c8ac:	bl	401ac0 <_ZdaPv@plt>
  41c8b0:	ldr	w0, [sp, #76]
  41c8b4:	add	w0, w0, #0x1
  41c8b8:	str	w0, [sp, #76]
  41c8bc:	b	41c81c <printf@plt+0x1abbc>
  41c8c0:	ldr	x0, [sp, #40]
  41c8c4:	ldr	x0, [x0, #80]
  41c8c8:	cmp	x0, #0x0
  41c8cc:	b.eq	41c8dc <printf@plt+0x1ac7c>  // b.none
  41c8d0:	ldr	x0, [sp, #40]
  41c8d4:	ldr	x0, [x0, #80]
  41c8d8:	bl	401ac0 <_ZdaPv@plt>
  41c8dc:	ldr	x0, [sp, #40]
  41c8e0:	ldr	x0, [x0, #64]
  41c8e4:	cmp	x0, #0x0
  41c8e8:	b.eq	41c8f8 <printf@plt+0x1ac98>  // b.none
  41c8ec:	ldr	x0, [sp, #40]
  41c8f0:	ldr	x0, [x0, #64]
  41c8f4:	bl	401ac0 <_ZdaPv@plt>
  41c8f8:	ldr	x0, [sp, #40]
  41c8fc:	ldr	x0, [x0, #16]
  41c900:	cmp	x0, #0x0
  41c904:	b.eq	41c998 <printf@plt+0x1ad38>  // b.none
  41c908:	str	wzr, [sp, #72]
  41c90c:	ldr	w0, [sp, #72]
  41c910:	cmp	w0, #0x1f6
  41c914:	b.gt	41c97c <printf@plt+0x1ad1c>
  41c918:	ldr	x0, [sp, #40]
  41c91c:	ldr	x1, [x0, #16]
  41c920:	ldrsw	x0, [sp, #72]
  41c924:	lsl	x0, x0, #3
  41c928:	add	x0, x1, x0
  41c92c:	ldr	x0, [x0]
  41c930:	str	x0, [sp, #64]
  41c934:	ldr	x0, [sp, #64]
  41c938:	cmp	x0, #0x0
  41c93c:	b.eq	41c96c <printf@plt+0x1ad0c>  // b.none
  41c940:	ldr	x0, [sp, #64]
  41c944:	str	x0, [sp, #56]
  41c948:	ldr	x0, [sp, #64]
  41c94c:	ldr	x0, [x0, #24]
  41c950:	str	x0, [sp, #64]
  41c954:	ldr	x0, [sp, #56]
  41c958:	cmp	x0, #0x0
  41c95c:	b.eq	41c934 <printf@plt+0x1acd4>  // b.none
  41c960:	mov	x1, #0x20                  	// #32
  41c964:	bl	424780 <_ZdlPvm@@Base>
  41c968:	b	41c934 <printf@plt+0x1acd4>
  41c96c:	ldr	w0, [sp, #72]
  41c970:	add	w0, w0, #0x1
  41c974:	str	w0, [sp, #72]
  41c978:	b	41c90c <printf@plt+0x1acac>
  41c97c:	ldr	x0, [sp, #40]
  41c980:	ldr	x0, [x0, #16]
  41c984:	cmp	x0, #0x0
  41c988:	b.eq	41c998 <printf@plt+0x1ad38>  // b.none
  41c98c:	ldr	x0, [sp, #40]
  41c990:	ldr	x0, [x0, #16]
  41c994:	bl	401ac0 <_ZdaPv@plt>
  41c998:	ldr	x0, [sp, #40]
  41c99c:	ldr	x0, [x0, #32]
  41c9a0:	cmp	x0, #0x0
  41c9a4:	b.eq	41c9b4 <printf@plt+0x1ad54>  // b.none
  41c9a8:	ldr	x0, [sp, #40]
  41c9ac:	ldr	x0, [x0, #32]
  41c9b0:	bl	401ac0 <_ZdaPv@plt>
  41c9b4:	ldr	x0, [sp, #40]
  41c9b8:	ldr	x0, [x0, #40]
  41c9bc:	cmp	x0, #0x0
  41c9c0:	b.eq	41c9d0 <printf@plt+0x1ad70>  // b.none
  41c9c4:	ldr	x0, [sp, #40]
  41c9c8:	ldr	x0, [x0, #40]
  41c9cc:	bl	401ac0 <_ZdaPv@plt>
  41c9d0:	ldr	x0, [sp, #40]
  41c9d4:	ldr	x0, [x0, #96]
  41c9d8:	cmp	x0, #0x0
  41c9dc:	b.eq	41ca24 <printf@plt+0x1adc4>  // b.none
  41c9e0:	ldr	x0, [sp, #40]
  41c9e4:	ldr	x0, [x0, #96]
  41c9e8:	str	x0, [sp, #48]
  41c9ec:	ldr	x0, [sp, #40]
  41c9f0:	ldr	x0, [x0, #96]
  41c9f4:	ldr	x1, [x0]
  41c9f8:	ldr	x0, [sp, #40]
  41c9fc:	str	x1, [x0, #96]
  41ca00:	ldr	x19, [sp, #48]
  41ca04:	cmp	x19, #0x0
  41ca08:	b.eq	41c9d0 <printf@plt+0x1ad70>  // b.none
  41ca0c:	mov	x0, x19
  41ca10:	bl	41cfe8 <printf@plt+0x1b388>
  41ca14:	mov	x1, #0x18                  	// #24
  41ca18:	mov	x0, x19
  41ca1c:	bl	424780 <_ZdlPvm@@Base>
  41ca20:	b	41c9d0 <printf@plt+0x1ad70>
  41ca24:	nop
  41ca28:	ldr	x19, [sp, #16]
  41ca2c:	ldp	x29, x30, [sp], #80
  41ca30:	ret
  41ca34:	stp	x29, x30, [sp, #-32]!
  41ca38:	mov	x29, sp
  41ca3c:	str	x0, [sp, #24]
  41ca40:	ldr	x0, [sp, #24]
  41ca44:	bl	41c7f8 <printf@plt+0x1ab98>
  41ca48:	mov	x1, #0x68                  	// #104
  41ca4c:	ldr	x0, [sp, #24]
  41ca50:	bl	424780 <_ZdlPvm@@Base>
  41ca54:	ldp	x29, x30, [sp], #32
  41ca58:	ret
  41ca5c:	stp	x29, x30, [sp, #-48]!
  41ca60:	mov	x29, sp
  41ca64:	str	w0, [sp, #28]
  41ca68:	str	w1, [sp, #24]
  41ca6c:	str	w2, [sp, #20]
  41ca70:	ldr	w0, [sp, #24]
  41ca74:	cmp	w0, #0x0
  41ca78:	b.lt	41ca90 <printf@plt+0x1ae30>  // b.tstop
  41ca7c:	ldr	w0, [sp, #20]
  41ca80:	cmp	w0, #0x0
  41ca84:	b.le	41ca90 <printf@plt+0x1ae30>
  41ca88:	mov	w0, #0x1                   	// #1
  41ca8c:	b	41ca94 <printf@plt+0x1ae34>
  41ca90:	mov	w0, #0x0                   	// #0
  41ca94:	mov	w3, w0
  41ca98:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ca9c:	add	x2, x0, #0xe20
  41caa0:	mov	w1, #0xea                  	// #234
  41caa4:	mov	w0, w3
  41caa8:	bl	4109f0 <printf@plt+0xed90>
  41caac:	ldr	w0, [sp, #20]
  41cab0:	lsr	w1, w0, #31
  41cab4:	add	w0, w1, w0
  41cab8:	asr	w0, w0, #1
  41cabc:	str	w0, [sp, #44]
  41cac0:	ldr	w0, [sp, #24]
  41cac4:	cmp	w0, #0x0
  41cac8:	b.ne	41cad4 <printf@plt+0x1ae74>  // b.any
  41cacc:	mov	w0, #0x0                   	// #0
  41cad0:	b	41cbc0 <printf@plt+0x1af60>
  41cad4:	ldr	w0, [sp, #28]
  41cad8:	cmp	w0, #0x0
  41cadc:	b.lt	41cb50 <printf@plt+0x1aef0>  // b.tstop
  41cae0:	mov	w1, #0x7fffffff            	// #2147483647
  41cae4:	ldr	w0, [sp, #44]
  41cae8:	sub	w1, w1, w0
  41caec:	ldr	w0, [sp, #24]
  41caf0:	sdiv	w0, w1, w0
  41caf4:	ldr	w1, [sp, #28]
  41caf8:	cmp	w1, w0
  41cafc:	b.gt	41cb20 <printf@plt+0x1aec0>
  41cb00:	ldr	w1, [sp, #28]
  41cb04:	ldr	w0, [sp, #24]
  41cb08:	mul	w1, w1, w0
  41cb0c:	ldr	w0, [sp, #44]
  41cb10:	add	w1, w1, w0
  41cb14:	ldr	w0, [sp, #20]
  41cb18:	sdiv	w0, w1, w0
  41cb1c:	b	41cbc0 <printf@plt+0x1af60>
  41cb20:	ldr	w0, [sp, #28]
  41cb24:	scvtf	d1, w0
  41cb28:	ldr	w0, [sp, #24]
  41cb2c:	scvtf	d0, w0
  41cb30:	fmul	d1, d1, d0
  41cb34:	ldr	w0, [sp, #20]
  41cb38:	scvtf	d0, w0
  41cb3c:	fdiv	d1, d1, d0
  41cb40:	fmov	d0, #5.000000000000000000e-01
  41cb44:	fadd	d0, d1, d0
  41cb48:	fcvtzs	w0, d0
  41cb4c:	b	41cbc0 <printf@plt+0x1af60>
  41cb50:	ldr	w0, [sp, #28]
  41cb54:	neg	w1, w0
  41cb58:	ldr	w0, [sp, #44]
  41cb5c:	mov	w2, #0x80000000            	// #-2147483648
  41cb60:	sub	w2, w2, w0
  41cb64:	ldr	w0, [sp, #24]
  41cb68:	udiv	w0, w2, w0
  41cb6c:	cmp	w1, w0
  41cb70:	b.hi	41cb94 <printf@plt+0x1af34>  // b.pmore
  41cb74:	ldr	w1, [sp, #28]
  41cb78:	ldr	w0, [sp, #24]
  41cb7c:	mul	w1, w1, w0
  41cb80:	ldr	w0, [sp, #44]
  41cb84:	sub	w1, w1, w0
  41cb88:	ldr	w0, [sp, #20]
  41cb8c:	sdiv	w0, w1, w0
  41cb90:	b	41cbc0 <printf@plt+0x1af60>
  41cb94:	ldr	w0, [sp, #28]
  41cb98:	scvtf	d1, w0
  41cb9c:	ldr	w0, [sp, #24]
  41cba0:	scvtf	d0, w0
  41cba4:	fmul	d1, d1, d0
  41cba8:	ldr	w0, [sp, #20]
  41cbac:	scvtf	d0, w0
  41cbb0:	fdiv	d1, d1, d0
  41cbb4:	fmov	d0, #5.000000000000000000e-01
  41cbb8:	fsub	d0, d1, d0
  41cbbc:	fcvtzs	w0, d0
  41cbc0:	ldp	x29, x30, [sp], #48
  41cbc4:	ret
  41cbc8:	stp	x29, x30, [sp, #-32]!
  41cbcc:	mov	x29, sp
  41cbd0:	str	w0, [sp, #28]
  41cbd4:	str	w1, [sp, #24]
  41cbd8:	str	w2, [sp, #20]
  41cbdc:	str	w3, [sp, #16]
  41cbe0:	ldr	w0, [sp, #24]
  41cbe4:	cmp	w0, #0x0
  41cbe8:	b.lt	41cc0c <printf@plt+0x1afac>  // b.tstop
  41cbec:	ldr	w0, [sp, #20]
  41cbf0:	cmp	w0, #0x0
  41cbf4:	b.le	41cc0c <printf@plt+0x1afac>
  41cbf8:	ldr	w0, [sp, #16]
  41cbfc:	cmp	w0, #0x0
  41cc00:	b.le	41cc0c <printf@plt+0x1afac>
  41cc04:	mov	w0, #0x1                   	// #1
  41cc08:	b	41cc10 <printf@plt+0x1afb0>
  41cc0c:	mov	w0, #0x0                   	// #0
  41cc10:	mov	w3, w0
  41cc14:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41cc18:	add	x2, x0, #0xe20
  41cc1c:	mov	w1, #0xfc                  	// #252
  41cc20:	mov	w0, w3
  41cc24:	bl	4109f0 <printf@plt+0xed90>
  41cc28:	ldr	w0, [sp, #24]
  41cc2c:	cmp	w0, #0x0
  41cc30:	b.ne	41cc3c <printf@plt+0x1afdc>  // b.any
  41cc34:	mov	w0, #0x0                   	// #0
  41cc38:	b	41ccdc <printf@plt+0x1b07c>
  41cc3c:	ldr	w0, [sp, #28]
  41cc40:	cmp	w0, #0x0
  41cc44:	b.lt	41cc94 <printf@plt+0x1b034>  // b.tstop
  41cc48:	ldr	w0, [sp, #28]
  41cc4c:	scvtf	d1, w0
  41cc50:	ldr	w0, [sp, #24]
  41cc54:	scvtf	d0, w0
  41cc58:	fmul	d1, d1, d0
  41cc5c:	ldr	w0, [sp, #20]
  41cc60:	scvtf	d0, w0
  41cc64:	fdiv	d1, d1, d0
  41cc68:	ldr	w0, [sp, #16]
  41cc6c:	scvtf	d0, w0
  41cc70:	mov	x0, #0x400000000000        	// #70368744177664
  41cc74:	movk	x0, #0x408f, lsl #48
  41cc78:	fmov	d2, x0
  41cc7c:	fdiv	d0, d0, d2
  41cc80:	fmul	d1, d1, d0
  41cc84:	fmov	d0, #5.000000000000000000e-01
  41cc88:	fadd	d0, d1, d0
  41cc8c:	fcvtzs	w0, d0
  41cc90:	b	41ccdc <printf@plt+0x1b07c>
  41cc94:	ldr	w0, [sp, #28]
  41cc98:	scvtf	d1, w0
  41cc9c:	ldr	w0, [sp, #24]
  41cca0:	scvtf	d0, w0
  41cca4:	fmul	d1, d1, d0
  41cca8:	ldr	w0, [sp, #20]
  41ccac:	scvtf	d0, w0
  41ccb0:	fdiv	d1, d1, d0
  41ccb4:	ldr	w0, [sp, #16]
  41ccb8:	scvtf	d0, w0
  41ccbc:	mov	x0, #0x400000000000        	// #70368744177664
  41ccc0:	movk	x0, #0x408f, lsl #48
  41ccc4:	fmov	d2, x0
  41ccc8:	fdiv	d0, d0, d2
  41cccc:	fmul	d1, d1, d0
  41ccd0:	fmov	d0, #5.000000000000000000e-01
  41ccd4:	fsub	d0, d1, d0
  41ccd8:	fcvtzs	w0, d0
  41ccdc:	ldp	x29, x30, [sp], #32
  41cce0:	ret
  41cce4:	stp	x29, x30, [sp, #-48]!
  41cce8:	mov	x29, sp
  41ccec:	str	x0, [sp, #24]
  41ccf0:	strb	w1, [sp, #23]
  41ccf4:	str	xzr, [sp, #40]
  41ccf8:	ldrb	w0, [sp, #23]
  41ccfc:	cmp	w0, #0x70
  41cd00:	b.eq	41cd3c <printf@plt+0x1b0dc>  // b.none
  41cd04:	cmp	w0, #0x70
  41cd08:	b.gt	41cd68 <printf@plt+0x1b108>
  41cd0c:	cmp	w0, #0x69
  41cd10:	b.eq	41cd30 <printf@plt+0x1b0d0>  // b.none
  41cd14:	cmp	w0, #0x69
  41cd18:	b.gt	41cd68 <printf@plt+0x1b108>
  41cd1c:	cmp	w0, #0x50
  41cd20:	b.eq	41cd4c <printf@plt+0x1b0ec>  // b.none
  41cd24:	cmp	w0, #0x63
  41cd28:	b.eq	41cd58 <printf@plt+0x1b0f8>  // b.none
  41cd2c:	b	41cd68 <printf@plt+0x1b108>
  41cd30:	fmov	d0, #1.000000000000000000e+00
  41cd34:	str	d0, [sp, #40]
  41cd38:	b	41cd80 <printf@plt+0x1b120>
  41cd3c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  41cd40:	fmov	d0, x0
  41cd44:	str	d0, [sp, #40]
  41cd48:	b	41cd80 <printf@plt+0x1b120>
  41cd4c:	fmov	d0, #6.000000000000000000e+00
  41cd50:	str	d0, [sp, #40]
  41cd54:	b	41cd80 <printf@plt+0x1b120>
  41cd58:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41cd5c:	ldr	d0, [x0, #1408]
  41cd60:	str	d0, [sp, #40]
  41cd64:	b	41cd80 <printf@plt+0x1b120>
  41cd68:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41cd6c:	add	x2, x0, #0xe20
  41cd70:	mov	w1, #0x11f                 	// #287
  41cd74:	mov	w0, #0x0                   	// #0
  41cd78:	bl	4109f0 <printf@plt+0xed90>
  41cd7c:	nop
  41cd80:	ldr	d0, [sp, #40]
  41cd84:	fcmp	d0, #0.0
  41cd88:	b.eq	41cdac <printf@plt+0x1b14c>  // b.none
  41cd8c:	ldr	x0, [sp, #24]
  41cd90:	ldr	d1, [x0]
  41cd94:	ldr	d0, [sp, #40]
  41cd98:	fdiv	d0, d1, d0
  41cd9c:	ldr	x0, [sp, #24]
  41cda0:	str	d0, [x0]
  41cda4:	mov	w0, #0x1                   	// #1
  41cda8:	b	41cdb0 <printf@plt+0x1b150>
  41cdac:	mov	w0, #0x0                   	// #0
  41cdb0:	ldp	x29, x30, [sp], #48
  41cdb4:	ret
  41cdb8:	stp	x29, x30, [sp, #-80]!
  41cdbc:	mov	x29, sp
  41cdc0:	str	d8, [sp, #16]
  41cdc4:	str	x0, [sp, #56]
  41cdc8:	str	x1, [sp, #48]
  41cdcc:	str	w2, [sp, #44]
  41cdd0:	str	w3, [sp, #40]
  41cdd4:	ldr	w2, [sp, #44]
  41cdd8:	ldr	x1, [sp, #48]
  41cddc:	ldr	x0, [sp, #56]
  41cde0:	bl	41d430 <printf@plt+0x1b7d0>
  41cde4:	str	w0, [sp, #76]
  41cde8:	ldr	w0, [sp, #76]
  41cdec:	scvtf	d8, w0
  41cdf0:	ldr	x0, [sp, #56]
  41cdf4:	ldr	d1, [x0, #48]
  41cdf8:	ldr	w0, [sp, #40]
  41cdfc:	scvtf	d0, w0
  41ce00:	fadd	d0, d1, d0
  41ce04:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41ce08:	ldr	d1, [x0, #1416]
  41ce0c:	fmul	d0, d0, d1
  41ce10:	mov	x0, #0x800000000000        	// #140737488355328
  41ce14:	movk	x0, #0x4066, lsl #48
  41ce18:	fmov	d1, x0
  41ce1c:	fdiv	d0, d0, d1
  41ce20:	bl	401bb0 <tan@plt>
  41ce24:	fmul	d1, d8, d0
  41ce28:	fmov	d0, #5.000000000000000000e-01
  41ce2c:	fadd	d0, d1, d0
  41ce30:	fcvtzs	w0, d0
  41ce34:	ldr	d8, [sp, #16]
  41ce38:	ldp	x29, x30, [sp], #80
  41ce3c:	ret
  41ce40:	stp	x29, x30, [sp, #-48]!
  41ce44:	mov	x29, sp
  41ce48:	str	x0, [sp, #24]
  41ce4c:	str	x1, [sp, #16]
  41ce50:	ldr	x0, [sp, #16]
  41ce54:	bl	4209f0 <printf@plt+0x1ed90>
  41ce58:	str	w0, [sp, #44]
  41ce5c:	ldr	w0, [sp, #44]
  41ce60:	mvn	w0, w0
  41ce64:	lsr	w0, w0, #31
  41ce68:	and	w0, w0, #0xff
  41ce6c:	mov	w3, w0
  41ce70:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ce74:	add	x2, x0, #0xe20
  41ce78:	mov	w1, #0x132                 	// #306
  41ce7c:	mov	w0, w3
  41ce80:	bl	4109f0 <printf@plt+0xed90>
  41ce84:	ldr	x0, [sp, #24]
  41ce88:	ldr	w0, [x0, #72]
  41ce8c:	ldr	w1, [sp, #44]
  41ce90:	cmp	w1, w0
  41ce94:	b.ge	41cec0 <printf@plt+0x1b260>  // b.tcont
  41ce98:	ldr	x0, [sp, #24]
  41ce9c:	ldr	x1, [x0, #64]
  41cea0:	ldrsw	x0, [sp, #44]
  41cea4:	lsl	x0, x0, #2
  41cea8:	add	x0, x1, x0
  41ceac:	ldr	w0, [x0]
  41ceb0:	cmp	w0, #0x0
  41ceb4:	b.lt	41cec0 <printf@plt+0x1b260>  // b.tstop
  41ceb8:	mov	w0, #0x1                   	// #1
  41cebc:	b	41cf20 <printf@plt+0x1b2c0>
  41cec0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41cec4:	add	x0, x0, #0xb88
  41cec8:	ldr	w0, [x0]
  41cecc:	cmp	w0, #0x0
  41ced0:	b.eq	41cf1c <printf@plt+0x1b2bc>  // b.none
  41ced4:	ldr	x0, [sp, #16]
  41ced8:	bl	41c4a8 <printf@plt+0x1a848>
  41cedc:	mvn	w0, w0
  41cee0:	lsr	w0, w0, #31
  41cee4:	and	w0, w0, #0xff
  41cee8:	cmp	w0, #0x0
  41ceec:	b.eq	41cef8 <printf@plt+0x1b298>  // b.none
  41cef0:	mov	w0, #0x1                   	// #1
  41cef4:	b	41cf20 <printf@plt+0x1b2c0>
  41cef8:	ldr	x0, [sp, #16]
  41cefc:	bl	4209d8 <printf@plt+0x1ed78>
  41cf00:	mvn	w0, w0
  41cf04:	lsr	w0, w0, #31
  41cf08:	and	w0, w0, #0xff
  41cf0c:	cmp	w0, #0x0
  41cf10:	b.eq	41cf1c <printf@plt+0x1b2bc>  // b.none
  41cf14:	mov	w0, #0x1                   	// #1
  41cf18:	b	41cf20 <printf@plt+0x1b2c0>
  41cf1c:	mov	w0, #0x0                   	// #0
  41cf20:	ldp	x29, x30, [sp], #48
  41cf24:	ret
  41cf28:	sub	sp, sp, #0x10
  41cf2c:	str	x0, [sp, #8]
  41cf30:	ldr	x0, [sp, #8]
  41cf34:	ldr	w0, [x0, #28]
  41cf38:	add	sp, sp, #0x10
  41cf3c:	ret
  41cf40:	stp	x29, x30, [sp, #-64]!
  41cf44:	mov	x29, sp
  41cf48:	str	x0, [sp, #40]
  41cf4c:	str	w1, [sp, #36]
  41cf50:	str	w2, [sp, #32]
  41cf54:	str	x3, [sp, #24]
  41cf58:	ldr	x0, [sp, #40]
  41cf5c:	ldr	x1, [sp, #24]
  41cf60:	str	x1, [x0]
  41cf64:	ldr	x0, [sp, #40]
  41cf68:	ldr	w1, [sp, #36]
  41cf6c:	str	w1, [x0, #8]
  41cf70:	ldrsw	x0, [sp, #32]
  41cf74:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  41cf78:	cmp	x0, x1
  41cf7c:	b.hi	41cf9c <printf@plt+0x1b33c>  // b.pmore
  41cf80:	lsl	x0, x0, #2
  41cf84:	bl	401830 <_Znam@plt>
  41cf88:	mov	x1, x0
  41cf8c:	ldr	x0, [sp, #40]
  41cf90:	str	x1, [x0, #16]
  41cf94:	str	wzr, [sp, #60]
  41cf98:	b	41cfa0 <printf@plt+0x1b340>
  41cf9c:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41cfa0:	ldr	w1, [sp, #60]
  41cfa4:	ldr	w0, [sp, #32]
  41cfa8:	cmp	w1, w0
  41cfac:	b.ge	41cfdc <printf@plt+0x1b37c>  // b.tcont
  41cfb0:	ldr	x0, [sp, #40]
  41cfb4:	ldr	x1, [x0, #16]
  41cfb8:	ldrsw	x0, [sp, #60]
  41cfbc:	lsl	x0, x0, #2
  41cfc0:	add	x0, x1, x0
  41cfc4:	mov	w1, #0xffffffff            	// #-1
  41cfc8:	str	w1, [x0]
  41cfcc:	ldr	w0, [sp, #60]
  41cfd0:	add	w0, w0, #0x1
  41cfd4:	str	w0, [sp, #60]
  41cfd8:	b	41cfa0 <printf@plt+0x1b340>
  41cfdc:	nop
  41cfe0:	ldp	x29, x30, [sp], #64
  41cfe4:	ret
  41cfe8:	stp	x29, x30, [sp, #-32]!
  41cfec:	mov	x29, sp
  41cff0:	str	x0, [sp, #24]
  41cff4:	ldr	x0, [sp, #24]
  41cff8:	ldr	x0, [x0, #16]
  41cffc:	cmp	x0, #0x0
  41d000:	b.eq	41d010 <printf@plt+0x1b3b0>  // b.none
  41d004:	ldr	x0, [sp, #24]
  41d008:	ldr	x0, [x0, #16]
  41d00c:	bl	401ac0 <_ZdaPv@plt>
  41d010:	nop
  41d014:	ldp	x29, x30, [sp], #32
  41d018:	ret
  41d01c:	stp	x29, x30, [sp, #-128]!
  41d020:	mov	x29, sp
  41d024:	stp	x19, x20, [sp, #16]
  41d028:	str	x0, [sp, #56]
  41d02c:	str	x1, [sp, #48]
  41d030:	str	w2, [sp, #44]
  41d034:	ldr	x0, [sp, #48]
  41d038:	bl	4209f0 <printf@plt+0x1ed90>
  41d03c:	str	w0, [sp, #104]
  41d040:	ldr	w0, [sp, #104]
  41d044:	mvn	w0, w0
  41d048:	lsr	w0, w0, #31
  41d04c:	and	w0, w0, #0xff
  41d050:	mov	w3, w0
  41d054:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d058:	add	x2, x0, #0xe20
  41d05c:	mov	w1, #0x158                 	// #344
  41d060:	mov	w0, w3
  41d064:	bl	4109f0 <printf@plt+0xed90>
  41d068:	ldr	x0, [sp, #56]
  41d06c:	ldr	w0, [x0, #56]
  41d070:	cmp	w0, #0x0
  41d074:	b.ne	41d084 <printf@plt+0x1b424>  // b.any
  41d078:	ldr	w0, [sp, #44]
  41d07c:	str	w0, [sp, #124]
  41d080:	b	41d114 <printf@plt+0x1b4b4>
  41d084:	ldr	x0, [sp, #56]
  41d088:	ldr	w0, [x0, #56]
  41d08c:	mov	w1, #0xfe0b                	// #65035
  41d090:	movk	w1, #0x7fff, lsl #16
  41d094:	sdiv	w0, w1, w0
  41d098:	ldr	w1, [sp, #44]
  41d09c:	cmp	w1, w0
  41d0a0:	b.gt	41d0dc <printf@plt+0x1b47c>
  41d0a4:	ldr	x0, [sp, #56]
  41d0a8:	ldr	w1, [x0, #56]
  41d0ac:	ldr	w0, [sp, #44]
  41d0b0:	mul	w0, w1, w0
  41d0b4:	add	w0, w0, #0x1f4
  41d0b8:	mov	w1, #0x4dd3                	// #19923
  41d0bc:	movk	w1, #0x1062, lsl #16
  41d0c0:	smull	x1, w0, w1
  41d0c4:	lsr	x1, x1, #32
  41d0c8:	asr	w1, w1, #6
  41d0cc:	asr	w0, w0, #31
  41d0d0:	sub	w0, w1, w0
  41d0d4:	str	w0, [sp, #124]
  41d0d8:	b	41d114 <printf@plt+0x1b4b4>
  41d0dc:	ldr	w0, [sp, #44]
  41d0e0:	scvtf	d1, w0
  41d0e4:	ldr	x0, [sp, #56]
  41d0e8:	ldr	w0, [x0, #56]
  41d0ec:	scvtf	d0, w0
  41d0f0:	fmul	d0, d1, d0
  41d0f4:	mov	x0, #0x400000000000        	// #70368744177664
  41d0f8:	movk	x0, #0x408f, lsl #48
  41d0fc:	fmov	d1, x0
  41d100:	fdiv	d1, d0, d1
  41d104:	fmov	d0, #5.000000000000000000e-01
  41d108:	fadd	d0, d1, d0
  41d10c:	fcvtzs	w0, d0
  41d110:	str	w0, [sp, #124]
  41d114:	ldr	x0, [sp, #56]
  41d118:	ldr	w0, [x0, #72]
  41d11c:	ldr	w1, [sp, #104]
  41d120:	cmp	w1, w0
  41d124:	b.ge	41d35c <printf@plt+0x1b6fc>  // b.tcont
  41d128:	ldr	x0, [sp, #56]
  41d12c:	ldr	x1, [x0, #64]
  41d130:	ldrsw	x0, [sp, #104]
  41d134:	lsl	x0, x0, #2
  41d138:	add	x0, x1, x0
  41d13c:	ldr	w0, [x0]
  41d140:	cmp	w0, #0x0
  41d144:	b.lt	41d35c <printf@plt+0x1b6fc>  // b.tstop
  41d148:	ldr	x0, [sp, #56]
  41d14c:	ldr	x1, [x0, #64]
  41d150:	ldrsw	x0, [sp, #104]
  41d154:	lsl	x0, x0, #2
  41d158:	add	x0, x1, x0
  41d15c:	ldr	w0, [x0]
  41d160:	str	w0, [sp, #100]
  41d164:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d168:	add	x0, x0, #0xb5c
  41d16c:	ldr	w0, [x0]
  41d170:	ldr	w1, [sp, #124]
  41d174:	cmp	w1, w0
  41d178:	b.eq	41d190 <printf@plt+0x1b530>  // b.none
  41d17c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d180:	add	x0, x0, #0xb80
  41d184:	ldr	w0, [x0]
  41d188:	cmp	w0, #0x0
  41d18c:	b.eq	41d1b8 <printf@plt+0x1b558>  // b.none
  41d190:	ldr	x0, [sp, #56]
  41d194:	ldr	x2, [x0, #80]
  41d198:	ldrsw	x1, [sp, #100]
  41d19c:	mov	x0, x1
  41d1a0:	lsl	x0, x0, #2
  41d1a4:	add	x0, x0, x1
  41d1a8:	lsl	x0, x0, #3
  41d1ac:	add	x0, x2, x0
  41d1b0:	ldr	w0, [x0, #8]
  41d1b4:	b	41d424 <printf@plt+0x1b7c4>
  41d1b8:	ldr	x0, [sp, #56]
  41d1bc:	ldr	x0, [x0, #96]
  41d1c0:	cmp	x0, #0x0
  41d1c4:	b.ne	41d1fc <printf@plt+0x1b59c>  // b.any
  41d1c8:	mov	x0, #0x18                  	// #24
  41d1cc:	bl	4246c4 <_Znwm@@Base>
  41d1d0:	mov	x19, x0
  41d1d4:	ldr	x0, [sp, #56]
  41d1d8:	ldr	w0, [x0, #92]
  41d1dc:	mov	x3, #0x0                   	// #0
  41d1e0:	mov	w2, w0
  41d1e4:	ldr	w1, [sp, #124]
  41d1e8:	mov	x0, x19
  41d1ec:	bl	41cf40 <printf@plt+0x1b2e0>
  41d1f0:	ldr	x0, [sp, #56]
  41d1f4:	str	x19, [x0, #96]
  41d1f8:	b	41d2e4 <printf@plt+0x1b684>
  41d1fc:	ldr	x0, [sp, #56]
  41d200:	ldr	x0, [x0, #96]
  41d204:	ldr	w0, [x0, #8]
  41d208:	ldr	w1, [sp, #124]
  41d20c:	cmp	w1, w0
  41d210:	b.eq	41d2e4 <printf@plt+0x1b684>  // b.none
  41d214:	ldr	x0, [sp, #56]
  41d218:	add	x0, x0, #0x60
  41d21c:	str	x0, [sp, #112]
  41d220:	ldr	x0, [sp, #112]
  41d224:	ldr	x0, [x0]
  41d228:	cmp	x0, #0x0
  41d22c:	b.eq	41d25c <printf@plt+0x1b5fc>  // b.none
  41d230:	ldr	x0, [sp, #112]
  41d234:	ldr	x0, [x0]
  41d238:	ldr	w0, [x0, #8]
  41d23c:	ldr	w1, [sp, #124]
  41d240:	cmp	w1, w0
  41d244:	b.eq	41d258 <printf@plt+0x1b5f8>  // b.none
  41d248:	ldr	x0, [sp, #112]
  41d24c:	ldr	x0, [x0]
  41d250:	str	x0, [sp, #112]
  41d254:	b	41d220 <printf@plt+0x1b5c0>
  41d258:	nop
  41d25c:	ldr	x0, [sp, #112]
  41d260:	ldr	x0, [x0]
  41d264:	cmp	x0, #0x0
  41d268:	b.eq	41d2ac <printf@plt+0x1b64c>  // b.none
  41d26c:	ldr	x0, [sp, #112]
  41d270:	ldr	x0, [x0]
  41d274:	str	x0, [sp, #88]
  41d278:	ldr	x0, [sp, #112]
  41d27c:	ldr	x0, [x0]
  41d280:	ldr	x1, [x0]
  41d284:	ldr	x0, [sp, #112]
  41d288:	str	x1, [x0]
  41d28c:	ldr	x0, [sp, #56]
  41d290:	ldr	x1, [x0, #96]
  41d294:	ldr	x0, [sp, #88]
  41d298:	str	x1, [x0]
  41d29c:	ldr	x0, [sp, #56]
  41d2a0:	ldr	x1, [sp, #88]
  41d2a4:	str	x1, [x0, #96]
  41d2a8:	b	41d2e4 <printf@plt+0x1b684>
  41d2ac:	mov	x0, #0x18                  	// #24
  41d2b0:	bl	4246c4 <_Znwm@@Base>
  41d2b4:	mov	x19, x0
  41d2b8:	ldr	x0, [sp, #56]
  41d2bc:	ldr	w1, [x0, #92]
  41d2c0:	ldr	x0, [sp, #56]
  41d2c4:	ldr	x0, [x0, #96]
  41d2c8:	mov	x3, x0
  41d2cc:	mov	w2, w1
  41d2d0:	ldr	w1, [sp, #124]
  41d2d4:	mov	x0, x19
  41d2d8:	bl	41cf40 <printf@plt+0x1b2e0>
  41d2dc:	ldr	x0, [sp, #56]
  41d2e0:	str	x19, [x0, #96]
  41d2e4:	ldr	x0, [sp, #56]
  41d2e8:	ldr	x0, [x0, #96]
  41d2ec:	ldr	x1, [x0, #16]
  41d2f0:	ldrsw	x0, [sp, #100]
  41d2f4:	lsl	x0, x0, #2
  41d2f8:	add	x0, x1, x0
  41d2fc:	str	x0, [sp, #80]
  41d300:	ldr	x0, [sp, #80]
  41d304:	ldr	w0, [x0]
  41d308:	cmp	w0, #0x0
  41d30c:	b.ge	41d350 <printf@plt+0x1b6f0>  // b.tcont
  41d310:	ldr	x0, [sp, #56]
  41d314:	ldr	x2, [x0, #80]
  41d318:	ldrsw	x1, [sp, #100]
  41d31c:	mov	x0, x1
  41d320:	lsl	x0, x0, #2
  41d324:	add	x0, x0, x1
  41d328:	lsl	x0, x0, #3
  41d32c:	add	x0, x2, x0
  41d330:	ldr	w0, [x0, #8]
  41d334:	ldr	w2, [sp, #44]
  41d338:	mov	w1, w0
  41d33c:	ldr	x0, [sp, #56]
  41d340:	bl	420a08 <printf@plt+0x1eda8>
  41d344:	mov	w1, w0
  41d348:	ldr	x0, [sp, #80]
  41d34c:	str	w1, [x0]
  41d350:	ldr	x0, [sp, #80]
  41d354:	ldr	w0, [x0]
  41d358:	b	41d424 <printf@plt+0x1b7c4>
  41d35c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d360:	add	x0, x0, #0xb88
  41d364:	ldr	w0, [x0]
  41d368:	cmp	w0, #0x0
  41d36c:	b.eq	41d3f0 <printf@plt+0x1b790>  // b.none
  41d370:	mov	w0, #0x18                  	// #24
  41d374:	str	w0, [sp, #108]
  41d378:	ldr	x1, [sp, #48]
  41d37c:	ldr	x0, [sp, #56]
  41d380:	bl	41dca0 <printf@plt+0x1c040>
  41d384:	bl	401ae0 <wcwidth@plt>
  41d388:	str	w0, [sp, #76]
  41d38c:	ldr	w0, [sp, #76]
  41d390:	cmp	w0, #0x1
  41d394:	b.le	41d3a8 <printf@plt+0x1b748>
  41d398:	ldr	w1, [sp, #108]
  41d39c:	ldr	w0, [sp, #76]
  41d3a0:	mul	w0, w1, w0
  41d3a4:	str	w0, [sp, #108]
  41d3a8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d3ac:	add	x0, x0, #0xb5c
  41d3b0:	ldr	w0, [x0]
  41d3b4:	ldr	w1, [sp, #124]
  41d3b8:	cmp	w1, w0
  41d3bc:	b.eq	41d3d4 <printf@plt+0x1b774>  // b.none
  41d3c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d3c4:	add	x0, x0, #0xb80
  41d3c8:	ldr	w0, [x0]
  41d3cc:	cmp	w0, #0x0
  41d3d0:	b.eq	41d3dc <printf@plt+0x1b77c>  // b.none
  41d3d4:	ldr	w0, [sp, #108]
  41d3d8:	b	41d424 <printf@plt+0x1b7c4>
  41d3dc:	ldr	w2, [sp, #44]
  41d3e0:	ldr	w1, [sp, #108]
  41d3e4:	ldr	x0, [sp, #56]
  41d3e8:	bl	420a08 <printf@plt+0x1eda8>
  41d3ec:	b	41d424 <printf@plt+0x1b7c4>
  41d3f0:	bl	401b70 <abort@plt>
  41d3f4:	mov	x20, x0
  41d3f8:	mov	x1, #0x18                  	// #24
  41d3fc:	mov	x0, x19
  41d400:	bl	424780 <_ZdlPvm@@Base>
  41d404:	mov	x0, x20
  41d408:	bl	401be0 <_Unwind_Resume@plt>
  41d40c:	mov	x20, x0
  41d410:	mov	x1, #0x18                  	// #24
  41d414:	mov	x0, x19
  41d418:	bl	424780 <_ZdlPvm@@Base>
  41d41c:	mov	x0, x20
  41d420:	bl	401be0 <_Unwind_Resume@plt>
  41d424:	ldp	x19, x20, [sp, #16]
  41d428:	ldp	x29, x30, [sp], #128
  41d42c:	ret
  41d430:	stp	x29, x30, [sp, #-64]!
  41d434:	mov	x29, sp
  41d438:	str	x0, [sp, #40]
  41d43c:	str	x1, [sp, #32]
  41d440:	str	w2, [sp, #28]
  41d444:	ldr	x0, [sp, #32]
  41d448:	bl	4209f0 <printf@plt+0x1ed90>
  41d44c:	str	w0, [sp, #60]
  41d450:	ldr	w0, [sp, #60]
  41d454:	mvn	w0, w0
  41d458:	lsr	w0, w0, #31
  41d45c:	and	w0, w0, #0xff
  41d460:	mov	w3, w0
  41d464:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d468:	add	x2, x0, #0xe20
  41d46c:	mov	w1, #0x190                 	// #400
  41d470:	mov	w0, w3
  41d474:	bl	4109f0 <printf@plt+0xed90>
  41d478:	ldr	x0, [sp, #40]
  41d47c:	ldr	w0, [x0, #72]
  41d480:	ldr	w1, [sp, #60]
  41d484:	cmp	w1, w0
  41d488:	b.ge	41d4fc <printf@plt+0x1b89c>  // b.tcont
  41d48c:	ldr	x0, [sp, #40]
  41d490:	ldr	x1, [x0, #64]
  41d494:	ldrsw	x0, [sp, #60]
  41d498:	lsl	x0, x0, #2
  41d49c:	add	x0, x1, x0
  41d4a0:	ldr	w0, [x0]
  41d4a4:	cmp	w0, #0x0
  41d4a8:	b.lt	41d4fc <printf@plt+0x1b89c>  // b.tstop
  41d4ac:	ldr	x0, [sp, #40]
  41d4b0:	ldr	x2, [x0, #80]
  41d4b4:	ldr	x0, [sp, #40]
  41d4b8:	ldr	x1, [x0, #64]
  41d4bc:	ldrsw	x0, [sp, #60]
  41d4c0:	lsl	x0, x0, #2
  41d4c4:	add	x0, x1, x0
  41d4c8:	ldr	w0, [x0]
  41d4cc:	sxtw	x1, w0
  41d4d0:	mov	x0, x1
  41d4d4:	lsl	x0, x0, #2
  41d4d8:	add	x0, x0, x1
  41d4dc:	lsl	x0, x0, #3
  41d4e0:	add	x0, x2, x0
  41d4e4:	ldr	w0, [x0, #12]
  41d4e8:	ldr	w2, [sp, #28]
  41d4ec:	mov	w1, w0
  41d4f0:	ldr	x0, [sp, #40]
  41d4f4:	bl	420a08 <printf@plt+0x1eda8>
  41d4f8:	b	41d51c <printf@plt+0x1b8bc>
  41d4fc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d500:	add	x0, x0, #0xb88
  41d504:	ldr	w0, [x0]
  41d508:	cmp	w0, #0x0
  41d50c:	b.eq	41d518 <printf@plt+0x1b8b8>  // b.none
  41d510:	mov	w0, #0x0                   	// #0
  41d514:	b	41d51c <printf@plt+0x1b8bc>
  41d518:	bl	401b70 <abort@plt>
  41d51c:	ldp	x29, x30, [sp], #64
  41d520:	ret
  41d524:	stp	x29, x30, [sp, #-64]!
  41d528:	mov	x29, sp
  41d52c:	str	x0, [sp, #40]
  41d530:	str	x1, [sp, #32]
  41d534:	str	w2, [sp, #28]
  41d538:	ldr	x0, [sp, #32]
  41d53c:	bl	4209f0 <printf@plt+0x1ed90>
  41d540:	str	w0, [sp, #60]
  41d544:	ldr	w0, [sp, #60]
  41d548:	mvn	w0, w0
  41d54c:	lsr	w0, w0, #31
  41d550:	and	w0, w0, #0xff
  41d554:	mov	w3, w0
  41d558:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d55c:	add	x2, x0, #0xe20
  41d560:	mov	w1, #0x19f                 	// #415
  41d564:	mov	w0, w3
  41d568:	bl	4109f0 <printf@plt+0xed90>
  41d56c:	ldr	x0, [sp, #40]
  41d570:	ldr	w0, [x0, #72]
  41d574:	ldr	w1, [sp, #60]
  41d578:	cmp	w1, w0
  41d57c:	b.ge	41d5f0 <printf@plt+0x1b990>  // b.tcont
  41d580:	ldr	x0, [sp, #40]
  41d584:	ldr	x1, [x0, #64]
  41d588:	ldrsw	x0, [sp, #60]
  41d58c:	lsl	x0, x0, #2
  41d590:	add	x0, x1, x0
  41d594:	ldr	w0, [x0]
  41d598:	cmp	w0, #0x0
  41d59c:	b.lt	41d5f0 <printf@plt+0x1b990>  // b.tstop
  41d5a0:	ldr	x0, [sp, #40]
  41d5a4:	ldr	x2, [x0, #80]
  41d5a8:	ldr	x0, [sp, #40]
  41d5ac:	ldr	x1, [x0, #64]
  41d5b0:	ldrsw	x0, [sp, #60]
  41d5b4:	lsl	x0, x0, #2
  41d5b8:	add	x0, x1, x0
  41d5bc:	ldr	w0, [x0]
  41d5c0:	sxtw	x1, w0
  41d5c4:	mov	x0, x1
  41d5c8:	lsl	x0, x0, #2
  41d5cc:	add	x0, x0, x1
  41d5d0:	lsl	x0, x0, #3
  41d5d4:	add	x0, x2, x0
  41d5d8:	ldr	w0, [x0, #16]
  41d5dc:	ldr	w2, [sp, #28]
  41d5e0:	mov	w1, w0
  41d5e4:	ldr	x0, [sp, #40]
  41d5e8:	bl	420a08 <printf@plt+0x1eda8>
  41d5ec:	b	41d610 <printf@plt+0x1b9b0>
  41d5f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d5f4:	add	x0, x0, #0xb88
  41d5f8:	ldr	w0, [x0]
  41d5fc:	cmp	w0, #0x0
  41d600:	b.eq	41d60c <printf@plt+0x1b9ac>  // b.none
  41d604:	mov	w0, #0x0                   	// #0
  41d608:	b	41d610 <printf@plt+0x1b9b0>
  41d60c:	bl	401b70 <abort@plt>
  41d610:	ldp	x29, x30, [sp], #64
  41d614:	ret
  41d618:	stp	x29, x30, [sp, #-64]!
  41d61c:	mov	x29, sp
  41d620:	str	x0, [sp, #40]
  41d624:	str	x1, [sp, #32]
  41d628:	str	w2, [sp, #28]
  41d62c:	ldr	x0, [sp, #32]
  41d630:	bl	4209f0 <printf@plt+0x1ed90>
  41d634:	str	w0, [sp, #60]
  41d638:	ldr	w0, [sp, #60]
  41d63c:	mvn	w0, w0
  41d640:	lsr	w0, w0, #31
  41d644:	and	w0, w0, #0xff
  41d648:	mov	w3, w0
  41d64c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d650:	add	x2, x0, #0xe20
  41d654:	mov	w1, #0x1ae                 	// #430
  41d658:	mov	w0, w3
  41d65c:	bl	4109f0 <printf@plt+0xed90>
  41d660:	ldr	x0, [sp, #40]
  41d664:	ldr	w0, [x0, #72]
  41d668:	ldr	w1, [sp, #60]
  41d66c:	cmp	w1, w0
  41d670:	b.ge	41d6e4 <printf@plt+0x1ba84>  // b.tcont
  41d674:	ldr	x0, [sp, #40]
  41d678:	ldr	x1, [x0, #64]
  41d67c:	ldrsw	x0, [sp, #60]
  41d680:	lsl	x0, x0, #2
  41d684:	add	x0, x1, x0
  41d688:	ldr	w0, [x0]
  41d68c:	cmp	w0, #0x0
  41d690:	b.lt	41d6e4 <printf@plt+0x1ba84>  // b.tstop
  41d694:	ldr	x0, [sp, #40]
  41d698:	ldr	x2, [x0, #80]
  41d69c:	ldr	x0, [sp, #40]
  41d6a0:	ldr	x1, [x0, #64]
  41d6a4:	ldrsw	x0, [sp, #60]
  41d6a8:	lsl	x0, x0, #2
  41d6ac:	add	x0, x1, x0
  41d6b0:	ldr	w0, [x0]
  41d6b4:	sxtw	x1, w0
  41d6b8:	mov	x0, x1
  41d6bc:	lsl	x0, x0, #2
  41d6c0:	add	x0, x0, x1
  41d6c4:	lsl	x0, x0, #3
  41d6c8:	add	x0, x2, x0
  41d6cc:	ldr	w0, [x0, #24]
  41d6d0:	ldr	w2, [sp, #28]
  41d6d4:	mov	w1, w0
  41d6d8:	ldr	x0, [sp, #40]
  41d6dc:	bl	420a08 <printf@plt+0x1eda8>
  41d6e0:	b	41d704 <printf@plt+0x1baa4>
  41d6e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d6e8:	add	x0, x0, #0xb88
  41d6ec:	ldr	w0, [x0]
  41d6f0:	cmp	w0, #0x0
  41d6f4:	b.eq	41d700 <printf@plt+0x1baa0>  // b.none
  41d6f8:	mov	w0, #0x0                   	// #0
  41d6fc:	b	41d704 <printf@plt+0x1baa4>
  41d700:	bl	401b70 <abort@plt>
  41d704:	ldp	x29, x30, [sp], #64
  41d708:	ret
  41d70c:	stp	x29, x30, [sp, #-64]!
  41d710:	mov	x29, sp
  41d714:	str	x0, [sp, #40]
  41d718:	str	x1, [sp, #32]
  41d71c:	str	w2, [sp, #28]
  41d720:	ldr	x0, [sp, #32]
  41d724:	bl	4209f0 <printf@plt+0x1ed90>
  41d728:	str	w0, [sp, #60]
  41d72c:	ldr	w0, [sp, #60]
  41d730:	mvn	w0, w0
  41d734:	lsr	w0, w0, #31
  41d738:	and	w0, w0, #0xff
  41d73c:	mov	w3, w0
  41d740:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d744:	add	x2, x0, #0xe20
  41d748:	mov	w1, #0x1bd                 	// #445
  41d74c:	mov	w0, w3
  41d750:	bl	4109f0 <printf@plt+0xed90>
  41d754:	ldr	x0, [sp, #40]
  41d758:	ldr	w0, [x0, #72]
  41d75c:	ldr	w1, [sp, #60]
  41d760:	cmp	w1, w0
  41d764:	b.ge	41d7d8 <printf@plt+0x1bb78>  // b.tcont
  41d768:	ldr	x0, [sp, #40]
  41d76c:	ldr	x1, [x0, #64]
  41d770:	ldrsw	x0, [sp, #60]
  41d774:	lsl	x0, x0, #2
  41d778:	add	x0, x1, x0
  41d77c:	ldr	w0, [x0]
  41d780:	cmp	w0, #0x0
  41d784:	b.lt	41d7d8 <printf@plt+0x1bb78>  // b.tstop
  41d788:	ldr	x0, [sp, #40]
  41d78c:	ldr	x2, [x0, #80]
  41d790:	ldr	x0, [sp, #40]
  41d794:	ldr	x1, [x0, #64]
  41d798:	ldrsw	x0, [sp, #60]
  41d79c:	lsl	x0, x0, #2
  41d7a0:	add	x0, x1, x0
  41d7a4:	ldr	w0, [x0]
  41d7a8:	sxtw	x1, w0
  41d7ac:	mov	x0, x1
  41d7b0:	lsl	x0, x0, #2
  41d7b4:	add	x0, x0, x1
  41d7b8:	lsl	x0, x0, #3
  41d7bc:	add	x0, x2, x0
  41d7c0:	ldr	w0, [x0, #20]
  41d7c4:	ldr	w2, [sp, #28]
  41d7c8:	mov	w1, w0
  41d7cc:	ldr	x0, [sp, #40]
  41d7d0:	bl	420a08 <printf@plt+0x1eda8>
  41d7d4:	b	41d7f8 <printf@plt+0x1bb98>
  41d7d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d7dc:	add	x0, x0, #0xb88
  41d7e0:	ldr	w0, [x0]
  41d7e4:	cmp	w0, #0x0
  41d7e8:	b.eq	41d7f4 <printf@plt+0x1bb94>  // b.none
  41d7ec:	mov	w0, #0x0                   	// #0
  41d7f0:	b	41d7f8 <printf@plt+0x1bb98>
  41d7f4:	bl	401b70 <abort@plt>
  41d7f8:	ldp	x29, x30, [sp], #64
  41d7fc:	ret
  41d800:	stp	x29, x30, [sp, #-64]!
  41d804:	mov	x29, sp
  41d808:	str	x0, [sp, #40]
  41d80c:	str	x1, [sp, #32]
  41d810:	str	w2, [sp, #28]
  41d814:	ldr	x0, [sp, #32]
  41d818:	bl	4209f0 <printf@plt+0x1ed90>
  41d81c:	str	w0, [sp, #60]
  41d820:	ldr	w0, [sp, #60]
  41d824:	mvn	w0, w0
  41d828:	lsr	w0, w0, #31
  41d82c:	and	w0, w0, #0xff
  41d830:	mov	w3, w0
  41d834:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d838:	add	x2, x0, #0xe20
  41d83c:	mov	w1, #0x1cc                 	// #460
  41d840:	mov	w0, w3
  41d844:	bl	4109f0 <printf@plt+0xed90>
  41d848:	ldr	x0, [sp, #40]
  41d84c:	ldr	w0, [x0, #72]
  41d850:	ldr	w1, [sp, #60]
  41d854:	cmp	w1, w0
  41d858:	b.ge	41d8cc <printf@plt+0x1bc6c>  // b.tcont
  41d85c:	ldr	x0, [sp, #40]
  41d860:	ldr	x1, [x0, #64]
  41d864:	ldrsw	x0, [sp, #60]
  41d868:	lsl	x0, x0, #2
  41d86c:	add	x0, x1, x0
  41d870:	ldr	w0, [x0]
  41d874:	cmp	w0, #0x0
  41d878:	b.lt	41d8cc <printf@plt+0x1bc6c>  // b.tstop
  41d87c:	ldr	x0, [sp, #40]
  41d880:	ldr	x2, [x0, #80]
  41d884:	ldr	x0, [sp, #40]
  41d888:	ldr	x1, [x0, #64]
  41d88c:	ldrsw	x0, [sp, #60]
  41d890:	lsl	x0, x0, #2
  41d894:	add	x0, x1, x0
  41d898:	ldr	w0, [x0]
  41d89c:	sxtw	x1, w0
  41d8a0:	mov	x0, x1
  41d8a4:	lsl	x0, x0, #2
  41d8a8:	add	x0, x0, x1
  41d8ac:	lsl	x0, x0, #3
  41d8b0:	add	x0, x2, x0
  41d8b4:	ldr	w0, [x0, #28]
  41d8b8:	ldr	w2, [sp, #28]
  41d8bc:	mov	w1, w0
  41d8c0:	ldr	x0, [sp, #40]
  41d8c4:	bl	420a08 <printf@plt+0x1eda8>
  41d8c8:	b	41d8ec <printf@plt+0x1bc8c>
  41d8cc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41d8d0:	add	x0, x0, #0xb88
  41d8d4:	ldr	w0, [x0]
  41d8d8:	cmp	w0, #0x0
  41d8dc:	b.eq	41d8e8 <printf@plt+0x1bc88>  // b.none
  41d8e0:	mov	w0, #0x0                   	// #0
  41d8e4:	b	41d8ec <printf@plt+0x1bc8c>
  41d8e8:	bl	401b70 <abort@plt>
  41d8ec:	ldp	x29, x30, [sp], #64
  41d8f0:	ret
  41d8f4:	stp	x29, x30, [sp, #-32]!
  41d8f8:	mov	x29, sp
  41d8fc:	str	x0, [sp, #24]
  41d900:	str	w1, [sp, #20]
  41d904:	ldr	w0, [sp, #20]
  41d908:	mvn	w0, w0
  41d90c:	lsr	w0, w0, #31
  41d910:	and	w0, w0, #0xff
  41d914:	mov	w3, w0
  41d918:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41d91c:	add	x2, x0, #0xe20
  41d920:	mov	w1, #0x1da                 	// #474
  41d924:	mov	w0, w3
  41d928:	bl	4109f0 <printf@plt+0xed90>
  41d92c:	ldr	w0, [sp, #20]
  41d930:	cmp	w0, #0x3e8
  41d934:	b.ne	41d944 <printf@plt+0x1bce4>  // b.any
  41d938:	ldr	x0, [sp, #24]
  41d93c:	str	wzr, [x0, #56]
  41d940:	b	41d950 <printf@plt+0x1bcf0>
  41d944:	ldr	x0, [sp, #24]
  41d948:	ldr	w1, [sp, #20]
  41d94c:	str	w1, [x0, #56]
  41d950:	nop
  41d954:	ldp	x29, x30, [sp], #32
  41d958:	ret
  41d95c:	sub	sp, sp, #0x10
  41d960:	str	x0, [sp, #8]
  41d964:	ldr	x0, [sp, #8]
  41d968:	ldr	w0, [x0, #56]
  41d96c:	add	sp, sp, #0x10
  41d970:	ret
  41d974:	stp	x29, x30, [sp, #-32]!
  41d978:	mov	x29, sp
  41d97c:	str	x0, [sp, #24]
  41d980:	str	w1, [sp, #20]
  41d984:	ldr	x0, [sp, #24]
  41d988:	ldr	w0, [x0, #24]
  41d98c:	ldr	w2, [sp, #20]
  41d990:	mov	w1, w0
  41d994:	ldr	x0, [sp, #24]
  41d998:	bl	420a08 <printf@plt+0x1eda8>
  41d99c:	ldp	x29, x30, [sp], #32
  41d9a0:	ret
  41d9a4:	sub	sp, sp, #0x30
  41d9a8:	str	x0, [sp, #40]
  41d9ac:	str	x1, [sp, #32]
  41d9b0:	str	x2, [sp, #24]
  41d9b4:	str	w3, [sp, #20]
  41d9b8:	str	x4, [sp, #8]
  41d9bc:	ldr	x0, [sp, #40]
  41d9c0:	ldr	x1, [sp, #32]
  41d9c4:	str	x1, [x0]
  41d9c8:	ldr	x0, [sp, #40]
  41d9cc:	ldr	x1, [sp, #24]
  41d9d0:	str	x1, [x0, #8]
  41d9d4:	ldr	x0, [sp, #40]
  41d9d8:	ldr	w1, [sp, #20]
  41d9dc:	str	w1, [x0, #16]
  41d9e0:	ldr	x0, [sp, #40]
  41d9e4:	ldr	x1, [sp, #8]
  41d9e8:	str	x1, [x0, #24]
  41d9ec:	nop
  41d9f0:	add	sp, sp, #0x30
  41d9f4:	ret
  41d9f8:	stp	x29, x30, [sp, #-80]!
  41d9fc:	mov	x29, sp
  41da00:	str	x19, [sp, #16]
  41da04:	str	x0, [sp, #56]
  41da08:	str	x1, [sp, #48]
  41da0c:	str	x2, [sp, #40]
  41da10:	str	w3, [sp, #36]
  41da14:	ldr	x0, [sp, #56]
  41da18:	ldr	x0, [x0, #16]
  41da1c:	cmp	x0, #0x0
  41da20:	b.ne	41da70 <printf@plt+0x1be10>  // b.any
  41da24:	mov	x0, #0xfb8                 	// #4024
  41da28:	bl	401830 <_Znam@plt>
  41da2c:	mov	x1, x0
  41da30:	ldr	x0, [sp, #56]
  41da34:	str	x1, [x0, #16]
  41da38:	str	wzr, [sp, #76]
  41da3c:	ldr	w0, [sp, #76]
  41da40:	cmp	w0, #0x1f6
  41da44:	b.gt	41da70 <printf@plt+0x1be10>
  41da48:	ldr	x0, [sp, #56]
  41da4c:	ldr	x1, [x0, #16]
  41da50:	ldrsw	x0, [sp, #76]
  41da54:	lsl	x0, x0, #3
  41da58:	add	x0, x1, x0
  41da5c:	str	xzr, [x0]
  41da60:	ldr	w0, [sp, #76]
  41da64:	add	w0, w0, #0x1
  41da68:	str	w0, [sp, #76]
  41da6c:	b	41da3c <printf@plt+0x1bddc>
  41da70:	ldr	x0, [sp, #56]
  41da74:	ldr	x19, [x0, #16]
  41da78:	ldr	x1, [sp, #40]
  41da7c:	ldr	x0, [sp, #48]
  41da80:	bl	420aa0 <printf@plt+0x1ee40>
  41da84:	sxtw	x0, w0
  41da88:	lsl	x0, x0, #3
  41da8c:	add	x0, x19, x0
  41da90:	str	x0, [sp, #64]
  41da94:	mov	x0, #0x20                  	// #32
  41da98:	bl	4246c4 <_Znwm@@Base>
  41da9c:	mov	x19, x0
  41daa0:	ldr	x0, [sp, #64]
  41daa4:	ldr	x0, [x0]
  41daa8:	mov	x4, x0
  41daac:	ldr	w3, [sp, #36]
  41dab0:	ldr	x2, [sp, #40]
  41dab4:	ldr	x1, [sp, #48]
  41dab8:	mov	x0, x19
  41dabc:	bl	41d9a4 <printf@plt+0x1bd44>
  41dac0:	ldr	x0, [sp, #64]
  41dac4:	str	x19, [x0]
  41dac8:	nop
  41dacc:	ldr	x19, [sp, #16]
  41dad0:	ldp	x29, x30, [sp], #80
  41dad4:	ret
  41dad8:	stp	x29, x30, [sp, #-80]!
  41dadc:	mov	x29, sp
  41dae0:	str	x19, [sp, #16]
  41dae4:	str	x0, [sp, #56]
  41dae8:	str	x1, [sp, #48]
  41daec:	str	x2, [sp, #40]
  41daf0:	str	w3, [sp, #36]
  41daf4:	ldr	x0, [sp, #56]
  41daf8:	ldr	x0, [x0, #16]
  41dafc:	cmp	x0, #0x0
  41db00:	b.eq	41db8c <printf@plt+0x1bf2c>  // b.none
  41db04:	ldr	x0, [sp, #56]
  41db08:	ldr	x19, [x0, #16]
  41db0c:	ldr	x1, [sp, #40]
  41db10:	ldr	x0, [sp, #48]
  41db14:	bl	420aa0 <printf@plt+0x1ee40>
  41db18:	sxtw	x0, w0
  41db1c:	lsl	x0, x0, #3
  41db20:	add	x0, x19, x0
  41db24:	ldr	x0, [x0]
  41db28:	str	x0, [sp, #72]
  41db2c:	ldr	x0, [sp, #72]
  41db30:	cmp	x0, #0x0
  41db34:	b.eq	41db8c <printf@plt+0x1bf2c>  // b.none
  41db38:	ldr	x0, [sp, #72]
  41db3c:	ldr	x0, [x0]
  41db40:	ldr	x1, [sp, #48]
  41db44:	cmp	x1, x0
  41db48:	b.ne	41db7c <printf@plt+0x1bf1c>  // b.any
  41db4c:	ldr	x0, [sp, #72]
  41db50:	ldr	x0, [x0, #8]
  41db54:	ldr	x1, [sp, #40]
  41db58:	cmp	x1, x0
  41db5c:	b.ne	41db7c <printf@plt+0x1bf1c>  // b.any
  41db60:	ldr	x0, [sp, #72]
  41db64:	ldr	w0, [x0, #16]
  41db68:	ldr	w2, [sp, #36]
  41db6c:	mov	w1, w0
  41db70:	ldr	x0, [sp, #56]
  41db74:	bl	420a08 <printf@plt+0x1eda8>
  41db78:	b	41db90 <printf@plt+0x1bf30>
  41db7c:	ldr	x0, [sp, #72]
  41db80:	ldr	x0, [x0, #24]
  41db84:	str	x0, [sp, #72]
  41db88:	b	41db2c <printf@plt+0x1becc>
  41db8c:	mov	w0, #0x0                   	// #0
  41db90:	ldr	x19, [sp, #16]
  41db94:	ldp	x29, x30, [sp], #80
  41db98:	ret
  41db9c:	sub	sp, sp, #0x10
  41dba0:	str	x0, [sp, #8]
  41dba4:	str	w1, [sp, #4]
  41dba8:	ldr	x0, [sp, #8]
  41dbac:	ldr	w1, [x0, #8]
  41dbb0:	ldr	w0, [sp, #4]
  41dbb4:	and	w0, w1, w0
  41dbb8:	add	sp, sp, #0x10
  41dbbc:	ret
  41dbc0:	stp	x29, x30, [sp, #-48]!
  41dbc4:	mov	x29, sp
  41dbc8:	str	x0, [sp, #24]
  41dbcc:	str	x1, [sp, #16]
  41dbd0:	ldr	x0, [sp, #16]
  41dbd4:	bl	4209f0 <printf@plt+0x1ed90>
  41dbd8:	str	w0, [sp, #44]
  41dbdc:	ldr	w0, [sp, #44]
  41dbe0:	mvn	w0, w0
  41dbe4:	lsr	w0, w0, #31
  41dbe8:	and	w0, w0, #0xff
  41dbec:	mov	w3, w0
  41dbf0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41dbf4:	add	x2, x0, #0xe20
  41dbf8:	mov	w1, #0x215                 	// #533
  41dbfc:	mov	w0, w3
  41dc00:	bl	4109f0 <printf@plt+0xed90>
  41dc04:	ldr	x0, [sp, #24]
  41dc08:	ldr	w0, [x0, #72]
  41dc0c:	ldr	w1, [sp, #44]
  41dc10:	cmp	w1, w0
  41dc14:	b.ge	41dc78 <printf@plt+0x1c018>  // b.tcont
  41dc18:	ldr	x0, [sp, #24]
  41dc1c:	ldr	x1, [x0, #64]
  41dc20:	ldrsw	x0, [sp, #44]
  41dc24:	lsl	x0, x0, #2
  41dc28:	add	x0, x1, x0
  41dc2c:	ldr	w0, [x0]
  41dc30:	cmp	w0, #0x0
  41dc34:	b.lt	41dc78 <printf@plt+0x1c018>  // b.tstop
  41dc38:	ldr	x0, [sp, #24]
  41dc3c:	ldr	x2, [x0, #80]
  41dc40:	ldr	x0, [sp, #24]
  41dc44:	ldr	x1, [x0, #64]
  41dc48:	ldrsw	x0, [sp, #44]
  41dc4c:	lsl	x0, x0, #2
  41dc50:	add	x0, x1, x0
  41dc54:	ldr	w0, [x0]
  41dc58:	sxtw	x1, w0
  41dc5c:	mov	x0, x1
  41dc60:	lsl	x0, x0, #2
  41dc64:	add	x0, x0, x1
  41dc68:	lsl	x0, x0, #3
  41dc6c:	add	x0, x2, x0
  41dc70:	ldrb	w0, [x0]
  41dc74:	b	41dc98 <printf@plt+0x1c038>
  41dc78:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41dc7c:	add	x0, x0, #0xb88
  41dc80:	ldr	w0, [x0]
  41dc84:	cmp	w0, #0x0
  41dc88:	b.eq	41dc94 <printf@plt+0x1c034>  // b.none
  41dc8c:	mov	w0, #0x0                   	// #0
  41dc90:	b	41dc98 <printf@plt+0x1c038>
  41dc94:	bl	401b70 <abort@plt>
  41dc98:	ldp	x29, x30, [sp], #48
  41dc9c:	ret
  41dca0:	stp	x29, x30, [sp, #-48]!
  41dca4:	mov	x29, sp
  41dca8:	str	x0, [sp, #24]
  41dcac:	str	x1, [sp, #16]
  41dcb0:	ldr	x0, [sp, #16]
  41dcb4:	bl	4209f0 <printf@plt+0x1ed90>
  41dcb8:	str	w0, [sp, #44]
  41dcbc:	ldr	w0, [sp, #44]
  41dcc0:	mvn	w0, w0
  41dcc4:	lsr	w0, w0, #31
  41dcc8:	and	w0, w0, #0xff
  41dccc:	mov	w3, w0
  41dcd0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41dcd4:	add	x2, x0, #0xe20
  41dcd8:	mov	w1, #0x224                 	// #548
  41dcdc:	mov	w0, w3
  41dce0:	bl	4109f0 <printf@plt+0xed90>
  41dce4:	ldr	x0, [sp, #24]
  41dce8:	ldr	w0, [x0, #72]
  41dcec:	ldr	w1, [sp, #44]
  41dcf0:	cmp	w1, w0
  41dcf4:	b.ge	41dd58 <printf@plt+0x1c0f8>  // b.tcont
  41dcf8:	ldr	x0, [sp, #24]
  41dcfc:	ldr	x1, [x0, #64]
  41dd00:	ldrsw	x0, [sp, #44]
  41dd04:	lsl	x0, x0, #2
  41dd08:	add	x0, x1, x0
  41dd0c:	ldr	w0, [x0]
  41dd10:	cmp	w0, #0x0
  41dd14:	b.lt	41dd58 <printf@plt+0x1c0f8>  // b.tstop
  41dd18:	ldr	x0, [sp, #24]
  41dd1c:	ldr	x2, [x0, #80]
  41dd20:	ldr	x0, [sp, #24]
  41dd24:	ldr	x1, [x0, #64]
  41dd28:	ldrsw	x0, [sp, #44]
  41dd2c:	lsl	x0, x0, #2
  41dd30:	add	x0, x1, x0
  41dd34:	ldr	w0, [x0]
  41dd38:	sxtw	x1, w0
  41dd3c:	mov	x0, x1
  41dd40:	lsl	x0, x0, #2
  41dd44:	add	x0, x0, x1
  41dd48:	lsl	x0, x0, #3
  41dd4c:	add	x0, x2, x0
  41dd50:	ldr	w0, [x0, #4]
  41dd54:	b	41ddb0 <printf@plt+0x1c150>
  41dd58:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41dd5c:	add	x0, x0, #0xb88
  41dd60:	ldr	w0, [x0]
  41dd64:	cmp	w0, #0x0
  41dd68:	b.eq	41ddac <printf@plt+0x1c14c>  // b.none
  41dd6c:	ldr	x0, [sp, #16]
  41dd70:	bl	41c4a8 <printf@plt+0x1a848>
  41dd74:	str	w0, [sp, #40]
  41dd78:	ldr	w0, [sp, #40]
  41dd7c:	cmp	w0, #0x0
  41dd80:	b.lt	41dd8c <printf@plt+0x1c12c>  // b.tstop
  41dd84:	ldr	w0, [sp, #40]
  41dd88:	b	41ddb0 <printf@plt+0x1c150>
  41dd8c:	ldr	x0, [sp, #16]
  41dd90:	bl	4209d8 <printf@plt+0x1ed78>
  41dd94:	str	w0, [sp, #36]
  41dd98:	ldr	w0, [sp, #36]
  41dd9c:	cmp	w0, #0x0
  41dda0:	b.lt	41ddac <printf@plt+0x1c14c>  // b.tstop
  41dda4:	ldr	w0, [sp, #36]
  41dda8:	b	41ddb0 <printf@plt+0x1c150>
  41ddac:	bl	401b70 <abort@plt>
  41ddb0:	ldp	x29, x30, [sp], #48
  41ddb4:	ret
  41ddb8:	sub	sp, sp, #0x10
  41ddbc:	str	x0, [sp, #8]
  41ddc0:	ldr	x0, [sp, #8]
  41ddc4:	ldr	x0, [x0, #32]
  41ddc8:	add	sp, sp, #0x10
  41ddcc:	ret
  41ddd0:	sub	sp, sp, #0x10
  41ddd4:	str	x0, [sp, #8]
  41ddd8:	ldr	x0, [sp, #8]
  41dddc:	ldr	x0, [x0, #40]
  41dde0:	add	sp, sp, #0x10
  41dde4:	ret
  41dde8:	stp	x29, x30, [sp, #-48]!
  41ddec:	mov	x29, sp
  41ddf0:	str	x0, [sp, #24]
  41ddf4:	str	x1, [sp, #16]
  41ddf8:	ldr	x0, [sp, #16]
  41ddfc:	bl	4209f0 <printf@plt+0x1ed90>
  41de00:	str	w0, [sp, #44]
  41de04:	ldr	w0, [sp, #44]
  41de08:	mvn	w0, w0
  41de0c:	lsr	w0, w0, #31
  41de10:	and	w0, w0, #0xff
  41de14:	mov	w3, w0
  41de18:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41de1c:	add	x2, x0, #0xe20
  41de20:	mov	w1, #0x245                 	// #581
  41de24:	mov	w0, w3
  41de28:	bl	4109f0 <printf@plt+0xed90>
  41de2c:	ldr	x0, [sp, #24]
  41de30:	ldr	w0, [x0, #72]
  41de34:	ldr	w1, [sp, #44]
  41de38:	cmp	w1, w0
  41de3c:	b.ge	41dea0 <printf@plt+0x1c240>  // b.tcont
  41de40:	ldr	x0, [sp, #24]
  41de44:	ldr	x1, [x0, #64]
  41de48:	ldrsw	x0, [sp, #44]
  41de4c:	lsl	x0, x0, #2
  41de50:	add	x0, x1, x0
  41de54:	ldr	w0, [x0]
  41de58:	cmp	w0, #0x0
  41de5c:	b.lt	41dea0 <printf@plt+0x1c240>  // b.tstop
  41de60:	ldr	x0, [sp, #24]
  41de64:	ldr	x2, [x0, #80]
  41de68:	ldr	x0, [sp, #24]
  41de6c:	ldr	x1, [x0, #64]
  41de70:	ldrsw	x0, [sp, #44]
  41de74:	lsl	x0, x0, #2
  41de78:	add	x0, x1, x0
  41de7c:	ldr	w0, [x0]
  41de80:	sxtw	x1, w0
  41de84:	mov	x0, x1
  41de88:	lsl	x0, x0, #2
  41de8c:	add	x0, x0, x1
  41de90:	lsl	x0, x0, #3
  41de94:	add	x0, x2, x0
  41de98:	ldr	x0, [x0, #32]
  41de9c:	b	41dec0 <printf@plt+0x1c260>
  41dea0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41dea4:	add	x0, x0, #0xb88
  41dea8:	ldr	w0, [x0]
  41deac:	cmp	w0, #0x0
  41deb0:	b.eq	41debc <printf@plt+0x1c25c>  // b.none
  41deb4:	mov	x0, #0x0                   	// #0
  41deb8:	b	41dec0 <printf@plt+0x1c260>
  41debc:	bl	401b70 <abort@plt>
  41dec0:	ldp	x29, x30, [sp], #48
  41dec4:	ret
  41dec8:	sub	sp, sp, #0x10
  41decc:	str	x0, [sp, #8]
  41ded0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ded4:	add	x0, x0, #0xb90
  41ded8:	ldr	x0, [x0]
  41dedc:	add	sp, sp, #0x10
  41dee0:	ret
  41dee4:	stp	x29, x30, [sp, #-64]!
  41dee8:	mov	x29, sp
  41deec:	str	x0, [sp, #24]
  41def0:	str	w1, [sp, #20]
  41def4:	ldr	x0, [sp, #24]
  41def8:	ldr	w0, [x0, #72]
  41defc:	cmp	w0, #0x0
  41df00:	b.ne	41dfac <printf@plt+0x1c34c>  // b.any
  41df04:	ldr	x0, [sp, #24]
  41df08:	mov	w1, #0x80                  	// #128
  41df0c:	str	w1, [x0, #72]
  41df10:	ldr	x0, [sp, #24]
  41df14:	ldr	w0, [x0, #72]
  41df18:	ldr	w1, [sp, #20]
  41df1c:	cmp	w1, w0
  41df20:	b.lt	41df34 <printf@plt+0x1c2d4>  // b.tstop
  41df24:	ldr	w0, [sp, #20]
  41df28:	add	w1, w0, #0xa
  41df2c:	ldr	x0, [sp, #24]
  41df30:	str	w1, [x0, #72]
  41df34:	ldr	x0, [sp, #24]
  41df38:	ldr	w0, [x0, #72]
  41df3c:	sxtw	x0, w0
  41df40:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  41df44:	cmp	x0, x1
  41df48:	b.hi	41df68 <printf@plt+0x1c308>  // b.pmore
  41df4c:	lsl	x0, x0, #2
  41df50:	bl	401830 <_Znam@plt>
  41df54:	mov	x1, x0
  41df58:	ldr	x0, [sp, #24]
  41df5c:	str	x1, [x0, #64]
  41df60:	str	wzr, [sp, #60]
  41df64:	b	41df6c <printf@plt+0x1c30c>
  41df68:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41df6c:	ldr	x0, [sp, #24]
  41df70:	ldr	w0, [x0, #72]
  41df74:	ldr	w1, [sp, #60]
  41df78:	cmp	w1, w0
  41df7c:	b.ge	41e0ac <printf@plt+0x1c44c>  // b.tcont
  41df80:	ldr	x0, [sp, #24]
  41df84:	ldr	x1, [x0, #64]
  41df88:	ldrsw	x0, [sp, #60]
  41df8c:	lsl	x0, x0, #2
  41df90:	add	x0, x1, x0
  41df94:	mov	w1, #0xffffffff            	// #-1
  41df98:	str	w1, [x0]
  41df9c:	ldr	w0, [sp, #60]
  41dfa0:	add	w0, w0, #0x1
  41dfa4:	str	w0, [sp, #60]
  41dfa8:	b	41df6c <printf@plt+0x1c30c>
  41dfac:	ldr	x0, [sp, #24]
  41dfb0:	ldr	w0, [x0, #72]
  41dfb4:	str	w0, [sp, #52]
  41dfb8:	ldr	x0, [sp, #24]
  41dfbc:	ldr	w0, [x0, #72]
  41dfc0:	lsl	w1, w0, #1
  41dfc4:	ldr	x0, [sp, #24]
  41dfc8:	str	w1, [x0, #72]
  41dfcc:	ldr	x0, [sp, #24]
  41dfd0:	ldr	w0, [x0, #72]
  41dfd4:	ldr	w1, [sp, #20]
  41dfd8:	cmp	w1, w0
  41dfdc:	b.lt	41dff0 <printf@plt+0x1c390>  // b.tstop
  41dfe0:	ldr	w0, [sp, #20]
  41dfe4:	add	w1, w0, #0xa
  41dfe8:	ldr	x0, [sp, #24]
  41dfec:	str	w1, [x0, #72]
  41dff0:	ldr	x0, [sp, #24]
  41dff4:	ldr	x0, [x0, #64]
  41dff8:	str	x0, [sp, #40]
  41dffc:	ldr	x0, [sp, #24]
  41e000:	ldr	w0, [x0, #72]
  41e004:	sxtw	x0, w0
  41e008:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  41e00c:	cmp	x0, x1
  41e010:	b.hi	41e054 <printf@plt+0x1c3f4>  // b.pmore
  41e014:	lsl	x0, x0, #2
  41e018:	bl	401830 <_Znam@plt>
  41e01c:	mov	x1, x0
  41e020:	ldr	x0, [sp, #24]
  41e024:	str	x1, [x0, #64]
  41e028:	ldr	x0, [sp, #24]
  41e02c:	ldr	x3, [x0, #64]
  41e030:	ldrsw	x0, [sp, #52]
  41e034:	lsl	x0, x0, #2
  41e038:	mov	x2, x0
  41e03c:	ldr	x1, [sp, #40]
  41e040:	mov	x0, x3
  41e044:	bl	401850 <memcpy@plt>
  41e048:	ldr	w0, [sp, #52]
  41e04c:	str	w0, [sp, #56]
  41e050:	b	41e058 <printf@plt+0x1c3f8>
  41e054:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41e058:	ldr	x0, [sp, #24]
  41e05c:	ldr	w0, [x0, #72]
  41e060:	ldr	w1, [sp, #56]
  41e064:	cmp	w1, w0
  41e068:	b.ge	41e098 <printf@plt+0x1c438>  // b.tcont
  41e06c:	ldr	x0, [sp, #24]
  41e070:	ldr	x1, [x0, #64]
  41e074:	ldrsw	x0, [sp, #56]
  41e078:	lsl	x0, x0, #2
  41e07c:	add	x0, x1, x0
  41e080:	mov	w1, #0xffffffff            	// #-1
  41e084:	str	w1, [x0]
  41e088:	ldr	w0, [sp, #56]
  41e08c:	add	w0, w0, #0x1
  41e090:	str	w0, [sp, #56]
  41e094:	b	41e058 <printf@plt+0x1c3f8>
  41e098:	ldr	x0, [sp, #40]
  41e09c:	cmp	x0, #0x0
  41e0a0:	b.eq	41e0ac <printf@plt+0x1c44c>  // b.none
  41e0a4:	ldr	x0, [sp, #40]
  41e0a8:	bl	401ac0 <_ZdaPv@plt>
  41e0ac:	nop
  41e0b0:	ldp	x29, x30, [sp], #64
  41e0b4:	ret
  41e0b8:	stp	x29, x30, [sp, #-48]!
  41e0bc:	mov	x29, sp
  41e0c0:	str	x0, [sp, #24]
  41e0c4:	ldr	x0, [sp, #24]
  41e0c8:	ldr	x0, [x0, #80]
  41e0cc:	cmp	x0, #0x0
  41e0d0:	b.ne	41e11c <printf@plt+0x1c4bc>  // b.any
  41e0d4:	ldr	x0, [sp, #24]
  41e0d8:	mov	w1, #0x10                  	// #16
  41e0dc:	str	w1, [x0, #92]
  41e0e0:	mov	x1, #0x10                  	// #16
  41e0e4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  41e0e8:	movk	x0, #0x333, lsl #48
  41e0ec:	cmp	x1, x0
  41e0f0:	b.hi	41e118 <printf@plt+0x1c4b8>  // b.pmore
  41e0f4:	mov	x0, x1
  41e0f8:	lsl	x0, x0, #2
  41e0fc:	add	x0, x0, x1
  41e100:	lsl	x0, x0, #3
  41e104:	bl	401830 <_Znam@plt>
  41e108:	mov	x1, x0
  41e10c:	ldr	x0, [sp, #24]
  41e110:	str	x1, [x0, #80]
  41e114:	b	41e1cc <printf@plt+0x1c56c>
  41e118:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41e11c:	ldr	x0, [sp, #24]
  41e120:	ldr	w0, [x0, #92]
  41e124:	str	w0, [sp, #44]
  41e128:	ldr	x0, [sp, #24]
  41e12c:	ldr	w0, [x0, #92]
  41e130:	lsl	w1, w0, #1
  41e134:	ldr	x0, [sp, #24]
  41e138:	str	w1, [x0, #92]
  41e13c:	ldr	x0, [sp, #24]
  41e140:	ldr	x0, [x0, #80]
  41e144:	str	x0, [sp, #32]
  41e148:	ldr	x0, [sp, #24]
  41e14c:	ldr	w0, [x0, #92]
  41e150:	sxtw	x1, w0
  41e154:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  41e158:	movk	x0, #0x333, lsl #48
  41e15c:	cmp	x1, x0
  41e160:	b.hi	41e1c0 <printf@plt+0x1c560>  // b.pmore
  41e164:	mov	x0, x1
  41e168:	lsl	x0, x0, #2
  41e16c:	add	x0, x0, x1
  41e170:	lsl	x0, x0, #3
  41e174:	bl	401830 <_Znam@plt>
  41e178:	mov	x1, x0
  41e17c:	ldr	x0, [sp, #24]
  41e180:	str	x1, [x0, #80]
  41e184:	ldr	x0, [sp, #24]
  41e188:	ldr	x3, [x0, #80]
  41e18c:	ldrsw	x1, [sp, #44]
  41e190:	mov	x0, x1
  41e194:	lsl	x0, x0, #2
  41e198:	add	x0, x0, x1
  41e19c:	lsl	x0, x0, #3
  41e1a0:	mov	x2, x0
  41e1a4:	ldr	x1, [sp, #32]
  41e1a8:	mov	x0, x3
  41e1ac:	bl	401850 <memcpy@plt>
  41e1b0:	ldr	x0, [sp, #32]
  41e1b4:	cmp	x0, #0x0
  41e1b8:	b.eq	41e1cc <printf@plt+0x1c56c>  // b.none
  41e1bc:	b	41e1c4 <printf@plt+0x1c564>
  41e1c0:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41e1c4:	ldr	x0, [sp, #32]
  41e1c8:	bl	401ac0 <_ZdaPv@plt>
  41e1cc:	nop
  41e1d0:	ldp	x29, x30, [sp], #48
  41e1d4:	ret
  41e1d8:	stp	x29, x30, [sp, #-64]!
  41e1dc:	mov	x29, sp
  41e1e0:	str	x0, [sp, #24]
  41e1e4:	ldr	x0, [sp, #24]
  41e1e8:	ldr	w0, [x0, #72]
  41e1ec:	sub	w0, w0, #0x1
  41e1f0:	str	w0, [sp, #60]
  41e1f4:	ldr	w0, [sp, #60]
  41e1f8:	cmp	w0, #0x0
  41e1fc:	b.lt	41e234 <printf@plt+0x1c5d4>  // b.tstop
  41e200:	ldr	x0, [sp, #24]
  41e204:	ldr	x1, [x0, #64]
  41e208:	ldrsw	x0, [sp, #60]
  41e20c:	lsl	x0, x0, #2
  41e210:	add	x0, x1, x0
  41e214:	ldr	w0, [x0]
  41e218:	cmp	w0, #0x0
  41e21c:	b.ge	41e230 <printf@plt+0x1c5d0>  // b.tcont
  41e220:	ldr	w0, [sp, #60]
  41e224:	sub	w0, w0, #0x1
  41e228:	str	w0, [sp, #60]
  41e22c:	b	41e1f4 <printf@plt+0x1c594>
  41e230:	nop
  41e234:	ldr	w0, [sp, #60]
  41e238:	add	w0, w0, #0x1
  41e23c:	str	w0, [sp, #60]
  41e240:	ldr	x0, [sp, #24]
  41e244:	ldr	w0, [x0, #72]
  41e248:	ldr	w1, [sp, #60]
  41e24c:	cmp	w1, w0
  41e250:	b.ge	41e2cc <printf@plt+0x1c66c>  // b.tcont
  41e254:	ldr	x0, [sp, #24]
  41e258:	ldr	x0, [x0, #64]
  41e25c:	str	x0, [sp, #48]
  41e260:	ldrsw	x0, [sp, #60]
  41e264:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  41e268:	cmp	x0, x1
  41e26c:	b.hi	41e2b4 <printf@plt+0x1c654>  // b.pmore
  41e270:	lsl	x0, x0, #2
  41e274:	bl	401830 <_Znam@plt>
  41e278:	mov	x1, x0
  41e27c:	ldr	x0, [sp, #24]
  41e280:	str	x1, [x0, #64]
  41e284:	ldr	x0, [sp, #24]
  41e288:	ldr	x3, [x0, #64]
  41e28c:	ldrsw	x0, [sp, #60]
  41e290:	lsl	x0, x0, #2
  41e294:	mov	x2, x0
  41e298:	ldr	x1, [sp, #48]
  41e29c:	mov	x0, x3
  41e2a0:	bl	401850 <memcpy@plt>
  41e2a4:	ldr	x0, [sp, #48]
  41e2a8:	cmp	x0, #0x0
  41e2ac:	b.eq	41e2c0 <printf@plt+0x1c660>  // b.none
  41e2b0:	b	41e2b8 <printf@plt+0x1c658>
  41e2b4:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41e2b8:	ldr	x0, [sp, #48]
  41e2bc:	bl	401ac0 <_ZdaPv@plt>
  41e2c0:	ldr	x0, [sp, #24]
  41e2c4:	ldr	w1, [sp, #60]
  41e2c8:	str	w1, [x0, #72]
  41e2cc:	ldr	x0, [sp, #24]
  41e2d0:	ldr	w1, [x0, #88]
  41e2d4:	ldr	x0, [sp, #24]
  41e2d8:	ldr	w0, [x0, #92]
  41e2dc:	cmp	w1, w0
  41e2e0:	b.ge	41e38c <printf@plt+0x1c72c>  // b.tcont
  41e2e4:	ldr	x0, [sp, #24]
  41e2e8:	ldr	x0, [x0, #80]
  41e2ec:	str	x0, [sp, #40]
  41e2f0:	ldr	x0, [sp, #24]
  41e2f4:	ldr	w0, [x0, #88]
  41e2f8:	sxtw	x1, w0
  41e2fc:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  41e300:	movk	x0, #0x333, lsl #48
  41e304:	cmp	x1, x0
  41e308:	b.hi	41e370 <printf@plt+0x1c710>  // b.pmore
  41e30c:	mov	x0, x1
  41e310:	lsl	x0, x0, #2
  41e314:	add	x0, x0, x1
  41e318:	lsl	x0, x0, #3
  41e31c:	bl	401830 <_Znam@plt>
  41e320:	mov	x1, x0
  41e324:	ldr	x0, [sp, #24]
  41e328:	str	x1, [x0, #80]
  41e32c:	ldr	x0, [sp, #24]
  41e330:	ldr	x3, [x0, #80]
  41e334:	ldr	x0, [sp, #24]
  41e338:	ldr	w0, [x0, #88]
  41e33c:	sxtw	x1, w0
  41e340:	mov	x0, x1
  41e344:	lsl	x0, x0, #2
  41e348:	add	x0, x0, x1
  41e34c:	lsl	x0, x0, #3
  41e350:	mov	x2, x0
  41e354:	ldr	x1, [sp, #40]
  41e358:	mov	x0, x3
  41e35c:	bl	401850 <memcpy@plt>
  41e360:	ldr	x0, [sp, #40]
  41e364:	cmp	x0, #0x0
  41e368:	b.eq	41e37c <printf@plt+0x1c71c>  // b.none
  41e36c:	b	41e374 <printf@plt+0x1c714>
  41e370:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41e374:	ldr	x0, [sp, #40]
  41e378:	bl	401ac0 <_ZdaPv@plt>
  41e37c:	ldr	x0, [sp, #24]
  41e380:	ldr	w1, [x0, #88]
  41e384:	ldr	x0, [sp, #24]
  41e388:	str	w1, [x0, #92]
  41e38c:	nop
  41e390:	ldp	x29, x30, [sp], #64
  41e394:	ret
  41e398:	stp	x29, x30, [sp, #-64]!
  41e39c:	mov	x29, sp
  41e3a0:	str	x0, [sp, #40]
  41e3a4:	str	x1, [sp, #32]
  41e3a8:	str	x2, [sp, #24]
  41e3ac:	ldr	x0, [sp, #32]
  41e3b0:	bl	4209f0 <printf@plt+0x1ed90>
  41e3b4:	str	w0, [sp, #60]
  41e3b8:	ldr	w0, [sp, #60]
  41e3bc:	mvn	w0, w0
  41e3c0:	lsr	w0, w0, #31
  41e3c4:	and	w0, w0, #0xff
  41e3c8:	mov	w3, w0
  41e3cc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e3d0:	add	x2, x0, #0xe20
  41e3d4:	mov	w1, #0x296                 	// #662
  41e3d8:	mov	w0, w3
  41e3dc:	bl	4109f0 <printf@plt+0xed90>
  41e3e0:	ldr	x0, [sp, #40]
  41e3e4:	ldr	w0, [x0, #72]
  41e3e8:	ldr	w1, [sp, #60]
  41e3ec:	cmp	w1, w0
  41e3f0:	b.lt	41e400 <printf@plt+0x1c7a0>  // b.tstop
  41e3f4:	ldr	w1, [sp, #60]
  41e3f8:	ldr	x0, [sp, #40]
  41e3fc:	bl	41dee4 <printf@plt+0x1c284>
  41e400:	ldr	x0, [sp, #40]
  41e404:	ldr	w0, [x0, #72]
  41e408:	ldr	w1, [sp, #60]
  41e40c:	cmp	w1, w0
  41e410:	cset	w0, lt  // lt = tstop
  41e414:	and	w0, w0, #0xff
  41e418:	mov	w3, w0
  41e41c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e420:	add	x2, x0, #0xe20
  41e424:	mov	w1, #0x299                 	// #665
  41e428:	mov	w0, w3
  41e42c:	bl	4109f0 <printf@plt+0xed90>
  41e430:	ldr	x0, [sp, #40]
  41e434:	ldr	w0, [x0, #88]
  41e438:	add	w1, w0, #0x1
  41e43c:	ldr	x0, [sp, #40]
  41e440:	ldr	w0, [x0, #92]
  41e444:	cmp	w1, w0
  41e448:	b.lt	41e454 <printf@plt+0x1c7f4>  // b.tstop
  41e44c:	ldr	x0, [sp, #40]
  41e450:	bl	41e0b8 <printf@plt+0x1c458>
  41e454:	ldr	x0, [sp, #40]
  41e458:	ldr	w0, [x0, #88]
  41e45c:	add	w1, w0, #0x1
  41e460:	ldr	x0, [sp, #40]
  41e464:	ldr	w0, [x0, #92]
  41e468:	cmp	w1, w0
  41e46c:	cset	w0, lt  // lt = tstop
  41e470:	and	w0, w0, #0xff
  41e474:	mov	w3, w0
  41e478:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e47c:	add	x2, x0, #0xe20
  41e480:	mov	w1, #0x29c                 	// #668
  41e484:	mov	w0, w3
  41e488:	bl	4109f0 <printf@plt+0xed90>
  41e48c:	ldr	x0, [sp, #40]
  41e490:	ldr	x1, [x0, #64]
  41e494:	ldrsw	x0, [sp, #60]
  41e498:	lsl	x0, x0, #2
  41e49c:	add	x0, x1, x0
  41e4a0:	ldr	x1, [sp, #40]
  41e4a4:	ldr	w1, [x1, #88]
  41e4a8:	str	w1, [x0]
  41e4ac:	ldr	x0, [sp, #40]
  41e4b0:	ldr	x2, [x0, #80]
  41e4b4:	ldr	x0, [sp, #40]
  41e4b8:	ldr	w0, [x0, #88]
  41e4bc:	add	w3, w0, #0x1
  41e4c0:	ldr	x1, [sp, #40]
  41e4c4:	str	w3, [x1, #88]
  41e4c8:	sxtw	x1, w0
  41e4cc:	mov	x0, x1
  41e4d0:	lsl	x0, x0, #2
  41e4d4:	add	x0, x0, x1
  41e4d8:	lsl	x0, x0, #3
  41e4dc:	add	x0, x2, x0
  41e4e0:	ldr	x1, [sp, #24]
  41e4e4:	ldp	x2, x3, [x1]
  41e4e8:	stp	x2, x3, [x0]
  41e4ec:	ldp	x2, x3, [x1, #16]
  41e4f0:	stp	x2, x3, [x0, #16]
  41e4f4:	ldr	x1, [x1, #32]
  41e4f8:	str	x1, [x0, #32]
  41e4fc:	nop
  41e500:	ldp	x29, x30, [sp], #64
  41e504:	ret
  41e508:	stp	x29, x30, [sp, #-64]!
  41e50c:	mov	x29, sp
  41e510:	str	x0, [sp, #40]
  41e514:	str	x1, [sp, #32]
  41e518:	str	x2, [sp, #24]
  41e51c:	ldr	x0, [sp, #32]
  41e520:	bl	4209f0 <printf@plt+0x1ed90>
  41e524:	str	w0, [sp, #60]
  41e528:	ldr	x0, [sp, #24]
  41e52c:	bl	4209f0 <printf@plt+0x1ed90>
  41e530:	str	w0, [sp, #56]
  41e534:	ldr	w0, [sp, #60]
  41e538:	cmp	w0, #0x0
  41e53c:	b.lt	41e568 <printf@plt+0x1c908>  // b.tstop
  41e540:	ldr	w0, [sp, #56]
  41e544:	cmp	w0, #0x0
  41e548:	b.lt	41e568 <printf@plt+0x1c908>  // b.tstop
  41e54c:	ldr	x0, [sp, #40]
  41e550:	ldr	w0, [x0, #72]
  41e554:	ldr	w1, [sp, #56]
  41e558:	cmp	w1, w0
  41e55c:	b.ge	41e568 <printf@plt+0x1c908>  // b.tcont
  41e560:	mov	w0, #0x1                   	// #1
  41e564:	b	41e56c <printf@plt+0x1c90c>
  41e568:	mov	w0, #0x0                   	// #0
  41e56c:	mov	w3, w0
  41e570:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e574:	add	x2, x0, #0xe20
  41e578:	mov	w1, #0x2a5                 	// #677
  41e57c:	mov	w0, w3
  41e580:	bl	4109f0 <printf@plt+0xed90>
  41e584:	ldr	x0, [sp, #40]
  41e588:	ldr	w0, [x0, #72]
  41e58c:	ldr	w1, [sp, #60]
  41e590:	cmp	w1, w0
  41e594:	b.lt	41e5a4 <printf@plt+0x1c944>  // b.tstop
  41e598:	ldr	w1, [sp, #60]
  41e59c:	ldr	x0, [sp, #40]
  41e5a0:	bl	41dee4 <printf@plt+0x1c284>
  41e5a4:	ldr	x0, [sp, #40]
  41e5a8:	ldr	x1, [x0, #64]
  41e5ac:	ldrsw	x0, [sp, #56]
  41e5b0:	lsl	x0, x0, #2
  41e5b4:	add	x1, x1, x0
  41e5b8:	ldr	x0, [sp, #40]
  41e5bc:	ldr	x2, [x0, #64]
  41e5c0:	ldrsw	x0, [sp, #60]
  41e5c4:	lsl	x0, x0, #2
  41e5c8:	add	x0, x2, x0
  41e5cc:	ldr	w1, [x1]
  41e5d0:	str	w1, [x0]
  41e5d4:	nop
  41e5d8:	ldp	x29, x30, [sp], #64
  41e5dc:	ret
  41e5e0:	stp	x29, x30, [sp, #-80]!
  41e5e4:	mov	x29, sp
  41e5e8:	stp	x19, x20, [sp, #16]
  41e5ec:	str	x0, [sp, #56]
  41e5f0:	str	x1, [sp, #48]
  41e5f4:	str	w2, [sp, #44]
  41e5f8:	mov	x0, #0x68                  	// #104
  41e5fc:	bl	4246c4 <_Znwm@@Base>
  41e600:	mov	x19, x0
  41e604:	ldr	x1, [sp, #56]
  41e608:	mov	x0, x19
  41e60c:	bl	41c738 <printf@plt+0x1aad8>
  41e610:	str	x19, [sp, #72]
  41e614:	ldr	w2, [sp, #44]
  41e618:	ldr	x1, [sp, #48]
  41e61c:	ldr	x0, [sp, #72]
  41e620:	bl	41ea38 <printf@plt+0x1cdd8>
  41e624:	cmp	w0, #0x0
  41e628:	cset	w0, eq  // eq = none
  41e62c:	and	w0, w0, #0xff
  41e630:	cmp	w0, #0x0
  41e634:	b.eq	41e65c <printf@plt+0x1c9fc>  // b.none
  41e638:	ldr	x0, [sp, #72]
  41e63c:	cmp	x0, #0x0
  41e640:	b.eq	41e654 <printf@plt+0x1c9f4>  // b.none
  41e644:	ldr	x1, [x0]
  41e648:	add	x1, x1, #0x8
  41e64c:	ldr	x1, [x1]
  41e650:	blr	x1
  41e654:	mov	x0, #0x0                   	// #0
  41e658:	b	41e67c <printf@plt+0x1ca1c>
  41e65c:	ldr	x0, [sp, #72]
  41e660:	b	41e67c <printf@plt+0x1ca1c>
  41e664:	mov	x20, x0
  41e668:	mov	x1, #0x68                  	// #104
  41e66c:	mov	x0, x19
  41e670:	bl	424780 <_ZdlPvm@@Base>
  41e674:	mov	x0, x20
  41e678:	bl	401be0 <_Unwind_Resume@plt>
  41e67c:	ldp	x19, x20, [sp, #16]
  41e680:	ldp	x29, x30, [sp], #80
  41e684:	ret
  41e688:	stp	x29, x30, [sp, #-48]!
  41e68c:	mov	x29, sp
  41e690:	str	x0, [sp, #24]
  41e694:	ldr	x0, [sp, #24]
  41e698:	cmp	x0, #0x0
  41e69c:	b.ne	41e6a8 <printf@plt+0x1ca48>  // b.any
  41e6a0:	mov	x0, #0x0                   	// #0
  41e6a4:	b	41e758 <printf@plt+0x1caf8>
  41e6a8:	ldr	x0, [sp, #24]
  41e6ac:	ldrb	w0, [x0]
  41e6b0:	mov	w1, w0
  41e6b4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41e6b8:	add	x0, x0, #0x528
  41e6bc:	bl	41b09c <printf@plt+0x1943c>
  41e6c0:	cmp	w0, #0x0
  41e6c4:	cset	w0, ne  // ne = any
  41e6c8:	and	w0, w0, #0xff
  41e6cc:	cmp	w0, #0x0
  41e6d0:	b.eq	41e6e4 <printf@plt+0x1ca84>  // b.none
  41e6d4:	ldr	x0, [sp, #24]
  41e6d8:	add	x0, x0, #0x1
  41e6dc:	str	x0, [sp, #24]
  41e6e0:	b	41e6a8 <printf@plt+0x1ca48>
  41e6e4:	mov	w1, #0x0                   	// #0
  41e6e8:	ldr	x0, [sp, #24]
  41e6ec:	bl	401920 <strchr@plt>
  41e6f0:	str	x0, [sp, #40]
  41e6f4:	ldr	x1, [sp, #40]
  41e6f8:	ldr	x0, [sp, #24]
  41e6fc:	cmp	x1, x0
  41e700:	b.ls	41e730 <printf@plt+0x1cad0>  // b.plast
  41e704:	ldr	x0, [sp, #40]
  41e708:	sub	x0, x0, #0x1
  41e70c:	ldrb	w0, [x0]
  41e710:	mov	w1, w0
  41e714:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41e718:	add	x0, x0, #0x528
  41e71c:	bl	41b09c <printf@plt+0x1943c>
  41e720:	cmp	w0, #0x0
  41e724:	b.eq	41e730 <printf@plt+0x1cad0>  // b.none
  41e728:	mov	w0, #0x1                   	// #1
  41e72c:	b	41e734 <printf@plt+0x1cad4>
  41e730:	mov	w0, #0x0                   	// #0
  41e734:	cmp	w0, #0x0
  41e738:	b.eq	41e74c <printf@plt+0x1caec>  // b.none
  41e73c:	ldr	x0, [sp, #40]
  41e740:	sub	x0, x0, #0x1
  41e744:	str	x0, [sp, #40]
  41e748:	b	41e6f4 <printf@plt+0x1ca94>
  41e74c:	ldr	x0, [sp, #40]
  41e750:	strb	wzr, [x0]
  41e754:	ldr	x0, [sp, #24]
  41e758:	ldp	x29, x30, [sp], #48
  41e75c:	ret
  41e760:	stp	x29, x30, [sp, #-368]!
  41e764:	mov	x29, sp
  41e768:	str	x0, [sp, #40]
  41e76c:	str	x1, [sp, #32]
  41e770:	str	x2, [sp, #24]
  41e774:	str	x3, [sp, #16]
  41e778:	ldr	x0, [sp, #40]
  41e77c:	str	x0, [sp, #360]
  41e780:	mov	w0, #0x1                   	// #1
  41e784:	str	w0, [sp, #356]
  41e788:	ldr	x0, [sp, #360]
  41e78c:	ldrb	w0, [x0]
  41e790:	mov	w1, w0
  41e794:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41e798:	add	x0, x0, #0x328
  41e79c:	bl	41b09c <printf@plt+0x1943c>
  41e7a0:	cmp	w0, #0x0
  41e7a4:	cset	w0, ne  // ne = any
  41e7a8:	and	w0, w0, #0xff
  41e7ac:	cmp	w0, #0x0
  41e7b0:	b.eq	41e894 <printf@plt+0x1cc34>  // b.none
  41e7b4:	add	x3, sp, #0x130
  41e7b8:	add	x2, sp, #0x140
  41e7bc:	add	x1, sp, #0x138
  41e7c0:	add	x0, sp, #0x148
  41e7c4:	mov	x5, x3
  41e7c8:	mov	x4, x2
  41e7cc:	mov	x3, x1
  41e7d0:	mov	x2, x0
  41e7d4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e7d8:	add	x1, x0, #0xe40
  41e7dc:	ldr	x0, [sp, #360]
  41e7e0:	bl	401a60 <__isoc99_sscanf@plt>
  41e7e4:	cmp	w0, #0x4
  41e7e8:	b.ne	41e834 <printf@plt+0x1cbd4>  // b.any
  41e7ec:	ldr	d0, [sp, #328]
  41e7f0:	fcmpe	d0, #0.0
  41e7f4:	b.le	41e834 <printf@plt+0x1cbd4>
  41e7f8:	ldr	d0, [sp, #320]
  41e7fc:	fcmpe	d0, #0.0
  41e800:	b.le	41e834 <printf@plt+0x1cbd4>
  41e804:	ldrb	w1, [sp, #312]
  41e808:	add	x0, sp, #0x148
  41e80c:	bl	41cce4 <printf@plt+0x1b084>
  41e810:	cmp	w0, #0x0
  41e814:	b.eq	41e834 <printf@plt+0x1cbd4>  // b.none
  41e818:	ldrb	w1, [sp, #304]
  41e81c:	add	x0, sp, #0x140
  41e820:	bl	41cce4 <printf@plt+0x1b084>
  41e824:	cmp	w0, #0x0
  41e828:	b.eq	41e834 <printf@plt+0x1cbd4>  // b.none
  41e82c:	mov	w0, #0x1                   	// #1
  41e830:	b	41e838 <printf@plt+0x1cbd8>
  41e834:	mov	w0, #0x0                   	// #0
  41e838:	cmp	w0, #0x0
  41e83c:	b.eq	41ea2c <printf@plt+0x1cdcc>  // b.none
  41e840:	ldr	x0, [sp, #24]
  41e844:	cmp	x0, #0x0
  41e848:	b.eq	41e858 <printf@plt+0x1cbf8>  // b.none
  41e84c:	ldr	d0, [sp, #328]
  41e850:	ldr	x0, [sp, #24]
  41e854:	str	d0, [x0]
  41e858:	ldr	x0, [sp, #16]
  41e85c:	cmp	x0, #0x0
  41e860:	b.eq	41e870 <printf@plt+0x1cc10>  // b.none
  41e864:	ldr	d0, [sp, #320]
  41e868:	ldr	x0, [sp, #16]
  41e86c:	str	d0, [x0]
  41e870:	ldr	x0, [sp, #32]
  41e874:	cmp	x0, #0x0
  41e878:	b.eq	41e88c <printf@plt+0x1cc2c>  // b.none
  41e87c:	ldr	x0, [sp, #32]
  41e880:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x6880>
  41e884:	add	x1, x1, #0xe58
  41e888:	str	x1, [x0]
  41e88c:	mov	w0, #0x1                   	// #1
  41e890:	b	41ea30 <printf@plt+0x1cdd0>
  41e894:	str	wzr, [sp, #352]
  41e898:	ldr	w0, [sp, #352]
  41e89c:	cmp	w0, #0x28
  41e8a0:	b.gt	41e998 <printf@plt+0x1cd38>
  41e8a4:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  41e8a8:	add	x2, x0, #0xc78
  41e8ac:	ldrsw	x1, [sp, #352]
  41e8b0:	mov	x0, x1
  41e8b4:	lsl	x0, x0, #1
  41e8b8:	add	x0, x0, x1
  41e8bc:	lsl	x0, x0, #3
  41e8c0:	add	x0, x2, x0
  41e8c4:	ldr	x0, [x0]
  41e8c8:	ldr	x1, [sp, #360]
  41e8cc:	bl	401b90 <strcasecmp@plt>
  41e8d0:	cmp	w0, #0x0
  41e8d4:	b.ne	41e988 <printf@plt+0x1cd28>  // b.any
  41e8d8:	ldr	x0, [sp, #24]
  41e8dc:	cmp	x0, #0x0
  41e8e0:	b.eq	41e910 <printf@plt+0x1ccb0>  // b.none
  41e8e4:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  41e8e8:	add	x2, x0, #0xc78
  41e8ec:	ldrsw	x1, [sp, #352]
  41e8f0:	mov	x0, x1
  41e8f4:	lsl	x0, x0, #1
  41e8f8:	add	x0, x0, x1
  41e8fc:	lsl	x0, x0, #3
  41e900:	add	x0, x2, x0
  41e904:	ldr	d0, [x0, #8]
  41e908:	ldr	x0, [sp, #24]
  41e90c:	str	d0, [x0]
  41e910:	ldr	x0, [sp, #16]
  41e914:	cmp	x0, #0x0
  41e918:	b.eq	41e948 <printf@plt+0x1cce8>  // b.none
  41e91c:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  41e920:	add	x2, x0, #0xc78
  41e924:	ldrsw	x1, [sp, #352]
  41e928:	mov	x0, x1
  41e92c:	lsl	x0, x0, #1
  41e930:	add	x0, x0, x1
  41e934:	lsl	x0, x0, #3
  41e938:	add	x0, x2, x0
  41e93c:	ldr	d0, [x0, #16]
  41e940:	ldr	x0, [sp, #16]
  41e944:	str	d0, [x0]
  41e948:	ldr	x0, [sp, #32]
  41e94c:	cmp	x0, #0x0
  41e950:	b.eq	41e980 <printf@plt+0x1cd20>  // b.none
  41e954:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  41e958:	add	x2, x0, #0xc78
  41e95c:	ldrsw	x1, [sp, #352]
  41e960:	mov	x0, x1
  41e964:	lsl	x0, x0, #1
  41e968:	add	x0, x0, x1
  41e96c:	lsl	x0, x0, #3
  41e970:	add	x0, x2, x0
  41e974:	ldr	x1, [x0]
  41e978:	ldr	x0, [sp, #32]
  41e97c:	str	x1, [x0]
  41e980:	mov	w0, #0x1                   	// #1
  41e984:	b	41ea30 <printf@plt+0x1cdd0>
  41e988:	ldr	w0, [sp, #352]
  41e98c:	add	w0, w0, #0x1
  41e990:	str	w0, [sp, #352]
  41e994:	b	41e898 <printf@plt+0x1cc38>
  41e998:	ldr	w0, [sp, #356]
  41e99c:	cmp	w0, #0x0
  41e9a0:	b.eq	41ea2c <printf@plt+0x1cdcc>  // b.none
  41e9a4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41e9a8:	add	x1, x0, #0xe60
  41e9ac:	ldr	x0, [sp, #40]
  41e9b0:	bl	401af0 <fopen@plt>
  41e9b4:	str	x0, [sp, #344]
  41e9b8:	ldr	x0, [sp, #344]
  41e9bc:	cmp	x0, #0x0
  41e9c0:	b.eq	41ea2c <printf@plt+0x1cdcc>  // b.none
  41e9c4:	add	x0, sp, #0x30
  41e9c8:	ldr	x2, [sp, #344]
  41e9cc:	mov	w1, #0xfe                  	// #254
  41e9d0:	bl	401b20 <fgets@plt>
  41e9d4:	ldr	x0, [sp, #344]
  41e9d8:	bl	4018d0 <fclose@plt>
  41e9dc:	str	wzr, [sp, #356]
  41e9e0:	add	x0, sp, #0x30
  41e9e4:	mov	w1, #0x0                   	// #0
  41e9e8:	bl	401920 <strchr@plt>
  41e9ec:	str	x0, [sp, #336]
  41e9f0:	ldr	x0, [sp, #336]
  41e9f4:	sub	x0, x0, #0x1
  41e9f8:	str	x0, [sp, #336]
  41e9fc:	ldr	x0, [sp, #336]
  41ea00:	ldrb	w0, [x0]
  41ea04:	cmp	w0, #0xa
  41ea08:	cset	w0, eq  // eq = none
  41ea0c:	and	w0, w0, #0xff
  41ea10:	cmp	w0, #0x0
  41ea14:	b.eq	41ea20 <printf@plt+0x1cdc0>  // b.none
  41ea18:	ldr	x0, [sp, #336]
  41ea1c:	strb	wzr, [x0]
  41ea20:	add	x0, sp, #0x30
  41ea24:	str	x0, [sp, #360]
  41ea28:	b	41e788 <printf@plt+0x1cb28>
  41ea2c:	mov	w0, #0x0                   	// #0
  41ea30:	ldp	x29, x30, [sp], #368
  41ea34:	ret
  41ea38:	stp	x29, x30, [sp, #-496]!
  41ea3c:	mov	x29, sp
  41ea40:	str	x19, [sp, #16]
  41ea44:	str	x0, [sp, #56]
  41ea48:	str	x1, [sp, #48]
  41ea4c:	str	w2, [sp, #44]
  41ea50:	ldr	x0, [sp, #56]
  41ea54:	ldr	x2, [x0, #32]
  41ea58:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ea5c:	add	x1, x0, #0xe68
  41ea60:	mov	x0, x2
  41ea64:	bl	401b10 <strcmp@plt>
  41ea68:	cmp	w0, #0x0
  41ea6c:	b.ne	41eab8 <printf@plt+0x1ce58>  // b.any
  41ea70:	ldr	x0, [sp, #48]
  41ea74:	cmp	x0, #0x0
  41ea78:	b.eq	41ea8c <printf@plt+0x1ce2c>  // b.none
  41ea7c:	ldr	x0, [sp, #48]
  41ea80:	mov	w1, #0x1                   	// #1
  41ea84:	str	w1, [x0]
  41ea88:	b	41eab0 <printf@plt+0x1ce50>
  41ea8c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ea90:	add	x3, x0, #0xb38
  41ea94:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ea98:	add	x2, x0, #0xb38
  41ea9c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41eaa0:	add	x1, x0, #0xb38
  41eaa4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eaa8:	add	x0, x0, #0xe70
  41eaac:	bl	41bf74 <printf@plt+0x1a314>
  41eab0:	mov	w19, #0x0                   	// #0
  41eab4:	b	41f934 <printf@plt+0x1dcd4>
  41eab8:	ldr	x0, [sp, #56]
  41eabc:	ldr	x0, [x0, #32]
  41eac0:	add	x1, sp, #0xb8
  41eac4:	bl	420b3c <printf@plt+0x1eedc>
  41eac8:	str	x0, [sp, #456]
  41eacc:	ldr	x0, [sp, #456]
  41ead0:	cmp	x0, #0x0
  41ead4:	cset	w0, eq  // eq = none
  41ead8:	and	w0, w0, #0xff
  41eadc:	cmp	w0, #0x0
  41eae0:	b.eq	41eb38 <printf@plt+0x1ced8>  // b.none
  41eae4:	ldr	x0, [sp, #48]
  41eae8:	cmp	x0, #0x0
  41eaec:	b.eq	41eb00 <printf@plt+0x1cea0>  // b.none
  41eaf0:	ldr	x0, [sp, #48]
  41eaf4:	mov	w1, #0x1                   	// #1
  41eaf8:	str	w1, [x0]
  41eafc:	b	41eb30 <printf@plt+0x1ced0>
  41eb00:	ldr	x0, [sp, #56]
  41eb04:	ldr	x1, [x0, #32]
  41eb08:	add	x0, sp, #0xc0
  41eb0c:	bl	41b7e4 <printf@plt+0x19b84>
  41eb10:	add	x1, sp, #0xc0
  41eb14:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41eb18:	add	x3, x0, #0xb38
  41eb1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41eb20:	add	x2, x0, #0xb38
  41eb24:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eb28:	add	x0, x0, #0xe98
  41eb2c:	bl	41bf74 <printf@plt+0x1a314>
  41eb30:	mov	w19, #0x0                   	// #0
  41eb34:	b	41f934 <printf@plt+0x1dcd4>
  41eb38:	ldr	x1, [sp, #184]
  41eb3c:	add	x0, sp, #0x90
  41eb40:	mov	x2, x1
  41eb44:	ldr	x1, [sp, #456]
  41eb48:	bl	41c128 <printf@plt+0x1a4c8>
  41eb4c:	mov	w0, #0x1                   	// #1
  41eb50:	str	w0, [sp, #168]
  41eb54:	ldr	w0, [sp, #44]
  41eb58:	str	w0, [sp, #172]
  41eb5c:	add	x0, sp, #0x90
  41eb60:	bl	41c1e4 <printf@plt+0x1a584>
  41eb64:	cmp	w0, #0x0
  41eb68:	cset	w0, eq  // eq = none
  41eb6c:	and	w0, w0, #0xff
  41eb70:	cmp	w0, #0x0
  41eb74:	b.eq	41eb80 <printf@plt+0x1cf20>  // b.none
  41eb78:	str	xzr, [sp, #488]
  41eb7c:	b	41f024 <printf@plt+0x1d3c4>
  41eb80:	ldr	x2, [sp, #176]
  41eb84:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eb88:	add	x1, x0, #0xde0
  41eb8c:	mov	x0, x2
  41eb90:	bl	401970 <strtok@plt>
  41eb94:	str	x0, [sp, #488]
  41eb98:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eb9c:	add	x1, x0, #0xeb8
  41eba0:	ldr	x0, [sp, #488]
  41eba4:	bl	401b10 <strcmp@plt>
  41eba8:	cmp	w0, #0x0
  41ebac:	b.eq	41eb5c <printf@plt+0x1cefc>  // b.none
  41ebb0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ebb4:	add	x1, x0, #0xec0
  41ebb8:	ldr	x0, [sp, #488]
  41ebbc:	bl	401b10 <strcmp@plt>
  41ebc0:	cmp	w0, #0x0
  41ebc4:	b.ne	41ec6c <printf@plt+0x1d00c>  // b.any
  41ebc8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ebcc:	add	x1, x0, #0xde0
  41ebd0:	mov	x0, #0x0                   	// #0
  41ebd4:	bl	401970 <strtok@plt>
  41ebd8:	str	x0, [sp, #488]
  41ebdc:	ldr	x0, [sp, #488]
  41ebe0:	cmp	x0, #0x0
  41ebe4:	b.eq	41ec14 <printf@plt+0x1cfb4>  // b.none
  41ebe8:	add	x0, sp, #0x8c
  41ebec:	mov	x2, x0
  41ebf0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ebf4:	add	x1, x0, #0xed0
  41ebf8:	ldr	x0, [sp, #488]
  41ebfc:	bl	401a60 <__isoc99_sscanf@plt>
  41ec00:	cmp	w0, #0x1
  41ec04:	b.ne	41ec14 <printf@plt+0x1cfb4>  // b.any
  41ec08:	ldr	w0, [sp, #140]
  41ec0c:	cmp	w0, #0x0
  41ec10:	b.gt	41ec1c <printf@plt+0x1cfbc>
  41ec14:	mov	w0, #0x1                   	// #1
  41ec18:	b	41ec20 <printf@plt+0x1cfc0>
  41ec1c:	mov	w0, #0x0                   	// #0
  41ec20:	cmp	w0, #0x0
  41ec24:	b.eq	41ec5c <printf@plt+0x1cffc>  // b.none
  41ec28:	add	x5, sp, #0x90
  41ec2c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ec30:	add	x4, x0, #0xb38
  41ec34:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ec38:	add	x3, x0, #0xb38
  41ec3c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ec40:	add	x2, x0, #0xb38
  41ec44:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ec48:	add	x1, x0, #0xed8
  41ec4c:	mov	x0, x5
  41ec50:	bl	41c444 <printf@plt+0x1a7e4>
  41ec54:	mov	w19, #0x0                   	// #0
  41ec58:	b	41f92c <printf@plt+0x1dccc>
  41ec5c:	ldr	w1, [sp, #140]
  41ec60:	ldr	x0, [sp, #56]
  41ec64:	str	w1, [x0, #24]
  41ec68:	b	41eb5c <printf@plt+0x1cefc>
  41ec6c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ec70:	add	x1, x0, #0xf00
  41ec74:	ldr	x0, [sp, #488]
  41ec78:	bl	401b10 <strcmp@plt>
  41ec7c:	cmp	w0, #0x0
  41ec80:	b.ne	41ed58 <printf@plt+0x1d0f8>  // b.any
  41ec84:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ec88:	add	x1, x0, #0xde0
  41ec8c:	mov	x0, #0x0                   	// #0
  41ec90:	bl	401970 <strtok@plt>
  41ec94:	str	x0, [sp, #488]
  41ec98:	ldr	x0, [sp, #488]
  41ec9c:	cmp	x0, #0x0
  41eca0:	b.eq	41ecf4 <printf@plt+0x1d094>  // b.none
  41eca4:	add	x0, sp, #0x80
  41eca8:	mov	x2, x0
  41ecac:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ecb0:	add	x1, x0, #0xf08
  41ecb4:	ldr	x0, [sp, #488]
  41ecb8:	bl	401a60 <__isoc99_sscanf@plt>
  41ecbc:	cmp	w0, #0x1
  41ecc0:	b.ne	41ecf4 <printf@plt+0x1d094>  // b.any
  41ecc4:	ldr	d0, [sp, #128]
  41ecc8:	mov	x0, #0x800000000000        	// #140737488355328
  41eccc:	movk	x0, #0x4056, lsl #48
  41ecd0:	fmov	d1, x0
  41ecd4:	fcmpe	d0, d1
  41ecd8:	b.ge	41ecf4 <printf@plt+0x1d094>  // b.tcont
  41ecdc:	ldr	d0, [sp, #128]
  41ece0:	mov	x0, #0x800000000000        	// #140737488355328
  41ece4:	movk	x0, #0xc056, lsl #48
  41ece8:	fmov	d1, x0
  41ecec:	fcmpe	d0, d1
  41ecf0:	b.hi	41ecfc <printf@plt+0x1d09c>  // b.pmore
  41ecf4:	mov	w0, #0x1                   	// #1
  41ecf8:	b	41ed00 <printf@plt+0x1d0a0>
  41ecfc:	mov	w0, #0x0                   	// #0
  41ed00:	cmp	w0, #0x0
  41ed04:	b.eq	41ed48 <printf@plt+0x1d0e8>  // b.none
  41ed08:	add	x0, sp, #0xd0
  41ed0c:	ldr	x1, [sp, #488]
  41ed10:	bl	41b7e4 <printf@plt+0x19b84>
  41ed14:	add	x1, sp, #0xd0
  41ed18:	add	x5, sp, #0x90
  41ed1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ed20:	add	x4, x0, #0xb38
  41ed24:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ed28:	add	x3, x0, #0xb38
  41ed2c:	mov	x2, x1
  41ed30:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ed34:	add	x1, x0, #0xf10
  41ed38:	mov	x0, x5
  41ed3c:	bl	41c444 <printf@plt+0x1a7e4>
  41ed40:	mov	w19, #0x0                   	// #0
  41ed44:	b	41f92c <printf@plt+0x1dccc>
  41ed48:	ldr	d0, [sp, #128]
  41ed4c:	ldr	x0, [sp, #56]
  41ed50:	str	d0, [x0, #48]
  41ed54:	b	41eb5c <printf@plt+0x1cefc>
  41ed58:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ed5c:	add	x1, x0, #0xf38
  41ed60:	ldr	x0, [sp, #488]
  41ed64:	bl	401b10 <strcmp@plt>
  41ed68:	cmp	w0, #0x0
  41ed6c:	b.ne	41eed8 <printf@plt+0x1d278>  // b.any
  41ed70:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ed74:	add	x1, x0, #0xde0
  41ed78:	mov	x0, #0x0                   	// #0
  41ed7c:	bl	401970 <strtok@plt>
  41ed80:	str	x0, [sp, #488]
  41ed84:	ldr	x0, [sp, #488]
  41ed88:	cmp	x0, #0x0
  41ed8c:	b.eq	41eb5c <printf@plt+0x1cefc>  // b.none
  41ed90:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ed94:	add	x1, x0, #0xf48
  41ed98:	ldr	x0, [sp, #488]
  41ed9c:	bl	401b10 <strcmp@plt>
  41eda0:	cmp	w0, #0x0
  41eda4:	b.eq	41eb5c <printf@plt+0x1cefc>  // b.none
  41eda8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41edac:	add	x1, x0, #0xf50
  41edb0:	ldr	x0, [sp, #488]
  41edb4:	bl	401b10 <strcmp@plt>
  41edb8:	cmp	w0, #0x0
  41edbc:	b.ne	41edd8 <printf@plt+0x1d178>  // b.any
  41edc0:	ldr	x0, [sp, #56]
  41edc4:	ldr	w0, [x0, #8]
  41edc8:	orr	w1, w0, #0x1
  41edcc:	ldr	x0, [sp, #56]
  41edd0:	str	w1, [x0, #8]
  41edd4:	b	41ed70 <printf@plt+0x1d110>
  41edd8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eddc:	add	x1, x0, #0xf58
  41ede0:	ldr	x0, [sp, #488]
  41ede4:	bl	401b10 <strcmp@plt>
  41ede8:	cmp	w0, #0x0
  41edec:	b.ne	41ee08 <printf@plt+0x1d1a8>  // b.any
  41edf0:	ldr	x0, [sp, #56]
  41edf4:	ldr	w0, [x0, #8]
  41edf8:	orr	w1, w0, #0x2
  41edfc:	ldr	x0, [sp, #56]
  41ee00:	str	w1, [x0, #8]
  41ee04:	b	41ed70 <printf@plt+0x1d110>
  41ee08:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ee0c:	add	x1, x0, #0xf60
  41ee10:	ldr	x0, [sp, #488]
  41ee14:	bl	401b10 <strcmp@plt>
  41ee18:	cmp	w0, #0x0
  41ee1c:	b.ne	41ee38 <printf@plt+0x1d1d8>  // b.any
  41ee20:	ldr	x0, [sp, #56]
  41ee24:	ldr	w0, [x0, #8]
  41ee28:	orr	w1, w0, #0x4
  41ee2c:	ldr	x0, [sp, #56]
  41ee30:	str	w1, [x0, #8]
  41ee34:	b	41ed70 <printf@plt+0x1d110>
  41ee38:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ee3c:	add	x1, x0, #0xf68
  41ee40:	ldr	x0, [sp, #488]
  41ee44:	bl	401b10 <strcmp@plt>
  41ee48:	cmp	w0, #0x0
  41ee4c:	b.ne	41ee68 <printf@plt+0x1d208>  // b.any
  41ee50:	ldr	x0, [sp, #56]
  41ee54:	ldr	w0, [x0, #8]
  41ee58:	orr	w1, w0, #0x8
  41ee5c:	ldr	x0, [sp, #56]
  41ee60:	str	w1, [x0, #8]
  41ee64:	b	41ed70 <printf@plt+0x1d110>
  41ee68:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ee6c:	add	x1, x0, #0xf70
  41ee70:	ldr	x0, [sp, #488]
  41ee74:	bl	401b10 <strcmp@plt>
  41ee78:	cmp	w0, #0x0
  41ee7c:	b.ne	41ee98 <printf@plt+0x1d238>  // b.any
  41ee80:	ldr	x0, [sp, #56]
  41ee84:	ldr	w0, [x0, #8]
  41ee88:	orr	w1, w0, #0x10
  41ee8c:	ldr	x0, [sp, #56]
  41ee90:	str	w1, [x0, #8]
  41ee94:	b	41ed70 <printf@plt+0x1d110>
  41ee98:	add	x0, sp, #0xe0
  41ee9c:	ldr	x1, [sp, #488]
  41eea0:	bl	41b7e4 <printf@plt+0x19b84>
  41eea4:	add	x1, sp, #0xe0
  41eea8:	add	x5, sp, #0x90
  41eeac:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41eeb0:	add	x4, x0, #0xb38
  41eeb4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41eeb8:	add	x3, x0, #0xb38
  41eebc:	mov	x2, x1
  41eec0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eec4:	add	x1, x0, #0xf78
  41eec8:	mov	x0, x5
  41eecc:	bl	41c444 <printf@plt+0x1a7e4>
  41eed0:	mov	w19, #0x0                   	// #0
  41eed4:	b	41f92c <printf@plt+0x1dccc>
  41eed8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eedc:	add	x1, x0, #0xf98
  41eee0:	ldr	x0, [sp, #488]
  41eee4:	bl	401b10 <strcmp@plt>
  41eee8:	cmp	w0, #0x0
  41eeec:	b.ne	41ef74 <printf@plt+0x1d314>  // b.any
  41eef0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41eef4:	add	x1, x0, #0xde0
  41eef8:	mov	x0, #0x0                   	// #0
  41eefc:	bl	401970 <strtok@plt>
  41ef00:	str	x0, [sp, #488]
  41ef04:	ldr	x0, [sp, #488]
  41ef08:	cmp	x0, #0x0
  41ef0c:	b.ne	41ef44 <printf@plt+0x1d2e4>  // b.any
  41ef10:	add	x5, sp, #0x90
  41ef14:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ef18:	add	x4, x0, #0xb38
  41ef1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ef20:	add	x3, x0, #0xb38
  41ef24:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ef28:	add	x2, x0, #0xb38
  41ef2c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ef30:	add	x1, x0, #0xfa8
  41ef34:	mov	x0, x5
  41ef38:	bl	41c444 <printf@plt+0x1a7e4>
  41ef3c:	mov	w19, #0x0                   	// #0
  41ef40:	b	41f92c <printf@plt+0x1dccc>
  41ef44:	ldr	x0, [sp, #488]
  41ef48:	bl	401880 <strlen@plt>
  41ef4c:	add	x0, x0, #0x1
  41ef50:	bl	401830 <_Znam@plt>
  41ef54:	mov	x1, x0
  41ef58:	ldr	x0, [sp, #56]
  41ef5c:	str	x1, [x0, #40]
  41ef60:	ldr	x0, [sp, #56]
  41ef64:	ldr	x0, [x0, #40]
  41ef68:	ldr	x1, [sp, #488]
  41ef6c:	bl	401960 <strcpy@plt>
  41ef70:	b	41eb5c <printf@plt+0x1cefc>
  41ef74:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ef78:	add	x1, x0, #0xfd8
  41ef7c:	ldr	x0, [sp, #488]
  41ef80:	bl	401b10 <strcmp@plt>
  41ef84:	cmp	w0, #0x0
  41ef88:	b.ne	41ef9c <printf@plt+0x1d33c>  // b.any
  41ef8c:	ldr	x0, [sp, #56]
  41ef90:	mov	w1, #0x1                   	// #1
  41ef94:	str	w1, [x0, #28]
  41ef98:	b	41eb5c <printf@plt+0x1cefc>
  41ef9c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41efa0:	add	x1, x0, #0xfe0
  41efa4:	ldr	x0, [sp, #488]
  41efa8:	bl	401b10 <strcmp@plt>
  41efac:	cmp	w0, #0x0
  41efb0:	b.eq	41f024 <printf@plt+0x1d3c4>  // b.none
  41efb4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41efb8:	add	x1, x0, #0xff0
  41efbc:	ldr	x0, [sp, #488]
  41efc0:	bl	401b10 <strcmp@plt>
  41efc4:	cmp	w0, #0x0
  41efc8:	b.eq	41f024 <printf@plt+0x1d3c4>  // b.none
  41efcc:	ldr	x0, [sp, #488]
  41efd0:	str	x0, [sp, #448]
  41efd4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41efd8:	add	x1, x0, #0xff8
  41efdc:	mov	x0, #0x0                   	// #0
  41efe0:	bl	401970 <strtok@plt>
  41efe4:	str	x0, [sp, #488]
  41efe8:	ldr	x0, [sp, #56]
  41efec:	ldr	x0, [x0]
  41eff0:	add	x0, x0, #0x10
  41eff4:	ldr	x19, [x0]
  41eff8:	ldr	x0, [sp, #488]
  41effc:	bl	41e688 <printf@plt+0x1ca28>
  41f000:	mov	x2, x0
  41f004:	ldr	x0, [sp, #152]
  41f008:	ldr	w1, [sp, #160]
  41f00c:	mov	w4, w1
  41f010:	mov	x3, x0
  41f014:	ldr	x1, [sp, #448]
  41f018:	ldr	x0, [sp, #56]
  41f01c:	blr	x19
  41f020:	b	41eb5c <printf@plt+0x1cefc>
  41f024:	str	wzr, [sp, #484]
  41f028:	ldr	x0, [sp, #488]
  41f02c:	cmp	x0, #0x0
  41f030:	b.ne	41f07c <printf@plt+0x1d41c>  // b.any
  41f034:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f038:	add	x0, x0, #0xb88
  41f03c:	ldr	w0, [x0]
  41f040:	cmp	w0, #0x0
  41f044:	b.ne	41f814 <printf@plt+0x1dbb4>  // b.any
  41f048:	add	x5, sp, #0x90
  41f04c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f050:	add	x4, x0, #0xb38
  41f054:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f058:	add	x3, x0, #0xb38
  41f05c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f060:	add	x2, x0, #0xb38
  41f064:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f068:	add	x1, x0, #0x0
  41f06c:	mov	x0, x5
  41f070:	bl	41c444 <printf@plt+0x1a7e4>
  41f074:	mov	w19, #0x0                   	// #0
  41f078:	b	41f92c <printf@plt+0x1dccc>
  41f07c:	ldr	x0, [sp, #488]
  41f080:	str	x0, [sp, #472]
  41f084:	str	wzr, [sp, #168]
  41f088:	ldr	x0, [sp, #472]
  41f08c:	cmp	x0, #0x0
  41f090:	b.eq	41f80c <printf@plt+0x1dbac>  // b.none
  41f094:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f098:	add	x1, x0, #0xfe0
  41f09c:	ldr	x0, [sp, #472]
  41f0a0:	bl	401b10 <strcmp@plt>
  41f0a4:	cmp	w0, #0x0
  41f0a8:	b.ne	41f230 <printf@plt+0x1d5d0>  // b.any
  41f0ac:	ldr	w0, [sp, #44]
  41f0b0:	cmp	w0, #0x0
  41f0b4:	b.eq	41f0c0 <printf@plt+0x1d460>  // b.none
  41f0b8:	mov	w19, #0x1                   	// #1
  41f0bc:	b	41f92c <printf@plt+0x1dccc>
  41f0c0:	add	x0, sp, #0x90
  41f0c4:	bl	41c1e4 <printf@plt+0x1a584>
  41f0c8:	cmp	w0, #0x0
  41f0cc:	cset	w0, eq  // eq = none
  41f0d0:	and	w0, w0, #0xff
  41f0d4:	cmp	w0, #0x0
  41f0d8:	b.eq	41f0e4 <printf@plt+0x1d484>  // b.none
  41f0dc:	str	xzr, [sp, #472]
  41f0e0:	b	41f808 <printf@plt+0x1dba8>
  41f0e4:	ldr	x2, [sp, #176]
  41f0e8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f0ec:	add	x1, x0, #0xde0
  41f0f0:	mov	x0, x2
  41f0f4:	bl	401970 <strtok@plt>
  41f0f8:	str	x0, [sp, #408]
  41f0fc:	ldr	x0, [sp, #408]
  41f100:	cmp	x0, #0x0
  41f104:	b.eq	41f228 <printf@plt+0x1d5c8>  // b.none
  41f108:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f10c:	add	x1, x0, #0xde0
  41f110:	mov	x0, #0x0                   	// #0
  41f114:	bl	401970 <strtok@plt>
  41f118:	str	x0, [sp, #400]
  41f11c:	ldr	x0, [sp, #400]
  41f120:	cmp	x0, #0x0
  41f124:	b.ne	41f134 <printf@plt+0x1d4d4>  // b.any
  41f128:	ldr	x0, [sp, #408]
  41f12c:	str	x0, [sp, #472]
  41f130:	b	41f808 <printf@plt+0x1dba8>
  41f134:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f138:	add	x1, x0, #0xde0
  41f13c:	mov	x0, #0x0                   	// #0
  41f140:	bl	401970 <strtok@plt>
  41f144:	str	x0, [sp, #488]
  41f148:	ldr	x0, [sp, #488]
  41f14c:	cmp	x0, #0x0
  41f150:	b.ne	41f188 <printf@plt+0x1d528>  // b.any
  41f154:	add	x5, sp, #0x90
  41f158:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f15c:	add	x4, x0, #0xb38
  41f160:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f164:	add	x3, x0, #0xb38
  41f168:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f16c:	add	x2, x0, #0xb38
  41f170:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f174:	add	x1, x0, #0x18
  41f178:	mov	x0, x5
  41f17c:	bl	41c444 <printf@plt+0x1a7e4>
  41f180:	mov	w19, #0x0                   	// #0
  41f184:	b	41f92c <printf@plt+0x1dccc>
  41f188:	add	x0, sp, #0x7c
  41f18c:	mov	x2, x0
  41f190:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f194:	add	x1, x0, #0xed0
  41f198:	ldr	x0, [sp, #488]
  41f19c:	bl	401a60 <__isoc99_sscanf@plt>
  41f1a0:	cmp	w0, #0x1
  41f1a4:	cset	w0, ne  // ne = any
  41f1a8:	and	w0, w0, #0xff
  41f1ac:	cmp	w0, #0x0
  41f1b0:	b.eq	41f1f4 <printf@plt+0x1d594>  // b.none
  41f1b4:	add	x0, sp, #0xf0
  41f1b8:	ldr	x1, [sp, #488]
  41f1bc:	bl	41b7e4 <printf@plt+0x19b84>
  41f1c0:	add	x1, sp, #0xf0
  41f1c4:	add	x5, sp, #0x90
  41f1c8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f1cc:	add	x4, x0, #0xb38
  41f1d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f1d4:	add	x3, x0, #0xb38
  41f1d8:	mov	x2, x1
  41f1dc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f1e0:	add	x1, x0, #0x30
  41f1e4:	mov	x0, x5
  41f1e8:	bl	41c444 <printf@plt+0x1a7e4>
  41f1ec:	mov	w19, #0x0                   	// #0
  41f1f0:	b	41f92c <printf@plt+0x1dccc>
  41f1f4:	ldr	x0, [sp, #408]
  41f1f8:	bl	4242d0 <printf@plt+0x22670>
  41f1fc:	str	x0, [sp, #392]
  41f200:	ldr	x0, [sp, #400]
  41f204:	bl	4242d0 <printf@plt+0x22670>
  41f208:	str	x0, [sp, #384]
  41f20c:	ldr	w0, [sp, #124]
  41f210:	mov	w3, w0
  41f214:	ldr	x2, [sp, #384]
  41f218:	ldr	x1, [sp, #392]
  41f21c:	ldr	x0, [sp, #56]
  41f220:	bl	41d9f8 <printf@plt+0x1bd98>
  41f224:	b	41f0c0 <printf@plt+0x1d460>
  41f228:	nop
  41f22c:	b	41f0c0 <printf@plt+0x1d460>
  41f230:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f234:	add	x1, x0, #0xff0
  41f238:	ldr	x0, [sp, #472]
  41f23c:	bl	401b10 <strcmp@plt>
  41f240:	cmp	w0, #0x0
  41f244:	b.ne	41f7c8 <printf@plt+0x1db68>  // b.any
  41f248:	ldr	w0, [sp, #44]
  41f24c:	cmp	w0, #0x0
  41f250:	b.eq	41f25c <printf@plt+0x1d5fc>  // b.none
  41f254:	mov	w19, #0x1                   	// #1
  41f258:	b	41f92c <printf@plt+0x1dccc>
  41f25c:	mov	w0, #0x1                   	// #1
  41f260:	str	w0, [sp, #484]
  41f264:	str	xzr, [sp, #464]
  41f268:	add	x0, sp, #0x90
  41f26c:	bl	41c1e4 <printf@plt+0x1a584>
  41f270:	cmp	w0, #0x0
  41f274:	cset	w0, eq  // eq = none
  41f278:	and	w0, w0, #0xff
  41f27c:	cmp	w0, #0x0
  41f280:	b.eq	41f28c <printf@plt+0x1d62c>  // b.none
  41f284:	str	xzr, [sp, #472]
  41f288:	b	41f788 <printf@plt+0x1db28>
  41f28c:	ldr	x2, [sp, #176]
  41f290:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f294:	add	x1, x0, #0xde0
  41f298:	mov	x0, x2
  41f29c:	bl	401970 <strtok@plt>
  41f2a0:	str	x0, [sp, #440]
  41f2a4:	ldr	x0, [sp, #440]
  41f2a8:	cmp	x0, #0x0
  41f2ac:	b.eq	41f780 <printf@plt+0x1db20>  // b.none
  41f2b0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f2b4:	add	x1, x0, #0xde0
  41f2b8:	mov	x0, #0x0                   	// #0
  41f2bc:	bl	401970 <strtok@plt>
  41f2c0:	str	x0, [sp, #488]
  41f2c4:	ldr	x0, [sp, #488]
  41f2c8:	cmp	x0, #0x0
  41f2cc:	b.ne	41f2dc <printf@plt+0x1d67c>  // b.any
  41f2d0:	ldr	x0, [sp, #440]
  41f2d4:	str	x0, [sp, #472]
  41f2d8:	b	41f788 <printf@plt+0x1db28>
  41f2dc:	ldr	x0, [sp, #488]
  41f2e0:	ldrb	w0, [x0]
  41f2e4:	cmp	w0, #0x22
  41f2e8:	b.ne	41f398 <printf@plt+0x1d738>  // b.any
  41f2ec:	ldr	x0, [sp, #464]
  41f2f0:	cmp	x0, #0x0
  41f2f4:	b.ne	41f32c <printf@plt+0x1d6cc>  // b.any
  41f2f8:	add	x5, sp, #0x90
  41f2fc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f300:	add	x4, x0, #0xb38
  41f304:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f308:	add	x3, x0, #0xb38
  41f30c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f310:	add	x2, x0, #0xb38
  41f314:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f318:	add	x1, x0, #0x48
  41f31c:	mov	x0, x5
  41f320:	bl	41c444 <printf@plt+0x1a7e4>
  41f324:	mov	w19, #0x0                   	// #0
  41f328:	b	41f92c <printf@plt+0x1dccc>
  41f32c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f330:	add	x1, x0, #0x70
  41f334:	ldr	x0, [sp, #440]
  41f338:	bl	401b10 <strcmp@plt>
  41f33c:	cmp	w0, #0x0
  41f340:	b.ne	41f378 <printf@plt+0x1d718>  // b.any
  41f344:	add	x5, sp, #0x90
  41f348:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f34c:	add	x4, x0, #0xb38
  41f350:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f354:	add	x3, x0, #0xb38
  41f358:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f35c:	add	x2, x0, #0xb38
  41f360:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f364:	add	x1, x0, #0x78
  41f368:	mov	x0, x5
  41f36c:	bl	41c444 <printf@plt+0x1a7e4>
  41f370:	mov	w19, #0x0                   	// #0
  41f374:	b	41f92c <printf@plt+0x1dccc>
  41f378:	ldr	x0, [sp, #440]
  41f37c:	bl	4242d0 <printf@plt+0x22670>
  41f380:	str	x0, [sp, #416]
  41f384:	ldr	x2, [sp, #464]
  41f388:	ldr	x1, [sp, #416]
  41f38c:	ldr	x0, [sp, #56]
  41f390:	bl	41e508 <printf@plt+0x1c8a8>
  41f394:	b	41f784 <printf@plt+0x1db24>
  41f398:	str	wzr, [sp, #84]
  41f39c:	str	wzr, [sp, #88]
  41f3a0:	str	wzr, [sp, #92]
  41f3a4:	str	wzr, [sp, #96]
  41f3a8:	str	wzr, [sp, #100]
  41f3ac:	add	x0, sp, #0x48
  41f3b0:	add	x5, x0, #0x1c
  41f3b4:	add	x0, sp, #0x48
  41f3b8:	add	x4, x0, #0x14
  41f3bc:	add	x0, sp, #0x48
  41f3c0:	add	x3, x0, #0x18
  41f3c4:	add	x0, sp, #0x48
  41f3c8:	add	x2, x0, #0x10
  41f3cc:	add	x0, sp, #0x48
  41f3d0:	add	x1, x0, #0xc
  41f3d4:	add	x0, sp, #0x48
  41f3d8:	add	x0, x0, #0x8
  41f3dc:	mov	x7, x5
  41f3e0:	mov	x6, x4
  41f3e4:	mov	x5, x3
  41f3e8:	mov	x4, x2
  41f3ec:	mov	x3, x1
  41f3f0:	mov	x2, x0
  41f3f4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f3f8:	add	x1, x0, #0xa0
  41f3fc:	ldr	x0, [sp, #488]
  41f400:	bl	401a60 <__isoc99_sscanf@plt>
  41f404:	str	w0, [sp, #436]
  41f408:	ldr	w0, [sp, #436]
  41f40c:	cmp	w0, #0x0
  41f410:	b.gt	41f454 <printf@plt+0x1d7f4>
  41f414:	add	x0, sp, #0x100
  41f418:	ldr	x1, [sp, #440]
  41f41c:	bl	41b7e4 <printf@plt+0x19b84>
  41f420:	add	x1, sp, #0x100
  41f424:	add	x5, sp, #0x90
  41f428:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f42c:	add	x4, x0, #0xb38
  41f430:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f434:	add	x3, x0, #0xb38
  41f438:	mov	x2, x1
  41f43c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f440:	add	x1, x0, #0xb8
  41f444:	mov	x0, x5
  41f448:	bl	41c444 <printf@plt+0x1a7e4>
  41f44c:	mov	w19, #0x0                   	// #0
  41f450:	b	41f92c <printf@plt+0x1dccc>
  41f454:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f458:	add	x1, x0, #0xde0
  41f45c:	mov	x0, #0x0                   	// #0
  41f460:	bl	401970 <strtok@plt>
  41f464:	str	x0, [sp, #488]
  41f468:	ldr	x0, [sp, #488]
  41f46c:	cmp	x0, #0x0
  41f470:	b.ne	41f4b4 <printf@plt+0x1d854>  // b.any
  41f474:	add	x0, sp, #0x110
  41f478:	ldr	x1, [sp, #440]
  41f47c:	bl	41b7e4 <printf@plt+0x19b84>
  41f480:	add	x1, sp, #0x110
  41f484:	add	x5, sp, #0x90
  41f488:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f48c:	add	x4, x0, #0xb38
  41f490:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f494:	add	x3, x0, #0xb38
  41f498:	mov	x2, x1
  41f49c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f4a0:	add	x1, x0, #0xd0
  41f4a4:	mov	x0, x5
  41f4a8:	bl	41c444 <printf@plt+0x1a7e4>
  41f4ac:	mov	w19, #0x0                   	// #0
  41f4b0:	b	41f92c <printf@plt+0x1dccc>
  41f4b4:	add	x0, sp, #0x78
  41f4b8:	mov	x2, x0
  41f4bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f4c0:	add	x1, x0, #0xed0
  41f4c4:	ldr	x0, [sp, #488]
  41f4c8:	bl	401a60 <__isoc99_sscanf@plt>
  41f4cc:	cmp	w0, #0x1
  41f4d0:	cset	w0, ne  // ne = any
  41f4d4:	and	w0, w0, #0xff
  41f4d8:	cmp	w0, #0x0
  41f4dc:	b.eq	41f520 <printf@plt+0x1d8c0>  // b.none
  41f4e0:	add	x0, sp, #0x120
  41f4e4:	ldr	x1, [sp, #440]
  41f4e8:	bl	41b7e4 <printf@plt+0x19b84>
  41f4ec:	add	x1, sp, #0x120
  41f4f0:	add	x5, sp, #0x90
  41f4f4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f4f8:	add	x4, x0, #0xb38
  41f4fc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f500:	add	x3, x0, #0xb38
  41f504:	mov	x2, x1
  41f508:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f50c:	add	x1, x0, #0xf0
  41f510:	mov	x0, x5
  41f514:	bl	41c444 <printf@plt+0x1a7e4>
  41f518:	mov	w19, #0x0                   	// #0
  41f51c:	b	41f92c <printf@plt+0x1dccc>
  41f520:	ldr	w0, [sp, #120]
  41f524:	cmp	w0, #0x0
  41f528:	b.lt	41f538 <printf@plt+0x1d8d8>  // b.tstop
  41f52c:	ldr	w0, [sp, #120]
  41f530:	cmp	w0, #0xff
  41f534:	b.le	41f578 <printf@plt+0x1d918>
  41f538:	ldr	w1, [sp, #120]
  41f53c:	add	x0, sp, #0x130
  41f540:	bl	41b848 <printf@plt+0x19be8>
  41f544:	add	x1, sp, #0x130
  41f548:	add	x5, sp, #0x90
  41f54c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f550:	add	x4, x0, #0xb38
  41f554:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f558:	add	x3, x0, #0xb38
  41f55c:	mov	x2, x1
  41f560:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f564:	add	x1, x0, #0x110
  41f568:	mov	x0, x5
  41f56c:	bl	41c444 <printf@plt+0x1a7e4>
  41f570:	mov	w19, #0x0                   	// #0
  41f574:	b	41f92c <printf@plt+0x1dccc>
  41f578:	ldr	w0, [sp, #120]
  41f57c:	and	w0, w0, #0xff
  41f580:	strb	w0, [sp, #72]
  41f584:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f588:	add	x1, x0, #0xde0
  41f58c:	mov	x0, #0x0                   	// #0
  41f590:	bl	401970 <strtok@plt>
  41f594:	str	x0, [sp, #488]
  41f598:	ldr	x0, [sp, #488]
  41f59c:	cmp	x0, #0x0
  41f5a0:	b.ne	41f5e4 <printf@plt+0x1d984>  // b.any
  41f5a4:	add	x0, sp, #0x140
  41f5a8:	ldr	x1, [sp, #440]
  41f5ac:	bl	41b7e4 <printf@plt+0x19b84>
  41f5b0:	add	x1, sp, #0x140
  41f5b4:	add	x5, sp, #0x90
  41f5b8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f5bc:	add	x4, x0, #0xb38
  41f5c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f5c4:	add	x3, x0, #0xb38
  41f5c8:	mov	x2, x1
  41f5cc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f5d0:	add	x1, x0, #0x138
  41f5d4:	mov	x0, x5
  41f5d8:	bl	41c444 <printf@plt+0x1a7e4>
  41f5dc:	mov	w19, #0x0                   	// #0
  41f5e0:	b	41f92c <printf@plt+0x1dccc>
  41f5e4:	add	x0, sp, #0x70
  41f5e8:	mov	w2, #0x0                   	// #0
  41f5ec:	mov	x1, x0
  41f5f0:	ldr	x0, [sp, #488]
  41f5f4:	bl	401900 <strtol@plt>
  41f5f8:	str	w0, [sp, #76]
  41f5fc:	ldr	w0, [sp, #76]
  41f600:	cmp	w0, #0x0
  41f604:	b.ne	41f664 <printf@plt+0x1da04>  // b.any
  41f608:	ldr	x0, [sp, #112]
  41f60c:	ldr	x1, [sp, #488]
  41f610:	cmp	x1, x0
  41f614:	b.ne	41f664 <printf@plt+0x1da04>  // b.any
  41f618:	add	x0, sp, #0x150
  41f61c:	ldr	x1, [sp, #488]
  41f620:	bl	41b7e4 <printf@plt+0x19b84>
  41f624:	add	x0, sp, #0x160
  41f628:	ldr	x1, [sp, #440]
  41f62c:	bl	41b7e4 <printf@plt+0x19b84>
  41f630:	add	x2, sp, #0x160
  41f634:	add	x1, sp, #0x150
  41f638:	add	x5, sp, #0x90
  41f63c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f640:	add	x4, x0, #0xb38
  41f644:	mov	x3, x2
  41f648:	mov	x2, x1
  41f64c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f650:	add	x1, x0, #0x150
  41f654:	mov	x0, x5
  41f658:	bl	41c444 <printf@plt+0x1a7e4>
  41f65c:	mov	w19, #0x0                   	// #0
  41f660:	b	41f92c <printf@plt+0x1dccc>
  41f664:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f668:	add	x0, x0, #0xb88
  41f66c:	ldr	w0, [x0]
  41f670:	cmp	w0, #0x0
  41f674:	b.eq	41f6a0 <printf@plt+0x1da40>  // b.none
  41f678:	ldr	w0, [sp, #76]
  41f67c:	bl	401ae0 <wcwidth@plt>
  41f680:	str	w0, [sp, #432]
  41f684:	ldr	w0, [sp, #432]
  41f688:	cmp	w0, #0x1
  41f68c:	b.le	41f6a0 <printf@plt+0x1da40>
  41f690:	ldr	w1, [sp, #80]
  41f694:	ldr	w0, [sp, #432]
  41f698:	mul	w0, w1, w0
  41f69c:	str	w0, [sp, #80]
  41f6a0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f6a4:	add	x1, x0, #0xde0
  41f6a8:	mov	x0, #0x0                   	// #0
  41f6ac:	bl	401970 <strtok@plt>
  41f6b0:	str	x0, [sp, #488]
  41f6b4:	ldr	x0, [sp, #488]
  41f6b8:	cmp	x0, #0x0
  41f6bc:	b.eq	41f6d8 <printf@plt+0x1da78>  // b.none
  41f6c0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f6c4:	add	x1, x0, #0x178
  41f6c8:	ldr	x0, [sp, #488]
  41f6cc:	bl	401b10 <strcmp@plt>
  41f6d0:	cmp	w0, #0x0
  41f6d4:	b.ne	41f6e0 <printf@plt+0x1da80>  // b.any
  41f6d8:	str	xzr, [sp, #104]
  41f6dc:	b	41f708 <printf@plt+0x1daa8>
  41f6e0:	ldr	x0, [sp, #488]
  41f6e4:	bl	401880 <strlen@plt>
  41f6e8:	add	x0, x0, #0x1
  41f6ec:	bl	401830 <_Znam@plt>
  41f6f0:	str	x0, [sp, #424]
  41f6f4:	ldr	x1, [sp, #488]
  41f6f8:	ldr	x0, [sp, #424]
  41f6fc:	bl	401960 <strcpy@plt>
  41f700:	ldr	x0, [sp, #424]
  41f704:	str	x0, [sp, #104]
  41f708:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f70c:	add	x1, x0, #0x70
  41f710:	ldr	x0, [sp, #440]
  41f714:	bl	401b10 <strcmp@plt>
  41f718:	cmp	w0, #0x0
  41f71c:	b.ne	41f744 <printf@plt+0x1dae4>  // b.any
  41f720:	ldr	w0, [sp, #76]
  41f724:	bl	4242ac <printf@plt+0x2264c>
  41f728:	str	x0, [sp, #464]
  41f72c:	add	x0, sp, #0x48
  41f730:	mov	x2, x0
  41f734:	ldr	x1, [sp, #464]
  41f738:	ldr	x0, [sp, #56]
  41f73c:	bl	41e398 <printf@plt+0x1c738>
  41f740:	b	41f784 <printf@plt+0x1db24>
  41f744:	ldr	x0, [sp, #440]
  41f748:	bl	4242d0 <printf@plt+0x22670>
  41f74c:	str	x0, [sp, #464]
  41f750:	add	x0, sp, #0x48
  41f754:	mov	x2, x0
  41f758:	ldr	x1, [sp, #464]
  41f75c:	ldr	x0, [sp, #56]
  41f760:	bl	41e398 <printf@plt+0x1c738>
  41f764:	ldr	w0, [sp, #76]
  41f768:	bl	4242ac <printf@plt+0x2264c>
  41f76c:	ldr	x2, [sp, #464]
  41f770:	mov	x1, x0
  41f774:	ldr	x0, [sp, #56]
  41f778:	bl	41e508 <printf@plt+0x1c8a8>
  41f77c:	b	41f268 <printf@plt+0x1d608>
  41f780:	nop
  41f784:	b	41f268 <printf@plt+0x1d608>
  41f788:	ldr	x0, [sp, #464]
  41f78c:	cmp	x0, #0x0
  41f790:	b.ne	41f088 <printf@plt+0x1d428>  // b.any
  41f794:	add	x5, sp, #0x90
  41f798:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f79c:	add	x4, x0, #0xb38
  41f7a0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f7a4:	add	x3, x0, #0xb38
  41f7a8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f7ac:	add	x2, x0, #0xb38
  41f7b0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f7b4:	add	x1, x0, #0x180
  41f7b8:	mov	x0, x5
  41f7bc:	bl	41c444 <printf@plt+0x1a7e4>
  41f7c0:	mov	w19, #0x0                   	// #0
  41f7c4:	b	41f92c <printf@plt+0x1dccc>
  41f7c8:	add	x0, sp, #0x170
  41f7cc:	ldr	x1, [sp, #472]
  41f7d0:	bl	41b7e4 <printf@plt+0x19b84>
  41f7d4:	add	x1, sp, #0x170
  41f7d8:	add	x5, sp, #0x90
  41f7dc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f7e0:	add	x4, x0, #0xb38
  41f7e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f7e8:	add	x3, x0, #0xb38
  41f7ec:	mov	x2, x1
  41f7f0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f7f4:	add	x1, x0, #0x1a8
  41f7f8:	mov	x0, x5
  41f7fc:	bl	41c444 <printf@plt+0x1a7e4>
  41f800:	mov	w19, #0x0                   	// #0
  41f804:	b	41f92c <printf@plt+0x1dccc>
  41f808:	b	41f088 <printf@plt+0x1d428>
  41f80c:	ldr	x0, [sp, #56]
  41f810:	bl	41e1d8 <printf@plt+0x1c578>
  41f814:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f818:	add	x0, x0, #0xb88
  41f81c:	ldr	w0, [x0]
  41f820:	cmp	w0, #0x0
  41f824:	b.ne	41f868 <printf@plt+0x1dc08>  // b.any
  41f828:	ldr	w0, [sp, #484]
  41f82c:	cmp	w0, #0x0
  41f830:	b.ne	41f868 <printf@plt+0x1dc08>  // b.any
  41f834:	add	x5, sp, #0x90
  41f838:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f83c:	add	x4, x0, #0xb38
  41f840:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f844:	add	x3, x0, #0xb38
  41f848:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f84c:	add	x2, x0, #0xb38
  41f850:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f854:	add	x1, x0, #0x1f0
  41f858:	mov	x0, x5
  41f85c:	bl	41c444 <printf@plt+0x1a7e4>
  41f860:	mov	w19, #0x0                   	// #0
  41f864:	b	41f92c <printf@plt+0x1dccc>
  41f868:	ldr	x0, [sp, #56]
  41f86c:	ldr	w0, [x0, #24]
  41f870:	cmp	w0, #0x0
  41f874:	b.ne	41f928 <printf@plt+0x1dcc8>  // b.any
  41f878:	ldr	x0, [sp, #56]
  41f87c:	ldr	w0, [x0, #56]
  41f880:	cmp	w0, #0x0
  41f884:	b.eq	41f8e0 <printf@plt+0x1dc80>  // b.none
  41f888:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f88c:	add	x0, x0, #0xb5c
  41f890:	ldr	w4, [x0]
  41f894:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f898:	add	x0, x0, #0xb58
  41f89c:	ldr	w5, [x0]
  41f8a0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41f8a4:	add	x0, x0, #0x2f0
  41f8a8:	ldr	w1, [x0]
  41f8ac:	mov	w0, #0xd8                  	// #216
  41f8b0:	mul	w1, w1, w0
  41f8b4:	ldr	x0, [sp, #56]
  41f8b8:	ldr	w0, [x0, #56]
  41f8bc:	mov	w3, w0
  41f8c0:	mov	w2, w1
  41f8c4:	mov	w1, w5
  41f8c8:	mov	w0, w4
  41f8cc:	bl	41cbc8 <printf@plt+0x1af68>
  41f8d0:	mov	w1, w0
  41f8d4:	ldr	x0, [sp, #56]
  41f8d8:	str	w1, [x0, #24]
  41f8dc:	b	41f928 <printf@plt+0x1dcc8>
  41f8e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f8e4:	add	x0, x0, #0xb5c
  41f8e8:	ldr	w3, [x0]
  41f8ec:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f8f0:	add	x0, x0, #0xb58
  41f8f4:	ldr	w4, [x0]
  41f8f8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41f8fc:	add	x0, x0, #0x2f0
  41f900:	ldr	w1, [x0]
  41f904:	mov	w0, #0xd8                  	// #216
  41f908:	mul	w0, w1, w0
  41f90c:	mov	w2, w0
  41f910:	mov	w1, w4
  41f914:	mov	w0, w3
  41f918:	bl	41ca5c <printf@plt+0x1adfc>
  41f91c:	mov	w1, w0
  41f920:	ldr	x0, [sp, #56]
  41f924:	str	w1, [x0, #24]
  41f928:	mov	w19, #0x1                   	// #1
  41f92c:	add	x0, sp, #0x90
  41f930:	bl	41c188 <printf@plt+0x1a528>
  41f934:	mov	w0, w19
  41f938:	b	41f950 <printf@plt+0x1dcf0>
  41f93c:	mov	x19, x0
  41f940:	add	x0, sp, #0x90
  41f944:	bl	41c188 <printf@plt+0x1a528>
  41f948:	mov	x0, x19
  41f94c:	bl	401be0 <_Unwind_Resume@plt>
  41f950:	ldr	x19, [sp, #16]
  41f954:	ldp	x29, x30, [sp], #496
  41f958:	ret
  41f95c:	stp	x29, x30, [sp, #-304]!
  41f960:	mov	x29, sp
  41f964:	str	x19, [sp, #16]
  41f968:	str	wzr, [sp, #116]
  41f96c:	add	x0, sp, #0x68
  41f970:	mov	x1, x0
  41f974:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41f978:	add	x0, x0, #0xe68
  41f97c:	bl	420b3c <printf@plt+0x1eedc>
  41f980:	str	x0, [sp, #248]
  41f984:	ldr	x0, [sp, #248]
  41f988:	cmp	x0, #0x0
  41f98c:	cset	w0, eq  // eq = none
  41f990:	and	w0, w0, #0xff
  41f994:	cmp	w0, #0x0
  41f998:	b.eq	41f9c8 <printf@plt+0x1dd68>  // b.none
  41f99c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f9a0:	add	x3, x0, #0xb38
  41f9a4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f9a8:	add	x2, x0, #0xb38
  41f9ac:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f9b0:	add	x1, x0, #0xb38
  41f9b4:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41f9b8:	add	x0, x0, #0x288
  41f9bc:	bl	41bf74 <printf@plt+0x1a314>
  41f9c0:	mov	w19, #0x0                   	// #0
  41f9c4:	b	4208ac <printf@plt+0x1ec4c>
  41f9c8:	ldr	x1, [sp, #104]
  41f9cc:	add	x0, sp, #0x40
  41f9d0:	mov	x2, x1
  41f9d4:	ldr	x1, [sp, #248]
  41f9d8:	bl	41c128 <printf@plt+0x1a4c8>
  41f9dc:	mov	w0, #0x1                   	// #1
  41f9e0:	str	w0, [sp, #88]
  41f9e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41f9e8:	add	x0, x0, #0xb58
  41f9ec:	str	wzr, [x0]
  41f9f0:	add	x0, sp, #0x40
  41f9f4:	bl	41c1e4 <printf@plt+0x1a584>
  41f9f8:	cmp	w0, #0x0
  41f9fc:	cset	w0, ne  // ne = any
  41fa00:	and	w0, w0, #0xff
  41fa04:	cmp	w0, #0x0
  41fa08:	b.eq	4206a8 <printf@plt+0x1ea48>  // b.none
  41fa0c:	ldr	x2, [sp, #96]
  41fa10:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fa14:	add	x1, x0, #0xde0
  41fa18:	mov	x0, x2
  41fa1c:	bl	401970 <strtok@plt>
  41fa20:	str	x0, [sp, #296]
  41fa24:	str	wzr, [sp, #292]
  41fa28:	str	wzr, [sp, #288]
  41fa2c:	ldr	w0, [sp, #292]
  41fa30:	cmp	w0, #0x0
  41fa34:	b.ne	41fa84 <printf@plt+0x1de24>  // b.any
  41fa38:	ldr	w0, [sp, #288]
  41fa3c:	cmp	w0, #0x9
  41fa40:	b.hi	41fa84 <printf@plt+0x1de24>  // b.pmore
  41fa44:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41fa48:	add	x1, x0, #0x248
  41fa4c:	ldr	w0, [sp, #288]
  41fa50:	lsl	x0, x0, #4
  41fa54:	add	x0, x1, x0
  41fa58:	ldr	x0, [x0]
  41fa5c:	ldr	x1, [sp, #296]
  41fa60:	bl	401b10 <strcmp@plt>
  41fa64:	cmp	w0, #0x0
  41fa68:	b.ne	41fa74 <printf@plt+0x1de14>  // b.any
  41fa6c:	mov	w0, #0x1                   	// #1
  41fa70:	str	w0, [sp, #292]
  41fa74:	ldr	w0, [sp, #288]
  41fa78:	add	w0, w0, #0x1
  41fa7c:	str	w0, [sp, #288]
  41fa80:	b	41fa2c <printf@plt+0x1ddcc>
  41fa84:	ldr	w0, [sp, #292]
  41fa88:	cmp	w0, #0x0
  41fa8c:	b.eq	41fb7c <printf@plt+0x1df1c>  // b.none
  41fa90:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fa94:	add	x1, x0, #0xde0
  41fa98:	mov	x0, #0x0                   	// #0
  41fa9c:	bl	401970 <strtok@plt>
  41faa0:	str	x0, [sp, #192]
  41faa4:	ldr	x0, [sp, #192]
  41faa8:	cmp	x0, #0x0
  41faac:	b.ne	41faf0 <printf@plt+0x1de90>  // b.any
  41fab0:	add	x0, sp, #0x78
  41fab4:	ldr	x1, [sp, #296]
  41fab8:	bl	41b7e4 <printf@plt+0x19b84>
  41fabc:	add	x1, sp, #0x78
  41fac0:	add	x5, sp, #0x40
  41fac4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fac8:	add	x4, x0, #0xb38
  41facc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fad0:	add	x3, x0, #0xb38
  41fad4:	mov	x2, x1
  41fad8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fadc:	add	x1, x0, #0x2a0
  41fae0:	mov	x0, x5
  41fae4:	bl	41c444 <printf@plt+0x1a7e4>
  41fae8:	mov	w19, #0x0                   	// #0
  41faec:	b	4208a4 <printf@plt+0x1ec44>
  41faf0:	ldr	w0, [sp, #288]
  41faf4:	sub	w2, w0, #0x1
  41faf8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  41fafc:	add	x1, x0, #0x248
  41fb00:	mov	w0, w2
  41fb04:	lsl	x0, x0, #4
  41fb08:	add	x0, x1, x0
  41fb0c:	ldr	x0, [x0, #8]
  41fb10:	str	x0, [sp, #184]
  41fb14:	ldr	x2, [sp, #184]
  41fb18:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fb1c:	add	x1, x0, #0xed0
  41fb20:	ldr	x0, [sp, #192]
  41fb24:	bl	401a60 <__isoc99_sscanf@plt>
  41fb28:	cmp	w0, #0x1
  41fb2c:	cset	w0, ne  // ne = any
  41fb30:	and	w0, w0, #0xff
  41fb34:	cmp	w0, #0x0
  41fb38:	b.eq	41f9f0 <printf@plt+0x1dd90>  // b.none
  41fb3c:	add	x0, sp, #0x88
  41fb40:	ldr	x1, [sp, #192]
  41fb44:	bl	41b7e4 <printf@plt+0x19b84>
  41fb48:	add	x1, sp, #0x88
  41fb4c:	add	x5, sp, #0x40
  41fb50:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fb54:	add	x4, x0, #0xb38
  41fb58:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fb5c:	add	x3, x0, #0xb38
  41fb60:	mov	x2, x1
  41fb64:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fb68:	add	x1, x0, #0x2c0
  41fb6c:	mov	x0, x5
  41fb70:	bl	41c444 <printf@plt+0x1a7e4>
  41fb74:	mov	w19, #0x0                   	// #0
  41fb78:	b	4208a4 <printf@plt+0x1ec44>
  41fb7c:	ldr	x1, [sp, #296]
  41fb80:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fb84:	add	x0, x0, #0x2d0
  41fb88:	bl	401b10 <strcmp@plt>
  41fb8c:	cmp	w0, #0x0
  41fb90:	b.ne	41fc1c <printf@plt+0x1dfbc>  // b.any
  41fb94:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fb98:	add	x1, x0, #0xde0
  41fb9c:	mov	x0, #0x0                   	// #0
  41fba0:	bl	401970 <strtok@plt>
  41fba4:	str	x0, [sp, #296]
  41fba8:	ldr	x0, [sp, #296]
  41fbac:	cmp	x0, #0x0
  41fbb0:	b.ne	41fbe8 <printf@plt+0x1df88>  // b.any
  41fbb4:	add	x5, sp, #0x40
  41fbb8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fbbc:	add	x4, x0, #0xb38
  41fbc0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fbc4:	add	x3, x0, #0xb38
  41fbc8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fbcc:	add	x2, x0, #0xb38
  41fbd0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fbd4:	add	x1, x0, #0x2d8
  41fbd8:	mov	x0, x5
  41fbdc:	bl	41c444 <printf@plt+0x1a7e4>
  41fbe0:	mov	w19, #0x0                   	// #0
  41fbe4:	b	4208a4 <printf@plt+0x1ec44>
  41fbe8:	ldr	x0, [sp, #296]
  41fbec:	bl	401880 <strlen@plt>
  41fbf0:	add	x0, x0, #0x1
  41fbf4:	bl	401830 <_Znam@plt>
  41fbf8:	str	x0, [sp, #200]
  41fbfc:	ldr	x1, [sp, #296]
  41fc00:	ldr	x0, [sp, #200]
  41fc04:	bl	401960 <strcpy@plt>
  41fc08:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fc0c:	add	x0, x0, #0xba8
  41fc10:	ldr	x1, [sp, #200]
  41fc14:	str	x1, [x0]
  41fc18:	b	41f9f0 <printf@plt+0x1dd90>
  41fc1c:	ldr	x1, [sp, #296]
  41fc20:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fc24:	add	x0, x0, #0x300
  41fc28:	bl	401b10 <strcmp@plt>
  41fc2c:	cmp	w0, #0x0
  41fc30:	b.ne	41fe74 <printf@plt+0x1e214>  // b.any
  41fc34:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fc38:	add	x1, x0, #0xde0
  41fc3c:	mov	x0, #0x0                   	// #0
  41fc40:	bl	401970 <strtok@plt>
  41fc44:	str	x0, [sp, #296]
  41fc48:	ldr	x0, [sp, #296]
  41fc4c:	cmp	x0, #0x0
  41fc50:	b.eq	41fc80 <printf@plt+0x1e020>  // b.none
  41fc54:	add	x0, sp, #0x74
  41fc58:	mov	x2, x0
  41fc5c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fc60:	add	x1, x0, #0xed0
  41fc64:	ldr	x0, [sp, #296]
  41fc68:	bl	401a60 <__isoc99_sscanf@plt>
  41fc6c:	cmp	w0, #0x1
  41fc70:	b.ne	41fc80 <printf@plt+0x1e020>  // b.any
  41fc74:	ldr	w0, [sp, #116]
  41fc78:	cmp	w0, #0x0
  41fc7c:	b.gt	41fc88 <printf@plt+0x1e028>
  41fc80:	mov	w0, #0x1                   	// #1
  41fc84:	b	41fc8c <printf@plt+0x1e02c>
  41fc88:	mov	w0, #0x0                   	// #0
  41fc8c:	cmp	w0, #0x0
  41fc90:	b.eq	41fcd4 <printf@plt+0x1e074>  // b.none
  41fc94:	add	x0, sp, #0x98
  41fc98:	ldr	x1, [sp, #296]
  41fc9c:	bl	41b7e4 <printf@plt+0x19b84>
  41fca0:	add	x1, sp, #0x98
  41fca4:	add	x5, sp, #0x40
  41fca8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fcac:	add	x4, x0, #0xb38
  41fcb0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fcb4:	add	x3, x0, #0xb38
  41fcb8:	mov	x2, x1
  41fcbc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fcc0:	add	x1, x0, #0x308
  41fcc4:	mov	x0, x5
  41fcc8:	bl	41c444 <printf@plt+0x1a7e4>
  41fccc:	mov	w19, #0x0                   	// #0
  41fcd0:	b	4208a4 <printf@plt+0x1ec44>
  41fcd4:	ldr	w0, [sp, #116]
  41fcd8:	add	w0, w0, #0x1
  41fcdc:	sxtw	x0, w0
  41fce0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  41fce4:	cmp	x0, x1
  41fce8:	b.hi	41fcf8 <printf@plt+0x1e098>  // b.pmore
  41fcec:	lsl	x0, x0, #3
  41fcf0:	bl	401830 <_Znam@plt>
  41fcf4:	b	41fcfc <printf@plt+0x1e09c>
  41fcf8:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  41fcfc:	mov	x1, x0
  41fd00:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fd04:	add	x0, x0, #0xb98
  41fd08:	str	x1, [x0]
  41fd0c:	str	wzr, [sp, #284]
  41fd10:	ldr	w0, [sp, #116]
  41fd14:	ldr	w1, [sp, #284]
  41fd18:	cmp	w1, w0
  41fd1c:	b.ge	41fdfc <printf@plt+0x1e19c>  // b.tcont
  41fd20:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fd24:	add	x1, x0, #0xde0
  41fd28:	mov	x0, #0x0                   	// #0
  41fd2c:	bl	401970 <strtok@plt>
  41fd30:	str	x0, [sp, #296]
  41fd34:	ldr	x0, [sp, #296]
  41fd38:	cmp	x0, #0x0
  41fd3c:	b.ne	41fdac <printf@plt+0x1e14c>  // b.any
  41fd40:	add	x0, sp, #0x40
  41fd44:	bl	41c1e4 <printf@plt+0x1a584>
  41fd48:	cmp	w0, #0x0
  41fd4c:	cset	w0, eq  // eq = none
  41fd50:	and	w0, w0, #0xff
  41fd54:	cmp	w0, #0x0
  41fd58:	b.eq	41fd90 <printf@plt+0x1e130>  // b.none
  41fd5c:	add	x5, sp, #0x40
  41fd60:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fd64:	add	x4, x0, #0xb38
  41fd68:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fd6c:	add	x3, x0, #0xb38
  41fd70:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fd74:	add	x2, x0, #0xb38
  41fd78:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fd7c:	add	x1, x0, #0x328
  41fd80:	mov	x0, x5
  41fd84:	bl	41c444 <printf@plt+0x1a7e4>
  41fd88:	mov	w19, #0x0                   	// #0
  41fd8c:	b	4208a4 <printf@plt+0x1ec44>
  41fd90:	ldr	x2, [sp, #96]
  41fd94:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fd98:	add	x1, x0, #0xde0
  41fd9c:	mov	x0, x2
  41fda0:	bl	401970 <strtok@plt>
  41fda4:	str	x0, [sp, #296]
  41fda8:	b	41fd34 <printf@plt+0x1e0d4>
  41fdac:	ldr	x0, [sp, #296]
  41fdb0:	bl	401880 <strlen@plt>
  41fdb4:	add	x0, x0, #0x1
  41fdb8:	bl	401830 <_Znam@plt>
  41fdbc:	str	x0, [sp, #208]
  41fdc0:	ldr	x1, [sp, #296]
  41fdc4:	ldr	x0, [sp, #208]
  41fdc8:	bl	401960 <strcpy@plt>
  41fdcc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fdd0:	add	x0, x0, #0xb98
  41fdd4:	ldr	x1, [x0]
  41fdd8:	ldrsw	x0, [sp, #284]
  41fddc:	lsl	x0, x0, #3
  41fde0:	add	x0, x1, x0
  41fde4:	ldr	x1, [sp, #208]
  41fde8:	str	x1, [x0]
  41fdec:	ldr	w0, [sp, #284]
  41fdf0:	add	w0, w0, #0x1
  41fdf4:	str	w0, [sp, #284]
  41fdf8:	b	41fd10 <printf@plt+0x1e0b0>
  41fdfc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fe00:	add	x1, x0, #0xde0
  41fe04:	mov	x0, #0x0                   	// #0
  41fe08:	bl	401970 <strtok@plt>
  41fe0c:	str	x0, [sp, #296]
  41fe10:	ldr	x0, [sp, #296]
  41fe14:	cmp	x0, #0x0
  41fe18:	b.eq	41fe50 <printf@plt+0x1e1f0>  // b.none
  41fe1c:	add	x5, sp, #0x40
  41fe20:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fe24:	add	x4, x0, #0xb38
  41fe28:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fe2c:	add	x3, x0, #0xb38
  41fe30:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fe34:	add	x2, x0, #0xb38
  41fe38:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fe3c:	add	x1, x0, #0x350
  41fe40:	mov	x0, x5
  41fe44:	bl	41c444 <printf@plt+0x1a7e4>
  41fe48:	mov	w19, #0x0                   	// #0
  41fe4c:	b	4208a4 <printf@plt+0x1ec44>
  41fe50:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fe54:	add	x0, x0, #0xb98
  41fe58:	ldr	x1, [x0]
  41fe5c:	ldr	w0, [sp, #116]
  41fe60:	sxtw	x0, w0
  41fe64:	lsl	x0, x0, #3
  41fe68:	add	x0, x1, x0
  41fe6c:	str	xzr, [x0]
  41fe70:	b	41f9f0 <printf@plt+0x1dd90>
  41fe74:	ldr	x1, [sp, #296]
  41fe78:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fe7c:	add	x0, x0, #0x380
  41fe80:	bl	401b10 <strcmp@plt>
  41fe84:	cmp	w0, #0x0
  41fe88:	b.ne	41ffe8 <printf@plt+0x1e388>  // b.any
  41fe8c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41fe90:	add	x1, x0, #0xde0
  41fe94:	mov	x0, #0x0                   	// #0
  41fe98:	bl	401970 <strtok@plt>
  41fe9c:	str	x0, [sp, #296]
  41fea0:	ldr	x0, [sp, #296]
  41fea4:	cmp	x0, #0x0
  41fea8:	b.ne	41fee0 <printf@plt+0x1e280>  // b.any
  41feac:	add	x5, sp, #0x40
  41feb0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41feb4:	add	x4, x0, #0xb38
  41feb8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41febc:	add	x3, x0, #0xb38
  41fec0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41fec4:	add	x2, x0, #0xb38
  41fec8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fecc:	add	x1, x0, #0x390
  41fed0:	mov	x0, x5
  41fed4:	bl	41c444 <printf@plt+0x1a7e4>
  41fed8:	mov	w19, #0x0                   	// #0
  41fedc:	b	4208a4 <printf@plt+0x1ec44>
  41fee0:	str	wzr, [sp, #280]
  41fee4:	ldr	x0, [sp, #296]
  41fee8:	cmp	x0, #0x0
  41feec:	b.eq	41ffa8 <printf@plt+0x1e348>  // b.none
  41fef0:	add	x1, sp, #0x38
  41fef4:	add	x0, sp, #0x30
  41fef8:	mov	x3, x1
  41fefc:	mov	x2, x0
  41ff00:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ff04:	add	x1, x0, #0xb68
  41ff08:	ldr	x0, [sp, #296]
  41ff0c:	bl	41e760 <printf@plt+0x1cb00>
  41ff10:	cmp	w0, #0x0
  41ff14:	cset	w0, ne  // ne = any
  41ff18:	and	w0, w0, #0xff
  41ff1c:	cmp	w0, #0x0
  41ff20:	b.eq	41ff90 <printf@plt+0x1e330>  // b.none
  41ff24:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ff28:	add	x0, x0, #0xb58
  41ff2c:	ldr	w0, [x0]
  41ff30:	scvtf	d1, w0
  41ff34:	ldr	d0, [sp, #56]
  41ff38:	fmul	d1, d1, d0
  41ff3c:	fmov	d0, #5.000000000000000000e-01
  41ff40:	fadd	d0, d1, d0
  41ff44:	fcvtzs	w1, d0
  41ff48:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ff4c:	add	x0, x0, #0xb60
  41ff50:	str	w1, [x0]
  41ff54:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ff58:	add	x0, x0, #0xb58
  41ff5c:	ldr	w0, [x0]
  41ff60:	scvtf	d1, w0
  41ff64:	ldr	d0, [sp, #48]
  41ff68:	fmul	d1, d1, d0
  41ff6c:	fmov	d0, #5.000000000000000000e-01
  41ff70:	fadd	d0, d1, d0
  41ff74:	fcvtzs	w1, d0
  41ff78:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ff7c:	add	x0, x0, #0xb64
  41ff80:	str	w1, [x0]
  41ff84:	mov	w0, #0x1                   	// #1
  41ff88:	str	w0, [sp, #280]
  41ff8c:	b	41ffa8 <printf@plt+0x1e348>
  41ff90:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  41ff94:	add	x1, x0, #0xde0
  41ff98:	mov	x0, #0x0                   	// #0
  41ff9c:	bl	401970 <strtok@plt>
  41ffa0:	str	x0, [sp, #296]
  41ffa4:	b	41fee4 <printf@plt+0x1e284>
  41ffa8:	ldr	w0, [sp, #280]
  41ffac:	cmp	w0, #0x0
  41ffb0:	b.ne	41f9f0 <printf@plt+0x1dd90>  // b.any
  41ffb4:	add	x5, sp, #0x40
  41ffb8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ffbc:	add	x4, x0, #0xb38
  41ffc0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ffc4:	add	x3, x0, #0xb38
  41ffc8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  41ffcc:	add	x2, x0, #0xb38
  41ffd0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41ffd4:	add	x1, x0, #0x3b8
  41ffd8:	mov	x0, x5
  41ffdc:	bl	41c444 <printf@plt+0x1a7e4>
  41ffe0:	mov	w19, #0x0                   	// #0
  41ffe4:	b	4208a4 <printf@plt+0x1ec44>
  41ffe8:	ldr	x1, [sp, #296]
  41ffec:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  41fff0:	add	x0, x0, #0x3c8
  41fff4:	bl	401b10 <strcmp@plt>
  41fff8:	cmp	w0, #0x0
  41fffc:	b.ne	420014 <printf@plt+0x1e3b4>  // b.any
  420000:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420004:	add	x0, x0, #0xb80
  420008:	mov	w1, #0x1                   	// #1
  42000c:	str	w1, [x0]
  420010:	b	41f9f0 <printf@plt+0x1dd90>
  420014:	ldr	x1, [sp, #296]
  420018:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  42001c:	add	x0, x0, #0x3e0
  420020:	bl	401b10 <strcmp@plt>
  420024:	cmp	w0, #0x0
  420028:	b.ne	420040 <printf@plt+0x1e3e0>  // b.any
  42002c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420030:	add	x0, x0, #0xb7c
  420034:	mov	w1, #0x1                   	// #1
  420038:	str	w1, [x0]
  42003c:	b	41f9f0 <printf@plt+0x1dd90>
  420040:	ldr	x1, [sp, #296]
  420044:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420048:	add	x0, x0, #0x3f0
  42004c:	bl	401b10 <strcmp@plt>
  420050:	cmp	w0, #0x0
  420054:	b.ne	420308 <printf@plt+0x1e6a8>  // b.any
  420058:	mov	w0, #0x10                  	// #16
  42005c:	str	w0, [sp, #276]
  420060:	ldrsw	x0, [sp, #276]
  420064:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  420068:	cmp	x0, x1
  42006c:	b.hi	42007c <printf@plt+0x1e41c>  // b.pmore
  420070:	lsl	x0, x0, #2
  420074:	bl	401830 <_Znam@plt>
  420078:	b	420080 <printf@plt+0x1e420>
  42007c:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  420080:	mov	x1, x0
  420084:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420088:	add	x0, x0, #0xba0
  42008c:	str	x1, [x0]
  420090:	str	wzr, [sp, #272]
  420094:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  420098:	add	x1, x0, #0xde0
  42009c:	mov	x0, #0x0                   	// #0
  4200a0:	bl	401970 <strtok@plt>
  4200a4:	str	x0, [sp, #296]
  4200a8:	ldr	x0, [sp, #296]
  4200ac:	cmp	x0, #0x0
  4200b0:	b.ne	420120 <printf@plt+0x1e4c0>  // b.any
  4200b4:	add	x0, sp, #0x40
  4200b8:	bl	41c1e4 <printf@plt+0x1a584>
  4200bc:	cmp	w0, #0x0
  4200c0:	cset	w0, eq  // eq = none
  4200c4:	and	w0, w0, #0xff
  4200c8:	cmp	w0, #0x0
  4200cc:	b.eq	420104 <printf@plt+0x1e4a4>  // b.none
  4200d0:	add	x5, sp, #0x40
  4200d4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4200d8:	add	x4, x0, #0xb38
  4200dc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4200e0:	add	x3, x0, #0xb38
  4200e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4200e8:	add	x2, x0, #0xb38
  4200ec:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4200f0:	add	x1, x0, #0x3f8
  4200f4:	mov	x0, x5
  4200f8:	bl	41c444 <printf@plt+0x1a7e4>
  4200fc:	mov	w19, #0x0                   	// #0
  420100:	b	4208a4 <printf@plt+0x1ec44>
  420104:	ldr	x2, [sp, #96]
  420108:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  42010c:	add	x1, x0, #0xde0
  420110:	mov	x0, x2
  420114:	bl	401970 <strtok@plt>
  420118:	str	x0, [sp, #296]
  42011c:	b	4200a8 <printf@plt+0x1e448>
  420120:	add	x1, sp, #0x28
  420124:	add	x0, sp, #0x2c
  420128:	mov	x3, x1
  42012c:	mov	x2, x0
  420130:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420134:	add	x1, x0, #0x420
  420138:	ldr	x0, [sp, #296]
  42013c:	bl	401a60 <__isoc99_sscanf@plt>
  420140:	cmp	w0, #0x1
  420144:	b.eq	420154 <printf@plt+0x1e4f4>  // b.none
  420148:	cmp	w0, #0x2
  42014c:	b.eq	42015c <printf@plt+0x1e4fc>  // b.none
  420150:	b	420178 <printf@plt+0x1e518>
  420154:	ldr	w0, [sp, #44]
  420158:	str	w0, [sp, #40]
  42015c:	ldr	w1, [sp, #44]
  420160:	ldr	w0, [sp, #40]
  420164:	cmp	w1, w0
  420168:	b.gt	420178 <printf@plt+0x1e518>
  42016c:	ldr	w0, [sp, #44]
  420170:	cmp	w0, #0x0
  420174:	b.ge	4201b8 <printf@plt+0x1e558>  // b.tcont
  420178:	add	x0, sp, #0xa8
  42017c:	ldr	x1, [sp, #296]
  420180:	bl	41b7e4 <printf@plt+0x19b84>
  420184:	add	x1, sp, #0xa8
  420188:	add	x5, sp, #0x40
  42018c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420190:	add	x4, x0, #0xb38
  420194:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420198:	add	x3, x0, #0xb38
  42019c:	mov	x2, x1
  4201a0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4201a4:	add	x1, x0, #0x428
  4201a8:	mov	x0, x5
  4201ac:	bl	41c444 <printf@plt+0x1a7e4>
  4201b0:	mov	w19, #0x0                   	// #0
  4201b4:	b	4208a4 <printf@plt+0x1ec44>
  4201b8:	nop
  4201bc:	ldr	w0, [sp, #272]
  4201c0:	add	w0, w0, #0x1
  4201c4:	ldr	w1, [sp, #276]
  4201c8:	cmp	w1, w0
  4201cc:	b.gt	42025c <printf@plt+0x1e5fc>
  4201d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4201d4:	add	x0, x0, #0xba0
  4201d8:	ldr	x0, [x0]
  4201dc:	str	x0, [sp, #216]
  4201e0:	ldr	w0, [sp, #276]
  4201e4:	lsl	w0, w0, #1
  4201e8:	sxtw	x0, w0
  4201ec:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4201f0:	cmp	x0, x1
  4201f4:	b.hi	420204 <printf@plt+0x1e5a4>  // b.pmore
  4201f8:	lsl	x0, x0, #2
  4201fc:	bl	401830 <_Znam@plt>
  420200:	b	420208 <printf@plt+0x1e5a8>
  420204:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  420208:	mov	x1, x0
  42020c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420210:	add	x0, x0, #0xba0
  420214:	str	x1, [x0]
  420218:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42021c:	add	x0, x0, #0xba0
  420220:	ldr	x3, [x0]
  420224:	ldrsw	x0, [sp, #276]
  420228:	lsl	x0, x0, #2
  42022c:	mov	x2, x0
  420230:	ldr	x1, [sp, #216]
  420234:	mov	x0, x3
  420238:	bl	401850 <memcpy@plt>
  42023c:	ldr	w0, [sp, #276]
  420240:	lsl	w0, w0, #1
  420244:	str	w0, [sp, #276]
  420248:	ldr	x0, [sp, #216]
  42024c:	cmp	x0, #0x0
  420250:	b.eq	42025c <printf@plt+0x1e5fc>  // b.none
  420254:	ldr	x0, [sp, #216]
  420258:	bl	401ac0 <_ZdaPv@plt>
  42025c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420260:	add	x0, x0, #0xba0
  420264:	ldr	x1, [x0]
  420268:	ldr	w0, [sp, #272]
  42026c:	add	w2, w0, #0x1
  420270:	str	w2, [sp, #272]
  420274:	sxtw	x0, w0
  420278:	lsl	x0, x0, #2
  42027c:	add	x0, x1, x0
  420280:	ldr	w1, [sp, #44]
  420284:	str	w1, [x0]
  420288:	ldr	w0, [sp, #44]
  42028c:	cmp	w0, #0x0
  420290:	b.ne	4202a4 <printf@plt+0x1e644>  // b.any
  420294:	ldr	w0, [sp, #272]
  420298:	cmp	w0, #0x1
  42029c:	b.eq	4202d4 <printf@plt+0x1e674>  // b.none
  4202a0:	b	41f9f0 <printf@plt+0x1dd90>
  4202a4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4202a8:	add	x0, x0, #0xba0
  4202ac:	ldr	x1, [x0]
  4202b0:	ldr	w0, [sp, #272]
  4202b4:	add	w2, w0, #0x1
  4202b8:	str	w2, [sp, #272]
  4202bc:	sxtw	x0, w0
  4202c0:	lsl	x0, x0, #2
  4202c4:	add	x0, x1, x0
  4202c8:	ldr	w1, [sp, #40]
  4202cc:	str	w1, [x0]
  4202d0:	b	420094 <printf@plt+0x1e434>
  4202d4:	add	x5, sp, #0x40
  4202d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4202dc:	add	x4, x0, #0xb38
  4202e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4202e4:	add	x3, x0, #0xb38
  4202e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4202ec:	add	x2, x0, #0xb38
  4202f0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4202f4:	add	x1, x0, #0x440
  4202f8:	mov	x0, x5
  4202fc:	bl	41c444 <printf@plt+0x1a7e4>
  420300:	mov	w19, #0x0                   	// #0
  420304:	b	4208a4 <printf@plt+0x1ec44>
  420308:	ldr	x1, [sp, #296]
  42030c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420310:	add	x0, x0, #0x458
  420314:	bl	401b10 <strcmp@plt>
  420318:	cmp	w0, #0x0
  42031c:	b.ne	420510 <printf@plt+0x1e8b0>  // b.any
  420320:	mov	w0, #0x5                   	// #5
  420324:	str	w0, [sp, #268]
  420328:	ldrsw	x0, [sp, #268]
  42032c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  420330:	cmp	x0, x1
  420334:	b.hi	420344 <printf@plt+0x1e6e4>  // b.pmore
  420338:	lsl	x0, x0, #3
  42033c:	bl	401830 <_Znam@plt>
  420340:	b	420348 <printf@plt+0x1e6e8>
  420344:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  420348:	mov	x1, x0
  42034c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420350:	add	x0, x0, #0xbb0
  420354:	str	x1, [x0]
  420358:	str	wzr, [sp, #264]
  42035c:	ldr	w1, [sp, #264]
  420360:	ldr	w0, [sp, #268]
  420364:	cmp	w1, w0
  420368:	b.ge	420398 <printf@plt+0x1e738>  // b.tcont
  42036c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420370:	add	x0, x0, #0xbb0
  420374:	ldr	x1, [x0]
  420378:	ldrsw	x0, [sp, #264]
  42037c:	lsl	x0, x0, #3
  420380:	add	x0, x1, x0
  420384:	str	xzr, [x0]
  420388:	ldr	w0, [sp, #264]
  42038c:	add	w0, w0, #0x1
  420390:	str	w0, [sp, #264]
  420394:	b	42035c <printf@plt+0x1e6fc>
  420398:	str	wzr, [sp, #260]
  42039c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4203a0:	add	x1, x0, #0xde0
  4203a4:	mov	x0, #0x0                   	// #0
  4203a8:	bl	401970 <strtok@plt>
  4203ac:	str	x0, [sp, #296]
  4203b0:	ldr	x0, [sp, #296]
  4203b4:	cmp	x0, #0x0
  4203b8:	b.eq	42069c <printf@plt+0x1ea3c>  // b.none
  4203bc:	ldr	w0, [sp, #260]
  4203c0:	add	w0, w0, #0x1
  4203c4:	ldr	w1, [sp, #268]
  4203c8:	cmp	w1, w0
  4203cc:	b.gt	4204c0 <printf@plt+0x1e860>
  4203d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4203d4:	add	x0, x0, #0xbb0
  4203d8:	ldr	x0, [x0]
  4203dc:	str	x0, [sp, #232]
  4203e0:	ldr	w0, [sp, #268]
  4203e4:	lsl	w0, w0, #1
  4203e8:	str	w0, [sp, #268]
  4203ec:	ldrsw	x0, [sp, #268]
  4203f0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4203f4:	cmp	x0, x1
  4203f8:	b.hi	420408 <printf@plt+0x1e7a8>  // b.pmore
  4203fc:	lsl	x0, x0, #3
  420400:	bl	401830 <_Znam@plt>
  420404:	b	42040c <printf@plt+0x1e7ac>
  420408:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  42040c:	mov	x1, x0
  420410:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420414:	add	x0, x0, #0xbb0
  420418:	str	x1, [x0]
  42041c:	str	wzr, [sp, #264]
  420420:	ldr	w1, [sp, #264]
  420424:	ldr	w0, [sp, #260]
  420428:	cmp	w1, w0
  42042c:	b.ge	420470 <printf@plt+0x1e810>  // b.tcont
  420430:	ldrsw	x0, [sp, #264]
  420434:	lsl	x0, x0, #3
  420438:	ldr	x1, [sp, #232]
  42043c:	add	x1, x1, x0
  420440:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420444:	add	x0, x0, #0xbb0
  420448:	ldr	x2, [x0]
  42044c:	ldrsw	x0, [sp, #264]
  420450:	lsl	x0, x0, #3
  420454:	add	x0, x2, x0
  420458:	ldr	x1, [x1]
  42045c:	str	x1, [x0]
  420460:	ldr	w0, [sp, #264]
  420464:	add	w0, w0, #0x1
  420468:	str	w0, [sp, #264]
  42046c:	b	420420 <printf@plt+0x1e7c0>
  420470:	ldr	w1, [sp, #264]
  420474:	ldr	w0, [sp, #268]
  420478:	cmp	w1, w0
  42047c:	b.ge	4204ac <printf@plt+0x1e84c>  // b.tcont
  420480:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420484:	add	x0, x0, #0xbb0
  420488:	ldr	x1, [x0]
  42048c:	ldrsw	x0, [sp, #264]
  420490:	lsl	x0, x0, #3
  420494:	add	x0, x1, x0
  420498:	str	xzr, [x0]
  42049c:	ldr	w0, [sp, #264]
  4204a0:	add	w0, w0, #0x1
  4204a4:	str	w0, [sp, #264]
  4204a8:	b	420470 <printf@plt+0x1e810>
  4204ac:	ldr	x0, [sp, #232]
  4204b0:	cmp	x0, #0x0
  4204b4:	b.eq	4204c0 <printf@plt+0x1e860>  // b.none
  4204b8:	ldr	x0, [sp, #232]
  4204bc:	bl	401ac0 <_ZdaPv@plt>
  4204c0:	ldr	x0, [sp, #296]
  4204c4:	bl	401880 <strlen@plt>
  4204c8:	add	x0, x0, #0x1
  4204cc:	bl	401830 <_Znam@plt>
  4204d0:	str	x0, [sp, #224]
  4204d4:	ldr	x1, [sp, #296]
  4204d8:	ldr	x0, [sp, #224]
  4204dc:	bl	401960 <strcpy@plt>
  4204e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4204e4:	add	x0, x0, #0xbb0
  4204e8:	ldr	x1, [x0]
  4204ec:	ldr	w0, [sp, #260]
  4204f0:	add	w2, w0, #0x1
  4204f4:	str	w2, [sp, #260]
  4204f8:	sxtw	x0, w0
  4204fc:	lsl	x0, x0, #3
  420500:	add	x0, x1, x0
  420504:	ldr	x1, [sp, #224]
  420508:	str	x1, [x0]
  42050c:	b	42039c <printf@plt+0x1e73c>
  420510:	ldr	x1, [sp, #296]
  420514:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420518:	add	x0, x0, #0x460
  42051c:	bl	401b10 <strcmp@plt>
  420520:	cmp	w0, #0x0
  420524:	b.ne	42053c <printf@plt+0x1e8dc>  // b.any
  420528:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42052c:	add	x0, x0, #0xb78
  420530:	mov	w1, #0x1                   	// #1
  420534:	str	w1, [x0]
  420538:	b	41f9f0 <printf@plt+0x1dd90>
  42053c:	ldr	x1, [sp, #296]
  420540:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420544:	add	x0, x0, #0x470
  420548:	bl	401b10 <strcmp@plt>
  42054c:	cmp	w0, #0x0
  420550:	b.ne	420568 <printf@plt+0x1e908>  // b.any
  420554:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420558:	add	x0, x0, #0xb84
  42055c:	mov	w1, #0x1                   	// #1
  420560:	str	w1, [x0]
  420564:	b	41f9f0 <printf@plt+0x1dd90>
  420568:	ldr	x1, [sp, #296]
  42056c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420570:	add	x0, x0, #0x490
  420574:	bl	401b10 <strcmp@plt>
  420578:	cmp	w0, #0x0
  42057c:	b.ne	420594 <printf@plt+0x1e934>  // b.any
  420580:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420584:	add	x0, x0, #0xb88
  420588:	mov	w1, #0x1                   	// #1
  42058c:	str	w1, [x0]
  420590:	b	41f9f0 <printf@plt+0x1dd90>
  420594:	ldr	x1, [sp, #296]
  420598:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  42059c:	add	x0, x0, #0x498
  4205a0:	bl	401b10 <strcmp@plt>
  4205a4:	cmp	w0, #0x0
  4205a8:	b.ne	42061c <printf@plt+0x1e9bc>  // b.any
  4205ac:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  4205b0:	add	x1, x0, #0xde0
  4205b4:	mov	x0, #0x0                   	// #0
  4205b8:	bl	401970 <strtok@plt>
  4205bc:	str	x0, [sp, #296]
  4205c0:	ldr	x0, [sp, #296]
  4205c4:	cmp	x0, #0x0
  4205c8:	b.ne	420600 <printf@plt+0x1e9a0>  // b.any
  4205cc:	add	x5, sp, #0x40
  4205d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4205d4:	add	x4, x0, #0xb38
  4205d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4205dc:	add	x3, x0, #0xb38
  4205e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4205e4:	add	x2, x0, #0xb38
  4205e8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4205ec:	add	x1, x0, #0x4a8
  4205f0:	mov	x0, x5
  4205f4:	bl	41c444 <printf@plt+0x1a7e4>
  4205f8:	mov	w19, #0x0                   	// #0
  4205fc:	b	4208a4 <printf@plt+0x1ec44>
  420600:	ldr	x0, [sp, #296]
  420604:	bl	426980 <_ZdlPvm@@Base+0x2200>
  420608:	mov	x1, x0
  42060c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420610:	add	x0, x0, #0xb90
  420614:	str	x1, [x0]
  420618:	b	41f9f0 <printf@plt+0x1dd90>
  42061c:	ldr	x1, [sp, #296]
  420620:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  420624:	add	x0, x0, #0xff0
  420628:	bl	401b10 <strcmp@plt>
  42062c:	cmp	w0, #0x0
  420630:	b.eq	4206a4 <printf@plt+0x1ea44>  // b.none
  420634:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420638:	add	x0, x0, #0xbb8
  42063c:	ldr	x0, [x0]
  420640:	cmp	x0, #0x0
  420644:	b.eq	41f9f0 <printf@plt+0x1dd90>  // b.none
  420648:	ldr	x0, [sp, #296]
  42064c:	str	x0, [sp, #240]
  420650:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x6880>
  420654:	add	x1, x0, #0xff8
  420658:	mov	x0, #0x0                   	// #0
  42065c:	bl	401970 <strtok@plt>
  420660:	str	x0, [sp, #296]
  420664:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420668:	add	x0, x0, #0xbb8
  42066c:	ldr	x19, [x0]
  420670:	ldr	x0, [sp, #296]
  420674:	bl	41e688 <printf@plt+0x1ca28>
  420678:	mov	x4, x0
  42067c:	ldr	x0, [sp, #72]
  420680:	ldr	w1, [sp, #80]
  420684:	mov	w3, w1
  420688:	mov	x2, x0
  42068c:	mov	x1, x4
  420690:	ldr	x0, [sp, #240]
  420694:	blr	x19
  420698:	b	41f9f0 <printf@plt+0x1dd90>
  42069c:	nop
  4206a0:	b	41f9f0 <printf@plt+0x1dd90>
  4206a4:	nop
  4206a8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4206ac:	add	x0, x0, #0xb58
  4206b0:	ldr	w0, [x0]
  4206b4:	cmp	w0, #0x0
  4206b8:	b.ne	4206f0 <printf@plt+0x1ea90>  // b.any
  4206bc:	add	x5, sp, #0x40
  4206c0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4206c4:	add	x4, x0, #0xb38
  4206c8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4206cc:	add	x3, x0, #0xb38
  4206d0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4206d4:	add	x2, x0, #0xb38
  4206d8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4206dc:	add	x1, x0, #0x4d8
  4206e0:	mov	x0, x5
  4206e4:	bl	41c444 <printf@plt+0x1a7e4>
  4206e8:	mov	w19, #0x0                   	// #0
  4206ec:	b	4208a4 <printf@plt+0x1ec44>
  4206f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4206f4:	add	x0, x0, #0xb5c
  4206f8:	ldr	w0, [x0]
  4206fc:	cmp	w0, #0x0
  420700:	b.ne	420738 <printf@plt+0x1ead8>  // b.any
  420704:	add	x5, sp, #0x40
  420708:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42070c:	add	x4, x0, #0xb38
  420710:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420714:	add	x3, x0, #0xb38
  420718:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42071c:	add	x2, x0, #0xb38
  420720:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420724:	add	x1, x0, #0x4f0
  420728:	mov	x0, x5
  42072c:	bl	41c444 <printf@plt+0x1a7e4>
  420730:	mov	w19, #0x0                   	// #0
  420734:	b	4208a4 <printf@plt+0x1ec44>
  420738:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42073c:	add	x0, x0, #0xb98
  420740:	ldr	x0, [x0]
  420744:	cmp	x0, #0x0
  420748:	b.ne	420780 <printf@plt+0x1eb20>  // b.any
  42074c:	add	x5, sp, #0x40
  420750:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420754:	add	x4, x0, #0xb38
  420758:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42075c:	add	x3, x0, #0xb38
  420760:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420764:	add	x2, x0, #0xb38
  420768:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  42076c:	add	x1, x0, #0x510
  420770:	mov	x0, x5
  420774:	bl	41c444 <printf@plt+0x1a7e4>
  420778:	mov	w19, #0x0                   	// #0
  42077c:	b	4208a4 <printf@plt+0x1ec44>
  420780:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420784:	add	x0, x0, #0xba0
  420788:	ldr	x0, [x0]
  42078c:	cmp	x0, #0x0
  420790:	b.ne	4207c8 <printf@plt+0x1eb68>  // b.any
  420794:	add	x5, sp, #0x40
  420798:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42079c:	add	x4, x0, #0xb38
  4207a0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4207a4:	add	x3, x0, #0xb38
  4207a8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4207ac:	add	x2, x0, #0xb38
  4207b0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4207b4:	add	x1, x0, #0x528
  4207b8:	mov	x0, x5
  4207bc:	bl	41c444 <printf@plt+0x1a7e4>
  4207c0:	mov	w19, #0x0                   	// #0
  4207c4:	b	4208a4 <printf@plt+0x1ec44>
  4207c8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4207cc:	add	x0, x0, #0x2f0
  4207d0:	ldr	w0, [x0]
  4207d4:	cmp	w0, #0x0
  4207d8:	b.gt	420810 <printf@plt+0x1ebb0>
  4207dc:	add	x5, sp, #0x40
  4207e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4207e4:	add	x4, x0, #0xb38
  4207e8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4207ec:	add	x3, x0, #0xb38
  4207f0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4207f4:	add	x2, x0, #0xb38
  4207f8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4207fc:	add	x1, x0, #0x540
  420800:	mov	x0, x5
  420804:	bl	41c444 <printf@plt+0x1a7e4>
  420808:	mov	w19, #0x0                   	// #0
  42080c:	b	4208a4 <printf@plt+0x1ec44>
  420810:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  420814:	add	x0, x0, #0x2e8
  420818:	ldr	w0, [x0]
  42081c:	cmp	w0, #0x0
  420820:	b.gt	420858 <printf@plt+0x1ebf8>
  420824:	add	x5, sp, #0x40
  420828:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42082c:	add	x4, x0, #0xb38
  420830:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420834:	add	x3, x0, #0xb38
  420838:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42083c:	add	x2, x0, #0xb38
  420840:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420844:	add	x1, x0, #0x558
  420848:	mov	x0, x5
  42084c:	bl	41c444 <printf@plt+0x1a7e4>
  420850:	mov	w19, #0x0                   	// #0
  420854:	b	4208a4 <printf@plt+0x1ec44>
  420858:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  42085c:	add	x0, x0, #0x2ec
  420860:	ldr	w0, [x0]
  420864:	cmp	w0, #0x0
  420868:	b.gt	4208a0 <printf@plt+0x1ec40>
  42086c:	add	x5, sp, #0x40
  420870:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420874:	add	x4, x0, #0xb38
  420878:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42087c:	add	x3, x0, #0xb38
  420880:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420884:	add	x2, x0, #0xb38
  420888:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  42088c:	add	x1, x0, #0x568
  420890:	mov	x0, x5
  420894:	bl	41c444 <printf@plt+0x1a7e4>
  420898:	mov	w19, #0x0                   	// #0
  42089c:	b	4208a4 <printf@plt+0x1ec44>
  4208a0:	mov	w19, #0x1                   	// #1
  4208a4:	add	x0, sp, #0x40
  4208a8:	bl	41c188 <printf@plt+0x1a528>
  4208ac:	mov	w0, w19
  4208b0:	b	4208c8 <printf@plt+0x1ec68>
  4208b4:	mov	x19, x0
  4208b8:	add	x0, sp, #0x40
  4208bc:	bl	41c188 <printf@plt+0x1a528>
  4208c0:	mov	x0, x19
  4208c4:	bl	401be0 <_Unwind_Resume@plt>
  4208c8:	ldr	x19, [sp, #16]
  4208cc:	ldp	x29, x30, [sp], #304
  4208d0:	ret
  4208d4:	sub	sp, sp, #0x30
  4208d8:	str	x0, [sp, #40]
  4208dc:	str	x1, [sp, #32]
  4208e0:	str	x2, [sp, #24]
  4208e4:	str	x3, [sp, #16]
  4208e8:	str	w4, [sp, #12]
  4208ec:	nop
  4208f0:	add	sp, sp, #0x30
  4208f4:	ret
  4208f8:	sub	sp, sp, #0x20
  4208fc:	str	x0, [sp, #8]
  420900:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420904:	add	x0, x0, #0xbb8
  420908:	ldr	x0, [x0]
  42090c:	str	x0, [sp, #24]
  420910:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420914:	add	x0, x0, #0xbb8
  420918:	ldr	x1, [sp, #8]
  42091c:	str	x1, [x0]
  420920:	ldr	x0, [sp, #24]
  420924:	add	sp, sp, #0x20
  420928:	ret
  42092c:	stp	x29, x30, [sp, #-32]!
  420930:	mov	x29, sp
  420934:	str	w0, [sp, #28]
  420938:	str	w1, [sp, #24]
  42093c:	ldr	w0, [sp, #28]
  420940:	cmp	w0, #0x1
  420944:	b.ne	420970 <printf@plt+0x1ed10>  // b.any
  420948:	ldr	w1, [sp, #24]
  42094c:	mov	w0, #0xffff                	// #65535
  420950:	cmp	w1, w0
  420954:	b.ne	420970 <printf@plt+0x1ed10>  // b.any
  420958:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42095c:	add	x0, x0, #0xb48
  420960:	bl	41b250 <printf@plt+0x195f0>
  420964:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420968:	add	x0, x0, #0xb50
  42096c:	bl	4249e8 <_ZdlPvm@@Base+0x268>
  420970:	nop
  420974:	ldp	x29, x30, [sp], #32
  420978:	ret
  42097c:	stp	x29, x30, [sp, #-16]!
  420980:	mov	x29, sp
  420984:	mov	w1, #0xffff                	// #65535
  420988:	mov	w0, #0x1                   	// #1
  42098c:	bl	42092c <printf@plt+0x1eccc>
  420990:	ldp	x29, x30, [sp], #16
  420994:	ret
  420998:	sub	sp, sp, #0x10
  42099c:	str	w0, [sp, #12]
  4209a0:	ldr	w0, [sp, #12]
  4209a4:	cmp	w0, #0x0
  4209a8:	b.lt	4209cc <printf@plt+0x1ed6c>  // b.tstop
  4209ac:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4209b0:	add	x1, x0, #0xe00
  4209b4:	ldrsw	x0, [sp, #12]
  4209b8:	ldrb	w0, [x1, x0]
  4209bc:	cmp	w0, #0x0
  4209c0:	b.eq	4209cc <printf@plt+0x1ed6c>  // b.none
  4209c4:	mov	w0, #0x1                   	// #1
  4209c8:	b	4209d0 <printf@plt+0x1ed70>
  4209cc:	mov	w0, #0x0                   	// #0
  4209d0:	add	sp, sp, #0x10
  4209d4:	ret
  4209d8:	sub	sp, sp, #0x10
  4209dc:	str	x0, [sp, #8]
  4209e0:	ldr	x0, [sp, #8]
  4209e4:	ldr	w0, [x0, #4]
  4209e8:	add	sp, sp, #0x10
  4209ec:	ret
  4209f0:	sub	sp, sp, #0x10
  4209f4:	str	x0, [sp, #8]
  4209f8:	ldr	x0, [sp, #8]
  4209fc:	ldr	w0, [x0]
  420a00:	add	sp, sp, #0x10
  420a04:	ret
  420a08:	stp	x29, x30, [sp, #-32]!
  420a0c:	mov	x29, sp
  420a10:	str	x0, [sp, #24]
  420a14:	str	w1, [sp, #20]
  420a18:	str	w2, [sp, #16]
  420a1c:	ldr	x0, [sp, #24]
  420a20:	ldr	w0, [x0, #56]
  420a24:	cmp	w0, #0x0
  420a28:	b.eq	420a58 <printf@plt+0x1edf8>  // b.none
  420a2c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420a30:	add	x0, x0, #0xb5c
  420a34:	ldr	w1, [x0]
  420a38:	ldr	x0, [sp, #24]
  420a3c:	ldr	w0, [x0, #56]
  420a40:	mov	w3, w0
  420a44:	mov	w2, w1
  420a48:	ldr	w1, [sp, #16]
  420a4c:	ldr	w0, [sp, #20]
  420a50:	bl	41cbc8 <printf@plt+0x1af68>
  420a54:	b	420a98 <printf@plt+0x1ee38>
  420a58:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420a5c:	add	x0, x0, #0xb5c
  420a60:	ldr	w0, [x0]
  420a64:	ldr	w1, [sp, #16]
  420a68:	cmp	w1, w0
  420a6c:	b.eq	420a90 <printf@plt+0x1ee30>  // b.none
  420a70:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420a74:	add	x0, x0, #0xb5c
  420a78:	ldr	w0, [x0]
  420a7c:	mov	w2, w0
  420a80:	ldr	w1, [sp, #16]
  420a84:	ldr	w0, [sp, #20]
  420a88:	bl	41ca5c <printf@plt+0x1adfc>
  420a8c:	b	420a94 <printf@plt+0x1ee34>
  420a90:	ldr	w0, [sp, #20]
  420a94:	nop
  420a98:	ldp	x29, x30, [sp], #32
  420a9c:	ret
  420aa0:	stp	x29, x30, [sp, #-64]!
  420aa4:	mov	x29, sp
  420aa8:	str	x19, [sp, #16]
  420aac:	str	x0, [sp, #40]
  420ab0:	str	x1, [sp, #32]
  420ab4:	ldr	x0, [sp, #40]
  420ab8:	bl	4209f0 <printf@plt+0x1ed90>
  420abc:	lsl	w19, w0, #10
  420ac0:	ldr	x0, [sp, #32]
  420ac4:	bl	4209f0 <printf@plt+0x1ed90>
  420ac8:	add	w0, w19, w0
  420acc:	mov	w1, #0x4e61                	// #20065
  420ad0:	movk	w1, #0x824a, lsl #16
  420ad4:	smull	x1, w0, w1
  420ad8:	lsr	x1, x1, #32
  420adc:	add	w1, w0, w1
  420ae0:	asr	w2, w1, #8
  420ae4:	asr	w1, w0, #31
  420ae8:	sub	w2, w2, w1
  420aec:	mov	w1, #0x1f7                 	// #503
  420af0:	mul	w1, w2, w1
  420af4:	sub	w0, w0, w1
  420af8:	str	w0, [sp, #60]
  420afc:	ldr	w0, [sp, #60]
  420b00:	cmp	w0, #0x0
  420b04:	cneg	w0, w0, lt  // lt = tstop
  420b08:	ldr	x19, [sp, #16]
  420b0c:	ldp	x29, x30, [sp], #64
  420b10:	ret
  420b14:	stp	x29, x30, [sp, #-32]!
  420b18:	mov	x29, sp
  420b1c:	str	x0, [sp, #24]
  420b20:	ldr	x1, [sp, #24]
  420b24:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420b28:	add	x0, x0, #0xbc0
  420b2c:	bl	424f94 <_ZdlPvm@@Base+0x814>
  420b30:	nop
  420b34:	ldp	x29, x30, [sp], #32
  420b38:	ret
  420b3c:	stp	x29, x30, [sp, #-64]!
  420b40:	mov	x29, sp
  420b44:	str	x19, [sp, #16]
  420b48:	str	x0, [sp, #40]
  420b4c:	str	x1, [sp, #32]
  420b50:	ldr	x0, [sp, #40]
  420b54:	bl	401880 <strlen@plt>
  420b58:	mov	x19, x0
  420b5c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  420b60:	add	x0, x0, #0xfd0
  420b64:	ldr	x0, [x0]
  420b68:	bl	401880 <strlen@plt>
  420b6c:	add	x0, x19, x0
  420b70:	add	x0, x0, #0x5
  420b74:	bl	401830 <_Znam@plt>
  420b78:	str	x0, [sp, #56]
  420b7c:	adrp	x0, 449000 <stderr@@GLIBC_2.17+0x10d8>
  420b80:	add	x0, x0, #0xfd0
  420b84:	ldr	x0, [x0]
  420b88:	ldr	x3, [sp, #40]
  420b8c:	mov	x2, x0
  420b90:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420b94:	add	x1, x0, #0x5f0
  420b98:	ldr	x0, [sp, #56]
  420b9c:	bl	401980 <sprintf@plt>
  420ba0:	ldr	x2, [sp, #32]
  420ba4:	ldr	x1, [sp, #56]
  420ba8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420bac:	add	x0, x0, #0xbc0
  420bb0:	bl	42512c <_ZdlPvm@@Base+0x9ac>
  420bb4:	str	x0, [sp, #48]
  420bb8:	ldr	x0, [sp, #56]
  420bbc:	cmp	x0, #0x0
  420bc0:	b.eq	420bcc <printf@plt+0x1ef6c>  // b.none
  420bc4:	ldr	x0, [sp, #56]
  420bc8:	bl	401ac0 <_ZdaPv@plt>
  420bcc:	ldr	x0, [sp, #48]
  420bd0:	ldr	x19, [sp, #16]
  420bd4:	ldp	x29, x30, [sp], #64
  420bd8:	ret
  420bdc:	stp	x29, x30, [sp, #-32]!
  420be0:	mov	x29, sp
  420be4:	str	w0, [sp, #28]
  420be8:	str	w1, [sp, #24]
  420bec:	ldr	w0, [sp, #28]
  420bf0:	cmp	w0, #0x1
  420bf4:	b.ne	420c48 <printf@plt+0x1efe8>  // b.any
  420bf8:	ldr	w1, [sp, #24]
  420bfc:	mov	w0, #0xffff                	// #65535
  420c00:	cmp	w1, w0
  420c04:	b.ne	420c48 <printf@plt+0x1efe8>  // b.any
  420c08:	mov	w4, #0x0                   	// #0
  420c0c:	mov	w3, #0x0                   	// #0
  420c10:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420c14:	add	x2, x0, #0x600
  420c18:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420c1c:	add	x1, x0, #0x5d8
  420c20:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420c24:	add	x0, x0, #0xbc0
  420c28:	bl	424d0c <_ZdlPvm@@Base+0x58c>
  420c2c:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  420c30:	add	x2, x0, #0x228
  420c34:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  420c38:	add	x1, x0, #0xbc0
  420c3c:	adrp	x0, 424000 <printf@plt+0x223a0>
  420c40:	add	x0, x0, #0xf60
  420c44:	bl	401a70 <__cxa_atexit@plt>
  420c48:	nop
  420c4c:	ldp	x29, x30, [sp], #32
  420c50:	ret
  420c54:	stp	x29, x30, [sp, #-16]!
  420c58:	mov	x29, sp
  420c5c:	mov	w1, #0xffff                	// #65535
  420c60:	mov	w0, #0x1                   	// #1
  420c64:	bl	420bdc <printf@plt+0x1ef7c>
  420c68:	ldp	x29, x30, [sp], #16
  420c6c:	ret
  420c70:	str	x19, [sp, #-64]!
  420c74:	str	x0, [sp, #24]
  420c78:	str	x1, [sp, #16]
  420c7c:	ldr	x0, [sp, #16]
  420c80:	ldr	w0, [x0, #48]
  420c84:	str	w0, [sp, #60]
  420c88:	ldr	x0, [sp, #16]
  420c8c:	ldr	w0, [x0, #52]
  420c90:	str	w0, [sp, #52]
  420c94:	ldr	x0, [sp, #16]
  420c98:	ldr	w0, [x0]
  420c9c:	str	w0, [sp, #56]
  420ca0:	b	420e48 <printf@plt+0x1f1e8>
  420ca4:	ldr	w1, [sp, #56]
  420ca8:	ldr	w0, [sp, #52]
  420cac:	sub	w1, w1, w0
  420cb0:	ldr	w2, [sp, #52]
  420cb4:	ldr	w0, [sp, #60]
  420cb8:	sub	w0, w2, w0
  420cbc:	cmp	w1, w0
  420cc0:	b.le	420d98 <printf@plt+0x1f138>
  420cc4:	ldr	w1, [sp, #52]
  420cc8:	ldr	w0, [sp, #60]
  420ccc:	sub	w0, w1, w0
  420cd0:	str	w0, [sp, #36]
  420cd4:	mov	w19, #0x0                   	// #0
  420cd8:	b	420d78 <printf@plt+0x1f118>
  420cdc:	ldr	w0, [sp, #60]
  420ce0:	add	w0, w19, w0
  420ce4:	sxtw	x0, w0
  420ce8:	lsl	x0, x0, #3
  420cec:	ldr	x1, [sp, #24]
  420cf0:	add	x0, x1, x0
  420cf4:	ldr	x0, [x0]
  420cf8:	str	x0, [sp, #40]
  420cfc:	ldr	w1, [sp, #52]
  420d00:	ldr	w0, [sp, #60]
  420d04:	sub	w0, w1, w0
  420d08:	ldr	w1, [sp, #56]
  420d0c:	sub	w0, w1, w0
  420d10:	add	w0, w19, w0
  420d14:	sxtw	x0, w0
  420d18:	lsl	x0, x0, #3
  420d1c:	ldr	x1, [sp, #24]
  420d20:	add	x1, x1, x0
  420d24:	ldr	w0, [sp, #60]
  420d28:	add	w0, w19, w0
  420d2c:	sxtw	x0, w0
  420d30:	lsl	x0, x0, #3
  420d34:	ldr	x2, [sp, #24]
  420d38:	add	x0, x2, x0
  420d3c:	ldr	x1, [x1]
  420d40:	str	x1, [x0]
  420d44:	ldr	w1, [sp, #52]
  420d48:	ldr	w0, [sp, #60]
  420d4c:	sub	w0, w1, w0
  420d50:	ldr	w1, [sp, #56]
  420d54:	sub	w0, w1, w0
  420d58:	add	w0, w19, w0
  420d5c:	sxtw	x0, w0
  420d60:	lsl	x0, x0, #3
  420d64:	ldr	x1, [sp, #24]
  420d68:	add	x0, x1, x0
  420d6c:	ldr	x1, [sp, #40]
  420d70:	str	x1, [x0]
  420d74:	add	w19, w19, #0x1
  420d78:	ldr	w0, [sp, #36]
  420d7c:	cmp	w19, w0
  420d80:	b.lt	420cdc <printf@plt+0x1f07c>  // b.tstop
  420d84:	ldr	w1, [sp, #56]
  420d88:	ldr	w0, [sp, #36]
  420d8c:	sub	w0, w1, w0
  420d90:	str	w0, [sp, #56]
  420d94:	b	420e48 <printf@plt+0x1f1e8>
  420d98:	ldr	w1, [sp, #56]
  420d9c:	ldr	w0, [sp, #52]
  420da0:	sub	w0, w1, w0
  420da4:	str	w0, [sp, #48]
  420da8:	mov	w19, #0x0                   	// #0
  420dac:	b	420e2c <printf@plt+0x1f1cc>
  420db0:	ldr	w0, [sp, #60]
  420db4:	add	w0, w19, w0
  420db8:	sxtw	x0, w0
  420dbc:	lsl	x0, x0, #3
  420dc0:	ldr	x1, [sp, #24]
  420dc4:	add	x0, x1, x0
  420dc8:	ldr	x0, [x0]
  420dcc:	str	x0, [sp, #40]
  420dd0:	ldr	w0, [sp, #52]
  420dd4:	add	w0, w19, w0
  420dd8:	sxtw	x0, w0
  420ddc:	lsl	x0, x0, #3
  420de0:	ldr	x1, [sp, #24]
  420de4:	add	x1, x1, x0
  420de8:	ldr	w0, [sp, #60]
  420dec:	add	w0, w19, w0
  420df0:	sxtw	x0, w0
  420df4:	lsl	x0, x0, #3
  420df8:	ldr	x2, [sp, #24]
  420dfc:	add	x0, x2, x0
  420e00:	ldr	x1, [x1]
  420e04:	str	x1, [x0]
  420e08:	ldr	w0, [sp, #52]
  420e0c:	add	w0, w19, w0
  420e10:	sxtw	x0, w0
  420e14:	lsl	x0, x0, #3
  420e18:	ldr	x1, [sp, #24]
  420e1c:	add	x0, x1, x0
  420e20:	ldr	x1, [sp, #40]
  420e24:	str	x1, [x0]
  420e28:	add	w19, w19, #0x1
  420e2c:	ldr	w0, [sp, #48]
  420e30:	cmp	w19, w0
  420e34:	b.lt	420db0 <printf@plt+0x1f150>  // b.tstop
  420e38:	ldr	w1, [sp, #60]
  420e3c:	ldr	w0, [sp, #48]
  420e40:	add	w0, w1, w0
  420e44:	str	w0, [sp, #60]
  420e48:	ldr	w1, [sp, #56]
  420e4c:	ldr	w0, [sp, #52]
  420e50:	cmp	w1, w0
  420e54:	b.le	420e68 <printf@plt+0x1f208>
  420e58:	ldr	w1, [sp, #52]
  420e5c:	ldr	w0, [sp, #60]
  420e60:	cmp	w1, w0
  420e64:	b.gt	420ca4 <printf@plt+0x1f044>
  420e68:	ldr	x0, [sp, #16]
  420e6c:	ldr	w1, [x0, #48]
  420e70:	ldr	x0, [sp, #16]
  420e74:	ldr	w2, [x0]
  420e78:	ldr	x0, [sp, #16]
  420e7c:	ldr	w0, [x0, #52]
  420e80:	sub	w0, w2, w0
  420e84:	add	w1, w1, w0
  420e88:	ldr	x0, [sp, #16]
  420e8c:	str	w1, [x0, #48]
  420e90:	ldr	x0, [sp, #16]
  420e94:	ldr	w1, [x0]
  420e98:	ldr	x0, [sp, #16]
  420e9c:	str	w1, [x0, #52]
  420ea0:	nop
  420ea4:	ldr	x19, [sp], #64
  420ea8:	ret
  420eac:	stp	x29, x30, [sp, #-48]!
  420eb0:	mov	x29, sp
  420eb4:	str	w0, [sp, #44]
  420eb8:	str	x1, [sp, #32]
  420ebc:	str	x2, [sp, #24]
  420ec0:	str	w3, [sp, #40]
  420ec4:	str	x4, [sp, #16]
  420ec8:	ldr	x0, [sp, #16]
  420ecc:	ldr	w1, [x0]
  420ed0:	ldr	x0, [sp, #16]
  420ed4:	str	w1, [x0, #52]
  420ed8:	ldr	x0, [sp, #16]
  420edc:	ldr	w1, [x0, #52]
  420ee0:	ldr	x0, [sp, #16]
  420ee4:	str	w1, [x0, #48]
  420ee8:	ldr	x0, [sp, #16]
  420eec:	str	xzr, [x0, #32]
  420ef0:	ldr	w0, [sp, #40]
  420ef4:	cmp	w0, #0x0
  420ef8:	b.ne	420f10 <printf@plt+0x1f2b0>  // b.any
  420efc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  420f00:	add	x0, x0, #0x648
  420f04:	bl	401b80 <getenv@plt>
  420f08:	cmp	x0, #0x0
  420f0c:	b.eq	420f18 <printf@plt+0x1f2b8>  // b.none
  420f10:	mov	w0, #0x1                   	// #1
  420f14:	b	420f1c <printf@plt+0x1f2bc>
  420f18:	mov	w0, #0x0                   	// #0
  420f1c:	ldr	x1, [sp, #16]
  420f20:	str	w0, [x1, #44]
  420f24:	ldr	x0, [sp, #24]
  420f28:	ldrb	w0, [x0]
  420f2c:	cmp	w0, #0x2d
  420f30:	b.ne	420f50 <printf@plt+0x1f2f0>  // b.any
  420f34:	ldr	x0, [sp, #16]
  420f38:	mov	w1, #0x2                   	// #2
  420f3c:	str	w1, [x0, #40]
  420f40:	ldr	x0, [sp, #24]
  420f44:	add	x0, x0, #0x1
  420f48:	str	x0, [sp, #24]
  420f4c:	b	420fa0 <printf@plt+0x1f340>
  420f50:	ldr	x0, [sp, #24]
  420f54:	ldrb	w0, [x0]
  420f58:	cmp	w0, #0x2b
  420f5c:	b.ne	420f78 <printf@plt+0x1f318>  // b.any
  420f60:	ldr	x0, [sp, #16]
  420f64:	str	wzr, [x0, #40]
  420f68:	ldr	x0, [sp, #24]
  420f6c:	add	x0, x0, #0x1
  420f70:	str	x0, [sp, #24]
  420f74:	b	420fa0 <printf@plt+0x1f340>
  420f78:	ldr	x0, [sp, #16]
  420f7c:	ldr	w0, [x0, #44]
  420f80:	cmp	w0, #0x0
  420f84:	b.eq	420f94 <printf@plt+0x1f334>  // b.none
  420f88:	ldr	x0, [sp, #16]
  420f8c:	str	wzr, [x0, #40]
  420f90:	b	420fa0 <printf@plt+0x1f340>
  420f94:	ldr	x0, [sp, #16]
  420f98:	mov	w1, #0x1                   	// #1
  420f9c:	str	w1, [x0, #40]
  420fa0:	ldr	x0, [sp, #24]
  420fa4:	ldp	x29, x30, [sp], #48
  420fa8:	ret
  420fac:	stp	x29, x30, [sp, #-208]!
  420fb0:	mov	x29, sp
  420fb4:	str	x19, [sp, #16]
  420fb8:	str	w0, [sp, #92]
  420fbc:	str	x1, [sp, #80]
  420fc0:	str	x2, [sp, #72]
  420fc4:	str	x3, [sp, #64]
  420fc8:	str	x4, [sp, #56]
  420fcc:	str	w5, [sp, #88]
  420fd0:	str	w6, [sp, #52]
  420fd4:	str	x7, [sp, #40]
  420fd8:	ldr	x0, [sp, #40]
  420fdc:	ldr	w0, [x0, #4]
  420fe0:	str	w0, [sp, #204]
  420fe4:	ldr	x0, [sp, #72]
  420fe8:	ldrb	w0, [x0]
  420fec:	cmp	w0, #0x3a
  420ff0:	b.ne	420ff8 <printf@plt+0x1f398>  // b.any
  420ff4:	str	wzr, [sp, #204]
  420ff8:	ldr	w0, [sp, #92]
  420ffc:	cmp	w0, #0x0
  421000:	b.gt	42100c <printf@plt+0x1f3ac>
  421004:	mov	w0, #0xffffffff            	// #-1
  421008:	b	4222a8 <printf@plt+0x20648>
  42100c:	ldr	x0, [sp, #40]
  421010:	str	xzr, [x0, #16]
  421014:	ldr	x0, [sp, #40]
  421018:	ldr	w0, [x0]
  42101c:	cmp	w0, #0x0
  421020:	b.eq	421034 <printf@plt+0x1f3d4>  // b.none
  421024:	ldr	x0, [sp, #40]
  421028:	ldr	w0, [x0, #24]
  42102c:	cmp	w0, #0x0
  421030:	b.ne	421078 <printf@plt+0x1f418>  // b.any
  421034:	ldr	x0, [sp, #40]
  421038:	ldr	w0, [x0]
  42103c:	cmp	w0, #0x0
  421040:	b.ne	421050 <printf@plt+0x1f3f0>  // b.any
  421044:	ldr	x0, [sp, #40]
  421048:	mov	w1, #0x1                   	// #1
  42104c:	str	w1, [x0]
  421050:	ldr	x4, [sp, #40]
  421054:	ldr	w3, [sp, #52]
  421058:	ldr	x2, [sp, #72]
  42105c:	ldr	x1, [sp, #80]
  421060:	ldr	w0, [sp, #92]
  421064:	bl	420eac <printf@plt+0x1f24c>
  421068:	str	x0, [sp, #72]
  42106c:	ldr	x0, [sp, #40]
  421070:	mov	w1, #0x1                   	// #1
  421074:	str	w1, [x0, #24]
  421078:	ldr	x0, [sp, #40]
  42107c:	ldr	x0, [x0, #32]
  421080:	cmp	x0, #0x0
  421084:	b.eq	42109c <printf@plt+0x1f43c>  // b.none
  421088:	ldr	x0, [sp, #40]
  42108c:	ldr	x0, [x0, #32]
  421090:	ldrb	w0, [x0]
  421094:	cmp	w0, #0x0
  421098:	b.ne	42142c <printf@plt+0x1f7cc>  // b.any
  42109c:	ldr	x0, [sp, #40]
  4210a0:	ldr	w1, [x0, #52]
  4210a4:	ldr	x0, [sp, #40]
  4210a8:	ldr	w0, [x0]
  4210ac:	cmp	w1, w0
  4210b0:	b.le	4210c4 <printf@plt+0x1f464>
  4210b4:	ldr	x0, [sp, #40]
  4210b8:	ldr	w1, [x0]
  4210bc:	ldr	x0, [sp, #40]
  4210c0:	str	w1, [x0, #52]
  4210c4:	ldr	x0, [sp, #40]
  4210c8:	ldr	w1, [x0, #48]
  4210cc:	ldr	x0, [sp, #40]
  4210d0:	ldr	w0, [x0]
  4210d4:	cmp	w1, w0
  4210d8:	b.le	4210ec <printf@plt+0x1f48c>
  4210dc:	ldr	x0, [sp, #40]
  4210e0:	ldr	w1, [x0]
  4210e4:	ldr	x0, [sp, #40]
  4210e8:	str	w1, [x0, #48]
  4210ec:	ldr	x0, [sp, #40]
  4210f0:	ldr	w0, [x0, #40]
  4210f4:	cmp	w0, #0x1
  4210f8:	b.ne	4211f4 <printf@plt+0x1f594>  // b.any
  4210fc:	ldr	x0, [sp, #40]
  421100:	ldr	w1, [x0, #48]
  421104:	ldr	x0, [sp, #40]
  421108:	ldr	w0, [x0, #52]
  42110c:	cmp	w1, w0
  421110:	b.eq	42113c <printf@plt+0x1f4dc>  // b.none
  421114:	ldr	x0, [sp, #40]
  421118:	ldr	w1, [x0, #52]
  42111c:	ldr	x0, [sp, #40]
  421120:	ldr	w0, [x0]
  421124:	cmp	w1, w0
  421128:	b.eq	42113c <printf@plt+0x1f4dc>  // b.none
  42112c:	ldr	x1, [sp, #40]
  421130:	ldr	x0, [sp, #80]
  421134:	bl	420c70 <printf@plt+0x1f010>
  421138:	b	421164 <printf@plt+0x1f504>
  42113c:	ldr	x0, [sp, #40]
  421140:	ldr	w1, [x0, #52]
  421144:	ldr	x0, [sp, #40]
  421148:	ldr	w0, [x0]
  42114c:	cmp	w1, w0
  421150:	b.eq	42117c <printf@plt+0x1f51c>  // b.none
  421154:	ldr	x0, [sp, #40]
  421158:	ldr	w1, [x0]
  42115c:	ldr	x0, [sp, #40]
  421160:	str	w1, [x0, #48]
  421164:	b	42117c <printf@plt+0x1f51c>
  421168:	ldr	x0, [sp, #40]
  42116c:	ldr	w0, [x0]
  421170:	add	w1, w0, #0x1
  421174:	ldr	x0, [sp, #40]
  421178:	str	w1, [x0]
  42117c:	ldr	x0, [sp, #40]
  421180:	ldr	w0, [x0]
  421184:	ldr	w1, [sp, #92]
  421188:	cmp	w1, w0
  42118c:	b.le	4211e4 <printf@plt+0x1f584>
  421190:	ldr	x0, [sp, #40]
  421194:	ldr	w0, [x0]
  421198:	sxtw	x0, w0
  42119c:	lsl	x0, x0, #3
  4211a0:	ldr	x1, [sp, #80]
  4211a4:	add	x0, x1, x0
  4211a8:	ldr	x0, [x0]
  4211ac:	ldrb	w0, [x0]
  4211b0:	cmp	w0, #0x2d
  4211b4:	b.ne	421168 <printf@plt+0x1f508>  // b.any
  4211b8:	ldr	x0, [sp, #40]
  4211bc:	ldr	w0, [x0]
  4211c0:	sxtw	x0, w0
  4211c4:	lsl	x0, x0, #3
  4211c8:	ldr	x1, [sp, #80]
  4211cc:	add	x0, x1, x0
  4211d0:	ldr	x0, [x0]
  4211d4:	add	x0, x0, #0x1
  4211d8:	ldrb	w0, [x0]
  4211dc:	cmp	w0, #0x0
  4211e0:	b.eq	421168 <printf@plt+0x1f508>  // b.none
  4211e4:	ldr	x0, [sp, #40]
  4211e8:	ldr	w1, [x0]
  4211ec:	ldr	x0, [sp, #40]
  4211f0:	str	w1, [x0, #52]
  4211f4:	ldr	x0, [sp, #40]
  4211f8:	ldr	w0, [x0]
  4211fc:	ldr	w1, [sp, #92]
  421200:	cmp	w1, w0
  421204:	b.eq	4212d0 <printf@plt+0x1f670>  // b.none
  421208:	ldr	x0, [sp, #40]
  42120c:	ldr	w0, [x0]
  421210:	sxtw	x0, w0
  421214:	lsl	x0, x0, #3
  421218:	ldr	x1, [sp, #80]
  42121c:	add	x0, x1, x0
  421220:	ldr	x2, [x0]
  421224:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421228:	add	x1, x0, #0x658
  42122c:	mov	x0, x2
  421230:	bl	401b10 <strcmp@plt>
  421234:	cmp	w0, #0x0
  421238:	b.ne	4212d0 <printf@plt+0x1f670>  // b.any
  42123c:	ldr	x0, [sp, #40]
  421240:	ldr	w0, [x0]
  421244:	add	w1, w0, #0x1
  421248:	ldr	x0, [sp, #40]
  42124c:	str	w1, [x0]
  421250:	ldr	x0, [sp, #40]
  421254:	ldr	w1, [x0, #48]
  421258:	ldr	x0, [sp, #40]
  42125c:	ldr	w0, [x0, #52]
  421260:	cmp	w1, w0
  421264:	b.eq	421290 <printf@plt+0x1f630>  // b.none
  421268:	ldr	x0, [sp, #40]
  42126c:	ldr	w1, [x0, #52]
  421270:	ldr	x0, [sp, #40]
  421274:	ldr	w0, [x0]
  421278:	cmp	w1, w0
  42127c:	b.eq	421290 <printf@plt+0x1f630>  // b.none
  421280:	ldr	x1, [sp, #40]
  421284:	ldr	x0, [sp, #80]
  421288:	bl	420c70 <printf@plt+0x1f010>
  42128c:	b	4212b8 <printf@plt+0x1f658>
  421290:	ldr	x0, [sp, #40]
  421294:	ldr	w1, [x0, #48]
  421298:	ldr	x0, [sp, #40]
  42129c:	ldr	w0, [x0, #52]
  4212a0:	cmp	w1, w0
  4212a4:	b.ne	4212b8 <printf@plt+0x1f658>  // b.any
  4212a8:	ldr	x0, [sp, #40]
  4212ac:	ldr	w1, [x0]
  4212b0:	ldr	x0, [sp, #40]
  4212b4:	str	w1, [x0, #48]
  4212b8:	ldr	x0, [sp, #40]
  4212bc:	ldr	w1, [sp, #92]
  4212c0:	str	w1, [x0, #52]
  4212c4:	ldr	x0, [sp, #40]
  4212c8:	ldr	w1, [sp, #92]
  4212cc:	str	w1, [x0]
  4212d0:	ldr	x0, [sp, #40]
  4212d4:	ldr	w0, [x0]
  4212d8:	ldr	w1, [sp, #92]
  4212dc:	cmp	w1, w0
  4212e0:	b.ne	421314 <printf@plt+0x1f6b4>  // b.any
  4212e4:	ldr	x0, [sp, #40]
  4212e8:	ldr	w1, [x0, #48]
  4212ec:	ldr	x0, [sp, #40]
  4212f0:	ldr	w0, [x0, #52]
  4212f4:	cmp	w1, w0
  4212f8:	b.eq	42130c <printf@plt+0x1f6ac>  // b.none
  4212fc:	ldr	x0, [sp, #40]
  421300:	ldr	w1, [x0, #48]
  421304:	ldr	x0, [sp, #40]
  421308:	str	w1, [x0]
  42130c:	mov	w0, #0xffffffff            	// #-1
  421310:	b	4222a8 <printf@plt+0x20648>
  421314:	ldr	x0, [sp, #40]
  421318:	ldr	w0, [x0]
  42131c:	sxtw	x0, w0
  421320:	lsl	x0, x0, #3
  421324:	ldr	x1, [sp, #80]
  421328:	add	x0, x1, x0
  42132c:	ldr	x0, [x0]
  421330:	ldrb	w0, [x0]
  421334:	cmp	w0, #0x2d
  421338:	b.ne	421368 <printf@plt+0x1f708>  // b.any
  42133c:	ldr	x0, [sp, #40]
  421340:	ldr	w0, [x0]
  421344:	sxtw	x0, w0
  421348:	lsl	x0, x0, #3
  42134c:	ldr	x1, [sp, #80]
  421350:	add	x0, x1, x0
  421354:	ldr	x0, [x0]
  421358:	add	x0, x0, #0x1
  42135c:	ldrb	w0, [x0]
  421360:	cmp	w0, #0x0
  421364:	b.ne	4213b8 <printf@plt+0x1f758>  // b.any
  421368:	ldr	x0, [sp, #40]
  42136c:	ldr	w0, [x0, #40]
  421370:	cmp	w0, #0x0
  421374:	b.ne	421380 <printf@plt+0x1f720>  // b.any
  421378:	mov	w0, #0xffffffff            	// #-1
  42137c:	b	4222a8 <printf@plt+0x20648>
  421380:	ldr	x0, [sp, #40]
  421384:	ldr	w0, [x0]
  421388:	add	w2, w0, #0x1
  42138c:	ldr	x1, [sp, #40]
  421390:	str	w2, [x1]
  421394:	sxtw	x0, w0
  421398:	lsl	x0, x0, #3
  42139c:	ldr	x1, [sp, #80]
  4213a0:	add	x0, x1, x0
  4213a4:	ldr	x1, [x0]
  4213a8:	ldr	x0, [sp, #40]
  4213ac:	str	x1, [x0, #16]
  4213b0:	mov	w0, #0x1                   	// #1
  4213b4:	b	4222a8 <printf@plt+0x20648>
  4213b8:	ldr	x0, [sp, #40]
  4213bc:	ldr	w0, [x0]
  4213c0:	sxtw	x0, w0
  4213c4:	lsl	x0, x0, #3
  4213c8:	ldr	x1, [sp, #80]
  4213cc:	add	x0, x1, x0
  4213d0:	ldr	x1, [x0]
  4213d4:	ldr	x0, [sp, #64]
  4213d8:	cmp	x0, #0x0
  4213dc:	b.eq	421414 <printf@plt+0x1f7b4>  // b.none
  4213e0:	ldr	x0, [sp, #40]
  4213e4:	ldr	w0, [x0]
  4213e8:	sxtw	x0, w0
  4213ec:	lsl	x0, x0, #3
  4213f0:	ldr	x2, [sp, #80]
  4213f4:	add	x0, x2, x0
  4213f8:	ldr	x0, [x0]
  4213fc:	add	x0, x0, #0x1
  421400:	ldrb	w0, [x0]
  421404:	cmp	w0, #0x2d
  421408:	b.ne	421414 <printf@plt+0x1f7b4>  // b.any
  42140c:	mov	w0, #0x1                   	// #1
  421410:	b	421418 <printf@plt+0x1f7b8>
  421414:	mov	w0, #0x0                   	// #0
  421418:	sxtw	x0, w0
  42141c:	add	x0, x0, #0x1
  421420:	add	x1, x1, x0
  421424:	ldr	x0, [sp, #40]
  421428:	str	x1, [x0, #32]
  42142c:	ldr	x0, [sp, #64]
  421430:	cmp	x0, #0x0
  421434:	b.eq	421b24 <printf@plt+0x1fec4>  // b.none
  421438:	ldr	x0, [sp, #40]
  42143c:	ldr	w0, [x0]
  421440:	sxtw	x0, w0
  421444:	lsl	x0, x0, #3
  421448:	ldr	x1, [sp, #80]
  42144c:	add	x0, x1, x0
  421450:	ldr	x0, [x0]
  421454:	add	x0, x0, #0x1
  421458:	ldrb	w0, [x0]
  42145c:	cmp	w0, #0x2d
  421460:	b.eq	4214d4 <printf@plt+0x1f874>  // b.none
  421464:	ldr	w0, [sp, #88]
  421468:	cmp	w0, #0x0
  42146c:	b.eq	421b24 <printf@plt+0x1fec4>  // b.none
  421470:	ldr	x0, [sp, #40]
  421474:	ldr	w0, [x0]
  421478:	sxtw	x0, w0
  42147c:	lsl	x0, x0, #3
  421480:	ldr	x1, [sp, #80]
  421484:	add	x0, x1, x0
  421488:	ldr	x0, [x0]
  42148c:	add	x0, x0, #0x2
  421490:	ldrb	w0, [x0]
  421494:	cmp	w0, #0x0
  421498:	b.ne	4214d4 <printf@plt+0x1f874>  // b.any
  42149c:	ldr	x0, [sp, #40]
  4214a0:	ldr	w0, [x0]
  4214a4:	sxtw	x0, w0
  4214a8:	lsl	x0, x0, #3
  4214ac:	ldr	x1, [sp, #80]
  4214b0:	add	x0, x1, x0
  4214b4:	ldr	x0, [x0]
  4214b8:	add	x0, x0, #0x1
  4214bc:	ldrb	w0, [x0]
  4214c0:	mov	w1, w0
  4214c4:	ldr	x0, [sp, #72]
  4214c8:	bl	401920 <strchr@plt>
  4214cc:	cmp	x0, #0x0
  4214d0:	b.ne	421b24 <printf@plt+0x1fec4>  // b.any
  4214d4:	str	xzr, [sp, #176]
  4214d8:	str	wzr, [sp, #172]
  4214dc:	str	wzr, [sp, #168]
  4214e0:	mov	w0, #0xffffffff            	// #-1
  4214e4:	str	w0, [sp, #164]
  4214e8:	ldr	x0, [sp, #40]
  4214ec:	ldr	x0, [x0, #32]
  4214f0:	str	x0, [sp, #192]
  4214f4:	b	421504 <printf@plt+0x1f8a4>
  4214f8:	ldr	x0, [sp, #192]
  4214fc:	add	x0, x0, #0x1
  421500:	str	x0, [sp, #192]
  421504:	ldr	x0, [sp, #192]
  421508:	ldrb	w0, [x0]
  42150c:	cmp	w0, #0x0
  421510:	b.eq	421524 <printf@plt+0x1f8c4>  // b.none
  421514:	ldr	x0, [sp, #192]
  421518:	ldrb	w0, [x0]
  42151c:	cmp	w0, #0x3d
  421520:	b.ne	4214f8 <printf@plt+0x1f898>  // b.any
  421524:	ldr	x0, [sp, #64]
  421528:	str	x0, [sp, #184]
  42152c:	str	wzr, [sp, #160]
  421530:	b	421644 <printf@plt+0x1f9e4>
  421534:	ldr	x0, [sp, #184]
  421538:	ldr	x3, [x0]
  42153c:	ldr	x0, [sp, #40]
  421540:	ldr	x4, [x0, #32]
  421544:	ldr	x0, [sp, #40]
  421548:	ldr	x0, [x0, #32]
  42154c:	ldr	x1, [sp, #192]
  421550:	sub	x0, x1, x0
  421554:	mov	x2, x0
  421558:	mov	x1, x4
  42155c:	mov	x0, x3
  421560:	bl	401a10 <strncmp@plt>
  421564:	cmp	w0, #0x0
  421568:	b.ne	42162c <printf@plt+0x1f9cc>  // b.any
  42156c:	ldr	x0, [sp, #40]
  421570:	ldr	x0, [x0, #32]
  421574:	ldr	x1, [sp, #192]
  421578:	sub	x0, x1, x0
  42157c:	mov	w19, w0
  421580:	ldr	x0, [sp, #184]
  421584:	ldr	x0, [x0]
  421588:	bl	401880 <strlen@plt>
  42158c:	cmp	w19, w0
  421590:	b.ne	4215b0 <printf@plt+0x1f950>  // b.any
  421594:	ldr	x0, [sp, #184]
  421598:	str	x0, [sp, #176]
  42159c:	ldr	w0, [sp, #160]
  4215a0:	str	w0, [sp, #164]
  4215a4:	mov	w0, #0x1                   	// #1
  4215a8:	str	w0, [sp, #172]
  4215ac:	b	421654 <printf@plt+0x1f9f4>
  4215b0:	ldr	x0, [sp, #176]
  4215b4:	cmp	x0, #0x0
  4215b8:	b.ne	4215d0 <printf@plt+0x1f970>  // b.any
  4215bc:	ldr	x0, [sp, #184]
  4215c0:	str	x0, [sp, #176]
  4215c4:	ldr	w0, [sp, #160]
  4215c8:	str	w0, [sp, #164]
  4215cc:	b	42162c <printf@plt+0x1f9cc>
  4215d0:	ldr	w0, [sp, #88]
  4215d4:	cmp	w0, #0x0
  4215d8:	b.ne	421624 <printf@plt+0x1f9c4>  // b.any
  4215dc:	ldr	x0, [sp, #176]
  4215e0:	ldr	w1, [x0, #8]
  4215e4:	ldr	x0, [sp, #184]
  4215e8:	ldr	w0, [x0, #8]
  4215ec:	cmp	w1, w0
  4215f0:	b.ne	421624 <printf@plt+0x1f9c4>  // b.any
  4215f4:	ldr	x0, [sp, #176]
  4215f8:	ldr	x1, [x0, #16]
  4215fc:	ldr	x0, [sp, #184]
  421600:	ldr	x0, [x0, #16]
  421604:	cmp	x1, x0
  421608:	b.ne	421624 <printf@plt+0x1f9c4>  // b.any
  42160c:	ldr	x0, [sp, #176]
  421610:	ldr	w1, [x0, #24]
  421614:	ldr	x0, [sp, #184]
  421618:	ldr	w0, [x0, #24]
  42161c:	cmp	w1, w0
  421620:	b.eq	42162c <printf@plt+0x1f9cc>  // b.none
  421624:	mov	w0, #0x1                   	// #1
  421628:	str	w0, [sp, #168]
  42162c:	ldr	x0, [sp, #184]
  421630:	add	x0, x0, #0x20
  421634:	str	x0, [sp, #184]
  421638:	ldr	w0, [sp, #160]
  42163c:	add	w0, w0, #0x1
  421640:	str	w0, [sp, #160]
  421644:	ldr	x0, [sp, #184]
  421648:	ldr	x0, [x0]
  42164c:	cmp	x0, #0x0
  421650:	b.ne	421534 <printf@plt+0x1f8d4>  // b.any
  421654:	ldr	w0, [sp, #168]
  421658:	cmp	w0, #0x0
  42165c:	b.eq	421700 <printf@plt+0x1faa0>  // b.none
  421660:	ldr	w0, [sp, #172]
  421664:	cmp	w0, #0x0
  421668:	b.ne	421700 <printf@plt+0x1faa0>  // b.any
  42166c:	ldr	w0, [sp, #204]
  421670:	cmp	w0, #0x0
  421674:	b.eq	4216bc <printf@plt+0x1fa5c>  // b.none
  421678:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  42167c:	add	x0, x0, #0xf28
  421680:	ldr	x4, [x0]
  421684:	ldr	x0, [sp, #80]
  421688:	ldr	x2, [x0]
  42168c:	ldr	x0, [sp, #40]
  421690:	ldr	w0, [x0]
  421694:	sxtw	x0, w0
  421698:	lsl	x0, x0, #3
  42169c:	ldr	x1, [sp, #80]
  4216a0:	add	x0, x1, x0
  4216a4:	ldr	x0, [x0]
  4216a8:	mov	x3, x0
  4216ac:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4216b0:	add	x1, x0, #0x660
  4216b4:	mov	x0, x4
  4216b8:	bl	401890 <fprintf@plt>
  4216bc:	ldr	x0, [sp, #40]
  4216c0:	ldr	x19, [x0, #32]
  4216c4:	ldr	x0, [sp, #40]
  4216c8:	ldr	x0, [x0, #32]
  4216cc:	bl	401880 <strlen@plt>
  4216d0:	add	x1, x19, x0
  4216d4:	ldr	x0, [sp, #40]
  4216d8:	str	x1, [x0, #32]
  4216dc:	ldr	x0, [sp, #40]
  4216e0:	ldr	w0, [x0]
  4216e4:	add	w1, w0, #0x1
  4216e8:	ldr	x0, [sp, #40]
  4216ec:	str	w1, [x0]
  4216f0:	ldr	x0, [sp, #40]
  4216f4:	str	wzr, [x0, #8]
  4216f8:	mov	w0, #0x3f                  	// #63
  4216fc:	b	4222a8 <printf@plt+0x20648>
  421700:	ldr	x0, [sp, #176]
  421704:	cmp	x0, #0x0
  421708:	b.eq	4219d0 <printf@plt+0x1fd70>  // b.none
  42170c:	ldr	w0, [sp, #164]
  421710:	str	w0, [sp, #160]
  421714:	ldr	x0, [sp, #40]
  421718:	ldr	w0, [x0]
  42171c:	add	w1, w0, #0x1
  421720:	ldr	x0, [sp, #40]
  421724:	str	w1, [x0]
  421728:	ldr	x0, [sp, #192]
  42172c:	ldrb	w0, [x0]
  421730:	cmp	w0, #0x0
  421734:	b.eq	421864 <printf@plt+0x1fc04>  // b.none
  421738:	ldr	x0, [sp, #176]
  42173c:	ldr	w0, [x0, #8]
  421740:	cmp	w0, #0x0
  421744:	b.eq	42175c <printf@plt+0x1fafc>  // b.none
  421748:	ldr	x0, [sp, #192]
  42174c:	add	x1, x0, #0x1
  421750:	ldr	x0, [sp, #40]
  421754:	str	x1, [x0, #16]
  421758:	b	421960 <printf@plt+0x1fd00>
  42175c:	ldr	w0, [sp, #204]
  421760:	cmp	w0, #0x0
  421764:	b.eq	42182c <printf@plt+0x1fbcc>  // b.none
  421768:	ldr	x0, [sp, #40]
  42176c:	ldr	w0, [x0]
  421770:	sxtw	x0, w0
  421774:	lsl	x0, x0, #3
  421778:	sub	x0, x0, #0x8
  42177c:	ldr	x1, [sp, #80]
  421780:	add	x0, x1, x0
  421784:	ldr	x0, [x0]
  421788:	add	x0, x0, #0x1
  42178c:	ldrb	w0, [x0]
  421790:	cmp	w0, #0x2d
  421794:	b.ne	4217d0 <printf@plt+0x1fb70>  // b.any
  421798:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  42179c:	add	x0, x0, #0xf28
  4217a0:	ldr	x4, [x0]
  4217a4:	ldr	x0, [sp, #80]
  4217a8:	ldr	x1, [x0]
  4217ac:	ldr	x0, [sp, #176]
  4217b0:	ldr	x0, [x0]
  4217b4:	mov	x3, x0
  4217b8:	mov	x2, x1
  4217bc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  4217c0:	add	x1, x0, #0x680
  4217c4:	mov	x0, x4
  4217c8:	bl	401890 <fprintf@plt>
  4217cc:	b	42182c <printf@plt+0x1fbcc>
  4217d0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4217d4:	add	x0, x0, #0xf28
  4217d8:	ldr	x5, [x0]
  4217dc:	ldr	x0, [sp, #80]
  4217e0:	ldr	x2, [x0]
  4217e4:	ldr	x0, [sp, #40]
  4217e8:	ldr	w0, [x0]
  4217ec:	sxtw	x0, w0
  4217f0:	lsl	x0, x0, #3
  4217f4:	sub	x0, x0, #0x8
  4217f8:	ldr	x1, [sp, #80]
  4217fc:	add	x0, x1, x0
  421800:	ldr	x0, [x0]
  421804:	ldrb	w0, [x0]
  421808:	mov	w1, w0
  42180c:	ldr	x0, [sp, #176]
  421810:	ldr	x0, [x0]
  421814:	mov	x4, x0
  421818:	mov	w3, w1
  42181c:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421820:	add	x1, x0, #0x6b0
  421824:	mov	x0, x5
  421828:	bl	401890 <fprintf@plt>
  42182c:	ldr	x0, [sp, #40]
  421830:	ldr	x19, [x0, #32]
  421834:	ldr	x0, [sp, #40]
  421838:	ldr	x0, [x0, #32]
  42183c:	bl	401880 <strlen@plt>
  421840:	add	x1, x19, x0
  421844:	ldr	x0, [sp, #40]
  421848:	str	x1, [x0, #32]
  42184c:	ldr	x0, [sp, #176]
  421850:	ldr	w1, [x0, #24]
  421854:	ldr	x0, [sp, #40]
  421858:	str	w1, [x0, #8]
  42185c:	mov	w0, #0x3f                  	// #63
  421860:	b	4222a8 <printf@plt+0x20648>
  421864:	ldr	x0, [sp, #176]
  421868:	ldr	w0, [x0, #8]
  42186c:	cmp	w0, #0x1
  421870:	b.ne	421960 <printf@plt+0x1fd00>  // b.any
  421874:	ldr	x0, [sp, #40]
  421878:	ldr	w0, [x0]
  42187c:	ldr	w1, [sp, #92]
  421880:	cmp	w1, w0
  421884:	b.le	4218bc <printf@plt+0x1fc5c>
  421888:	ldr	x0, [sp, #40]
  42188c:	ldr	w0, [x0]
  421890:	add	w2, w0, #0x1
  421894:	ldr	x1, [sp, #40]
  421898:	str	w2, [x1]
  42189c:	sxtw	x0, w0
  4218a0:	lsl	x0, x0, #3
  4218a4:	ldr	x1, [sp, #80]
  4218a8:	add	x0, x1, x0
  4218ac:	ldr	x1, [x0]
  4218b0:	ldr	x0, [sp, #40]
  4218b4:	str	x1, [x0, #16]
  4218b8:	b	421960 <printf@plt+0x1fd00>
  4218bc:	ldr	w0, [sp, #204]
  4218c0:	cmp	w0, #0x0
  4218c4:	b.eq	421910 <printf@plt+0x1fcb0>  // b.none
  4218c8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4218cc:	add	x0, x0, #0xf28
  4218d0:	ldr	x4, [x0]
  4218d4:	ldr	x0, [sp, #80]
  4218d8:	ldr	x2, [x0]
  4218dc:	ldr	x0, [sp, #40]
  4218e0:	ldr	w0, [x0]
  4218e4:	sxtw	x0, w0
  4218e8:	lsl	x0, x0, #3
  4218ec:	sub	x0, x0, #0x8
  4218f0:	ldr	x1, [sp, #80]
  4218f4:	add	x0, x1, x0
  4218f8:	ldr	x0, [x0]
  4218fc:	mov	x3, x0
  421900:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421904:	add	x1, x0, #0x6e0
  421908:	mov	x0, x4
  42190c:	bl	401890 <fprintf@plt>
  421910:	ldr	x0, [sp, #40]
  421914:	ldr	x19, [x0, #32]
  421918:	ldr	x0, [sp, #40]
  42191c:	ldr	x0, [x0, #32]
  421920:	bl	401880 <strlen@plt>
  421924:	add	x1, x19, x0
  421928:	ldr	x0, [sp, #40]
  42192c:	str	x1, [x0, #32]
  421930:	ldr	x0, [sp, #176]
  421934:	ldr	w1, [x0, #24]
  421938:	ldr	x0, [sp, #40]
  42193c:	str	w1, [x0, #8]
  421940:	ldr	x0, [sp, #72]
  421944:	ldrb	w0, [x0]
  421948:	cmp	w0, #0x3a
  42194c:	b.ne	421958 <printf@plt+0x1fcf8>  // b.any
  421950:	mov	w0, #0x3a                  	// #58
  421954:	b	4222a8 <printf@plt+0x20648>
  421958:	mov	w0, #0x3f                  	// #63
  42195c:	b	4222a8 <printf@plt+0x20648>
  421960:	ldr	x0, [sp, #40]
  421964:	ldr	x19, [x0, #32]
  421968:	ldr	x0, [sp, #40]
  42196c:	ldr	x0, [x0, #32]
  421970:	bl	401880 <strlen@plt>
  421974:	add	x1, x19, x0
  421978:	ldr	x0, [sp, #40]
  42197c:	str	x1, [x0, #32]
  421980:	ldr	x0, [sp, #56]
  421984:	cmp	x0, #0x0
  421988:	b.eq	421998 <printf@plt+0x1fd38>  // b.none
  42198c:	ldr	x0, [sp, #56]
  421990:	ldr	w1, [sp, #160]
  421994:	str	w1, [x0]
  421998:	ldr	x0, [sp, #176]
  42199c:	ldr	x0, [x0, #16]
  4219a0:	cmp	x0, #0x0
  4219a4:	b.eq	4219c4 <printf@plt+0x1fd64>  // b.none
  4219a8:	ldr	x0, [sp, #176]
  4219ac:	ldr	x0, [x0, #16]
  4219b0:	ldr	x1, [sp, #176]
  4219b4:	ldr	w1, [x1, #24]
  4219b8:	str	w1, [x0]
  4219bc:	mov	w0, #0x0                   	// #0
  4219c0:	b	4222a8 <printf@plt+0x20648>
  4219c4:	ldr	x0, [sp, #176]
  4219c8:	ldr	w0, [x0, #24]
  4219cc:	b	4222a8 <printf@plt+0x20648>
  4219d0:	ldr	w0, [sp, #88]
  4219d4:	cmp	w0, #0x0
  4219d8:	b.eq	421a28 <printf@plt+0x1fdc8>  // b.none
  4219dc:	ldr	x0, [sp, #40]
  4219e0:	ldr	w0, [x0]
  4219e4:	sxtw	x0, w0
  4219e8:	lsl	x0, x0, #3
  4219ec:	ldr	x1, [sp, #80]
  4219f0:	add	x0, x1, x0
  4219f4:	ldr	x0, [x0]
  4219f8:	add	x0, x0, #0x1
  4219fc:	ldrb	w0, [x0]
  421a00:	cmp	w0, #0x2d
  421a04:	b.eq	421a28 <printf@plt+0x1fdc8>  // b.none
  421a08:	ldr	x0, [sp, #40]
  421a0c:	ldr	x0, [x0, #32]
  421a10:	ldrb	w0, [x0]
  421a14:	mov	w1, w0
  421a18:	ldr	x0, [sp, #72]
  421a1c:	bl	401920 <strchr@plt>
  421a20:	cmp	x0, #0x0
  421a24:	b.ne	421b24 <printf@plt+0x1fec4>  // b.any
  421a28:	ldr	w0, [sp, #204]
  421a2c:	cmp	w0, #0x0
  421a30:	b.eq	421af0 <printf@plt+0x1fe90>  // b.none
  421a34:	ldr	x0, [sp, #40]
  421a38:	ldr	w0, [x0]
  421a3c:	sxtw	x0, w0
  421a40:	lsl	x0, x0, #3
  421a44:	ldr	x1, [sp, #80]
  421a48:	add	x0, x1, x0
  421a4c:	ldr	x0, [x0]
  421a50:	add	x0, x0, #0x1
  421a54:	ldrb	w0, [x0]
  421a58:	cmp	w0, #0x2d
  421a5c:	b.ne	421a98 <printf@plt+0x1fe38>  // b.any
  421a60:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421a64:	add	x0, x0, #0xf28
  421a68:	ldr	x4, [x0]
  421a6c:	ldr	x0, [sp, #80]
  421a70:	ldr	x1, [x0]
  421a74:	ldr	x0, [sp, #40]
  421a78:	ldr	x0, [x0, #32]
  421a7c:	mov	x3, x0
  421a80:	mov	x2, x1
  421a84:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421a88:	add	x1, x0, #0x708
  421a8c:	mov	x0, x4
  421a90:	bl	401890 <fprintf@plt>
  421a94:	b	421af0 <printf@plt+0x1fe90>
  421a98:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421a9c:	add	x0, x0, #0xf28
  421aa0:	ldr	x5, [x0]
  421aa4:	ldr	x0, [sp, #80]
  421aa8:	ldr	x2, [x0]
  421aac:	ldr	x0, [sp, #40]
  421ab0:	ldr	w0, [x0]
  421ab4:	sxtw	x0, w0
  421ab8:	lsl	x0, x0, #3
  421abc:	ldr	x1, [sp, #80]
  421ac0:	add	x0, x1, x0
  421ac4:	ldr	x0, [x0]
  421ac8:	ldrb	w0, [x0]
  421acc:	mov	w1, w0
  421ad0:	ldr	x0, [sp, #40]
  421ad4:	ldr	x0, [x0, #32]
  421ad8:	mov	x4, x0
  421adc:	mov	w3, w1
  421ae0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421ae4:	add	x1, x0, #0x728
  421ae8:	mov	x0, x5
  421aec:	bl	401890 <fprintf@plt>
  421af0:	ldr	x0, [sp, #40]
  421af4:	adrp	x1, 42c000 <_ZdlPvm@@Base+0x7880>
  421af8:	add	x1, x1, #0x748
  421afc:	str	x1, [x0, #32]
  421b00:	ldr	x0, [sp, #40]
  421b04:	ldr	w0, [x0]
  421b08:	add	w1, w0, #0x1
  421b0c:	ldr	x0, [sp, #40]
  421b10:	str	w1, [x0]
  421b14:	ldr	x0, [sp, #40]
  421b18:	str	wzr, [x0, #8]
  421b1c:	mov	w0, #0x3f                  	// #63
  421b20:	b	4222a8 <printf@plt+0x20648>
  421b24:	ldr	x0, [sp, #40]
  421b28:	ldr	x0, [x0, #32]
  421b2c:	add	x2, x0, #0x1
  421b30:	ldr	x1, [sp, #40]
  421b34:	str	x2, [x1, #32]
  421b38:	ldrb	w0, [x0]
  421b3c:	strb	w0, [sp, #159]
  421b40:	ldrb	w0, [sp, #159]
  421b44:	mov	w1, w0
  421b48:	ldr	x0, [sp, #72]
  421b4c:	bl	401920 <strchr@plt>
  421b50:	str	x0, [sp, #104]
  421b54:	ldr	x0, [sp, #40]
  421b58:	ldr	x0, [x0, #32]
  421b5c:	ldrb	w0, [x0]
  421b60:	cmp	w0, #0x0
  421b64:	b.ne	421b7c <printf@plt+0x1ff1c>  // b.any
  421b68:	ldr	x0, [sp, #40]
  421b6c:	ldr	w0, [x0]
  421b70:	add	w1, w0, #0x1
  421b74:	ldr	x0, [sp, #40]
  421b78:	str	w1, [x0]
  421b7c:	ldr	x0, [sp, #104]
  421b80:	cmp	x0, #0x0
  421b84:	b.eq	421b94 <printf@plt+0x1ff34>  // b.none
  421b88:	ldrb	w0, [sp, #159]
  421b8c:	cmp	w0, #0x3a
  421b90:	b.ne	421c28 <printf@plt+0x1ffc8>  // b.any
  421b94:	ldr	w0, [sp, #204]
  421b98:	cmp	w0, #0x0
  421b9c:	b.eq	421c14 <printf@plt+0x1ffb4>  // b.none
  421ba0:	ldr	x0, [sp, #40]
  421ba4:	ldr	w0, [x0, #44]
  421ba8:	cmp	w0, #0x0
  421bac:	b.eq	421be4 <printf@plt+0x1ff84>  // b.none
  421bb0:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421bb4:	add	x0, x0, #0xf28
  421bb8:	ldr	x4, [x0]
  421bbc:	ldr	x0, [sp, #80]
  421bc0:	ldr	x0, [x0]
  421bc4:	ldrb	w1, [sp, #159]
  421bc8:	mov	w3, w1
  421bcc:	mov	x2, x0
  421bd0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421bd4:	add	x1, x0, #0x750
  421bd8:	mov	x0, x4
  421bdc:	bl	401890 <fprintf@plt>
  421be0:	b	421c14 <printf@plt+0x1ffb4>
  421be4:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421be8:	add	x0, x0, #0xf28
  421bec:	ldr	x4, [x0]
  421bf0:	ldr	x0, [sp, #80]
  421bf4:	ldr	x0, [x0]
  421bf8:	ldrb	w1, [sp, #159]
  421bfc:	mov	w3, w1
  421c00:	mov	x2, x0
  421c04:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421c08:	add	x1, x0, #0x770
  421c0c:	mov	x0, x4
  421c10:	bl	401890 <fprintf@plt>
  421c14:	ldrb	w1, [sp, #159]
  421c18:	ldr	x0, [sp, #40]
  421c1c:	str	w1, [x0, #8]
  421c20:	mov	w0, #0x3f                  	// #63
  421c24:	b	4222a8 <printf@plt+0x20648>
  421c28:	ldr	x0, [sp, #104]
  421c2c:	ldrb	w0, [x0]
  421c30:	cmp	w0, #0x57
  421c34:	b.ne	422134 <printf@plt+0x204d4>  // b.any
  421c38:	ldr	x0, [sp, #104]
  421c3c:	add	x0, x0, #0x1
  421c40:	ldrb	w0, [x0]
  421c44:	cmp	w0, #0x3b
  421c48:	b.ne	422134 <printf@plt+0x204d4>  // b.any
  421c4c:	str	xzr, [sp, #128]
  421c50:	str	wzr, [sp, #124]
  421c54:	str	wzr, [sp, #120]
  421c58:	str	wzr, [sp, #116]
  421c5c:	ldr	x0, [sp, #40]
  421c60:	ldr	x0, [x0, #32]
  421c64:	ldrb	w0, [x0]
  421c68:	cmp	w0, #0x0
  421c6c:	b.eq	421c98 <printf@plt+0x20038>  // b.none
  421c70:	ldr	x0, [sp, #40]
  421c74:	ldr	x1, [x0, #32]
  421c78:	ldr	x0, [sp, #40]
  421c7c:	str	x1, [x0, #16]
  421c80:	ldr	x0, [sp, #40]
  421c84:	ldr	w0, [x0]
  421c88:	add	w1, w0, #0x1
  421c8c:	ldr	x0, [sp, #40]
  421c90:	str	w1, [x0]
  421c94:	b	421d50 <printf@plt+0x200f0>
  421c98:	ldr	x0, [sp, #40]
  421c9c:	ldr	w0, [x0]
  421ca0:	ldr	w1, [sp, #92]
  421ca4:	cmp	w1, w0
  421ca8:	b.ne	421d20 <printf@plt+0x200c0>  // b.any
  421cac:	ldr	w0, [sp, #204]
  421cb0:	cmp	w0, #0x0
  421cb4:	b.eq	421ce8 <printf@plt+0x20088>  // b.none
  421cb8:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421cbc:	add	x0, x0, #0xf28
  421cc0:	ldr	x4, [x0]
  421cc4:	ldr	x0, [sp, #80]
  421cc8:	ldr	x0, [x0]
  421ccc:	ldrb	w1, [sp, #159]
  421cd0:	mov	w3, w1
  421cd4:	mov	x2, x0
  421cd8:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421cdc:	add	x1, x0, #0x790
  421ce0:	mov	x0, x4
  421ce4:	bl	401890 <fprintf@plt>
  421ce8:	ldrb	w1, [sp, #159]
  421cec:	ldr	x0, [sp, #40]
  421cf0:	str	w1, [x0, #8]
  421cf4:	ldr	x0, [sp, #72]
  421cf8:	ldrb	w0, [x0]
  421cfc:	cmp	w0, #0x3a
  421d00:	b.ne	421d10 <printf@plt+0x200b0>  // b.any
  421d04:	mov	w0, #0x3a                  	// #58
  421d08:	strb	w0, [sp, #159]
  421d0c:	b	421d18 <printf@plt+0x200b8>
  421d10:	mov	w0, #0x3f                  	// #63
  421d14:	strb	w0, [sp, #159]
  421d18:	ldrb	w0, [sp, #159]
  421d1c:	b	4222a8 <printf@plt+0x20648>
  421d20:	ldr	x0, [sp, #40]
  421d24:	ldr	w0, [x0]
  421d28:	add	w2, w0, #0x1
  421d2c:	ldr	x1, [sp, #40]
  421d30:	str	w2, [x1]
  421d34:	sxtw	x0, w0
  421d38:	lsl	x0, x0, #3
  421d3c:	ldr	x1, [sp, #80]
  421d40:	add	x0, x1, x0
  421d44:	ldr	x1, [x0]
  421d48:	ldr	x0, [sp, #40]
  421d4c:	str	x1, [x0, #16]
  421d50:	ldr	x0, [sp, #40]
  421d54:	ldr	x0, [x0, #16]
  421d58:	str	x0, [sp, #144]
  421d5c:	ldr	x0, [sp, #40]
  421d60:	ldr	x1, [sp, #144]
  421d64:	str	x1, [x0, #32]
  421d68:	b	421d78 <printf@plt+0x20118>
  421d6c:	ldr	x0, [sp, #144]
  421d70:	add	x0, x0, #0x1
  421d74:	str	x0, [sp, #144]
  421d78:	ldr	x0, [sp, #144]
  421d7c:	ldrb	w0, [x0]
  421d80:	cmp	w0, #0x0
  421d84:	b.eq	421d98 <printf@plt+0x20138>  // b.none
  421d88:	ldr	x0, [sp, #144]
  421d8c:	ldrb	w0, [x0]
  421d90:	cmp	w0, #0x3d
  421d94:	b.ne	421d6c <printf@plt+0x2010c>  // b.any
  421d98:	ldr	x0, [sp, #64]
  421d9c:	str	x0, [sp, #136]
  421da0:	str	wzr, [sp, #112]
  421da4:	b	421e64 <printf@plt+0x20204>
  421da8:	ldr	x0, [sp, #136]
  421dac:	ldr	x3, [x0]
  421db0:	ldr	x0, [sp, #40]
  421db4:	ldr	x4, [x0, #32]
  421db8:	ldr	x0, [sp, #40]
  421dbc:	ldr	x0, [x0, #32]
  421dc0:	ldr	x1, [sp, #144]
  421dc4:	sub	x0, x1, x0
  421dc8:	mov	x2, x0
  421dcc:	mov	x1, x4
  421dd0:	mov	x0, x3
  421dd4:	bl	401a10 <strncmp@plt>
  421dd8:	cmp	w0, #0x0
  421ddc:	b.ne	421e4c <printf@plt+0x201ec>  // b.any
  421de0:	ldr	x0, [sp, #40]
  421de4:	ldr	x0, [x0, #32]
  421de8:	ldr	x1, [sp, #144]
  421dec:	sub	x0, x1, x0
  421df0:	mov	w19, w0
  421df4:	ldr	x0, [sp, #136]
  421df8:	ldr	x0, [x0]
  421dfc:	bl	401880 <strlen@plt>
  421e00:	cmp	x19, x0
  421e04:	b.ne	421e24 <printf@plt+0x201c4>  // b.any
  421e08:	ldr	x0, [sp, #136]
  421e0c:	str	x0, [sp, #128]
  421e10:	ldr	w0, [sp, #112]
  421e14:	str	w0, [sp, #116]
  421e18:	mov	w0, #0x1                   	// #1
  421e1c:	str	w0, [sp, #124]
  421e20:	b	421e74 <printf@plt+0x20214>
  421e24:	ldr	x0, [sp, #128]
  421e28:	cmp	x0, #0x0
  421e2c:	b.ne	421e44 <printf@plt+0x201e4>  // b.any
  421e30:	ldr	x0, [sp, #136]
  421e34:	str	x0, [sp, #128]
  421e38:	ldr	w0, [sp, #112]
  421e3c:	str	w0, [sp, #116]
  421e40:	b	421e4c <printf@plt+0x201ec>
  421e44:	mov	w0, #0x1                   	// #1
  421e48:	str	w0, [sp, #120]
  421e4c:	ldr	x0, [sp, #136]
  421e50:	add	x0, x0, #0x20
  421e54:	str	x0, [sp, #136]
  421e58:	ldr	w0, [sp, #112]
  421e5c:	add	w0, w0, #0x1
  421e60:	str	w0, [sp, #112]
  421e64:	ldr	x0, [sp, #136]
  421e68:	ldr	x0, [x0]
  421e6c:	cmp	x0, #0x0
  421e70:	b.ne	421da8 <printf@plt+0x20148>  // b.any
  421e74:	ldr	w0, [sp, #120]
  421e78:	cmp	w0, #0x0
  421e7c:	b.eq	421f18 <printf@plt+0x202b8>  // b.none
  421e80:	ldr	w0, [sp, #124]
  421e84:	cmp	w0, #0x0
  421e88:	b.ne	421f18 <printf@plt+0x202b8>  // b.any
  421e8c:	ldr	w0, [sp, #204]
  421e90:	cmp	w0, #0x0
  421e94:	b.eq	421edc <printf@plt+0x2027c>  // b.none
  421e98:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421e9c:	add	x0, x0, #0xf28
  421ea0:	ldr	x4, [x0]
  421ea4:	ldr	x0, [sp, #80]
  421ea8:	ldr	x2, [x0]
  421eac:	ldr	x0, [sp, #40]
  421eb0:	ldr	w0, [x0]
  421eb4:	sxtw	x0, w0
  421eb8:	lsl	x0, x0, #3
  421ebc:	ldr	x1, [sp, #80]
  421ec0:	add	x0, x1, x0
  421ec4:	ldr	x0, [x0]
  421ec8:	mov	x3, x0
  421ecc:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421ed0:	add	x1, x0, #0x7b8
  421ed4:	mov	x0, x4
  421ed8:	bl	401890 <fprintf@plt>
  421edc:	ldr	x0, [sp, #40]
  421ee0:	ldr	x19, [x0, #32]
  421ee4:	ldr	x0, [sp, #40]
  421ee8:	ldr	x0, [x0, #32]
  421eec:	bl	401880 <strlen@plt>
  421ef0:	add	x1, x19, x0
  421ef4:	ldr	x0, [sp, #40]
  421ef8:	str	x1, [x0, #32]
  421efc:	ldr	x0, [sp, #40]
  421f00:	ldr	w0, [x0]
  421f04:	add	w1, w0, #0x1
  421f08:	ldr	x0, [sp, #40]
  421f0c:	str	w1, [x0]
  421f10:	mov	w0, #0x3f                  	// #63
  421f14:	b	4222a8 <printf@plt+0x20648>
  421f18:	ldr	x0, [sp, #128]
  421f1c:	cmp	x0, #0x0
  421f20:	b.eq	422124 <printf@plt+0x204c4>  // b.none
  421f24:	ldr	w0, [sp, #116]
  421f28:	str	w0, [sp, #112]
  421f2c:	ldr	x0, [sp, #144]
  421f30:	ldrb	w0, [x0]
  421f34:	cmp	w0, #0x0
  421f38:	b.eq	421fc8 <printf@plt+0x20368>  // b.none
  421f3c:	ldr	x0, [sp, #128]
  421f40:	ldr	w0, [x0, #8]
  421f44:	cmp	w0, #0x0
  421f48:	b.eq	421f60 <printf@plt+0x20300>  // b.none
  421f4c:	ldr	x0, [sp, #144]
  421f50:	add	x1, x0, #0x1
  421f54:	ldr	x0, [sp, #40]
  421f58:	str	x1, [x0, #16]
  421f5c:	b	4220b4 <printf@plt+0x20454>
  421f60:	ldr	w0, [sp, #204]
  421f64:	cmp	w0, #0x0
  421f68:	b.eq	421fa0 <printf@plt+0x20340>  // b.none
  421f6c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  421f70:	add	x0, x0, #0xf28
  421f74:	ldr	x4, [x0]
  421f78:	ldr	x0, [sp, #80]
  421f7c:	ldr	x1, [x0]
  421f80:	ldr	x0, [sp, #128]
  421f84:	ldr	x0, [x0]
  421f88:	mov	x3, x0
  421f8c:	mov	x2, x1
  421f90:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  421f94:	add	x1, x0, #0x7e0
  421f98:	mov	x0, x4
  421f9c:	bl	401890 <fprintf@plt>
  421fa0:	ldr	x0, [sp, #40]
  421fa4:	ldr	x19, [x0, #32]
  421fa8:	ldr	x0, [sp, #40]
  421fac:	ldr	x0, [x0, #32]
  421fb0:	bl	401880 <strlen@plt>
  421fb4:	add	x1, x19, x0
  421fb8:	ldr	x0, [sp, #40]
  421fbc:	str	x1, [x0, #32]
  421fc0:	mov	w0, #0x3f                  	// #63
  421fc4:	b	4222a8 <printf@plt+0x20648>
  421fc8:	ldr	x0, [sp, #128]
  421fcc:	ldr	w0, [x0, #8]
  421fd0:	cmp	w0, #0x1
  421fd4:	b.ne	4220b4 <printf@plt+0x20454>  // b.any
  421fd8:	ldr	x0, [sp, #40]
  421fdc:	ldr	w0, [x0]
  421fe0:	ldr	w1, [sp, #92]
  421fe4:	cmp	w1, w0
  421fe8:	b.le	422020 <printf@plt+0x203c0>
  421fec:	ldr	x0, [sp, #40]
  421ff0:	ldr	w0, [x0]
  421ff4:	add	w2, w0, #0x1
  421ff8:	ldr	x1, [sp, #40]
  421ffc:	str	w2, [x1]
  422000:	sxtw	x0, w0
  422004:	lsl	x0, x0, #3
  422008:	ldr	x1, [sp, #80]
  42200c:	add	x0, x1, x0
  422010:	ldr	x1, [x0]
  422014:	ldr	x0, [sp, #40]
  422018:	str	x1, [x0, #16]
  42201c:	b	4220b4 <printf@plt+0x20454>
  422020:	ldr	w0, [sp, #204]
  422024:	cmp	w0, #0x0
  422028:	b.eq	422074 <printf@plt+0x20414>  // b.none
  42202c:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  422030:	add	x0, x0, #0xf28
  422034:	ldr	x4, [x0]
  422038:	ldr	x0, [sp, #80]
  42203c:	ldr	x2, [x0]
  422040:	ldr	x0, [sp, #40]
  422044:	ldr	w0, [x0]
  422048:	sxtw	x0, w0
  42204c:	lsl	x0, x0, #3
  422050:	sub	x0, x0, #0x8
  422054:	ldr	x1, [sp, #80]
  422058:	add	x0, x1, x0
  42205c:	ldr	x0, [x0]
  422060:	mov	x3, x0
  422064:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  422068:	add	x1, x0, #0x6e0
  42206c:	mov	x0, x4
  422070:	bl	401890 <fprintf@plt>
  422074:	ldr	x0, [sp, #40]
  422078:	ldr	x19, [x0, #32]
  42207c:	ldr	x0, [sp, #40]
  422080:	ldr	x0, [x0, #32]
  422084:	bl	401880 <strlen@plt>
  422088:	add	x1, x19, x0
  42208c:	ldr	x0, [sp, #40]
  422090:	str	x1, [x0, #32]
  422094:	ldr	x0, [sp, #72]
  422098:	ldrb	w0, [x0]
  42209c:	cmp	w0, #0x3a
  4220a0:	b.ne	4220ac <printf@plt+0x2044c>  // b.any
  4220a4:	mov	w0, #0x3a                  	// #58
  4220a8:	b	4222a8 <printf@plt+0x20648>
  4220ac:	mov	w0, #0x3f                  	// #63
  4220b0:	b	4222a8 <printf@plt+0x20648>
  4220b4:	ldr	x0, [sp, #40]
  4220b8:	ldr	x19, [x0, #32]
  4220bc:	ldr	x0, [sp, #40]
  4220c0:	ldr	x0, [x0, #32]
  4220c4:	bl	401880 <strlen@plt>
  4220c8:	add	x1, x19, x0
  4220cc:	ldr	x0, [sp, #40]
  4220d0:	str	x1, [x0, #32]
  4220d4:	ldr	x0, [sp, #56]
  4220d8:	cmp	x0, #0x0
  4220dc:	b.eq	4220ec <printf@plt+0x2048c>  // b.none
  4220e0:	ldr	x0, [sp, #56]
  4220e4:	ldr	w1, [sp, #112]
  4220e8:	str	w1, [x0]
  4220ec:	ldr	x0, [sp, #128]
  4220f0:	ldr	x0, [x0, #16]
  4220f4:	cmp	x0, #0x0
  4220f8:	b.eq	422118 <printf@plt+0x204b8>  // b.none
  4220fc:	ldr	x0, [sp, #128]
  422100:	ldr	x0, [x0, #16]
  422104:	ldr	x1, [sp, #128]
  422108:	ldr	w1, [x1, #24]
  42210c:	str	w1, [x0]
  422110:	mov	w0, #0x0                   	// #0
  422114:	b	4222a8 <printf@plt+0x20648>
  422118:	ldr	x0, [sp, #128]
  42211c:	ldr	w0, [x0, #24]
  422120:	b	4222a8 <printf@plt+0x20648>
  422124:	ldr	x0, [sp, #40]
  422128:	str	xzr, [x0, #32]
  42212c:	mov	w0, #0x57                  	// #87
  422130:	b	4222a8 <printf@plt+0x20648>
  422134:	ldr	x0, [sp, #104]
  422138:	add	x0, x0, #0x1
  42213c:	ldrb	w0, [x0]
  422140:	cmp	w0, #0x3a
  422144:	b.ne	4222a4 <printf@plt+0x20644>  // b.any
  422148:	ldr	x0, [sp, #104]
  42214c:	add	x0, x0, #0x2
  422150:	ldrb	w0, [x0]
  422154:	cmp	w0, #0x3a
  422158:	b.ne	4221ac <printf@plt+0x2054c>  // b.any
  42215c:	ldr	x0, [sp, #40]
  422160:	ldr	x0, [x0, #32]
  422164:	ldrb	w0, [x0]
  422168:	cmp	w0, #0x0
  42216c:	b.eq	422198 <printf@plt+0x20538>  // b.none
  422170:	ldr	x0, [sp, #40]
  422174:	ldr	x1, [x0, #32]
  422178:	ldr	x0, [sp, #40]
  42217c:	str	x1, [x0, #16]
  422180:	ldr	x0, [sp, #40]
  422184:	ldr	w0, [x0]
  422188:	add	w1, w0, #0x1
  42218c:	ldr	x0, [sp, #40]
  422190:	str	w1, [x0]
  422194:	b	4221a0 <printf@plt+0x20540>
  422198:	ldr	x0, [sp, #40]
  42219c:	str	xzr, [x0, #16]
  4221a0:	ldr	x0, [sp, #40]
  4221a4:	str	xzr, [x0, #32]
  4221a8:	b	4222a4 <printf@plt+0x20644>
  4221ac:	ldr	x0, [sp, #40]
  4221b0:	ldr	x0, [x0, #32]
  4221b4:	ldrb	w0, [x0]
  4221b8:	cmp	w0, #0x0
  4221bc:	b.eq	4221e8 <printf@plt+0x20588>  // b.none
  4221c0:	ldr	x0, [sp, #40]
  4221c4:	ldr	x1, [x0, #32]
  4221c8:	ldr	x0, [sp, #40]
  4221cc:	str	x1, [x0, #16]
  4221d0:	ldr	x0, [sp, #40]
  4221d4:	ldr	w0, [x0]
  4221d8:	add	w1, w0, #0x1
  4221dc:	ldr	x0, [sp, #40]
  4221e0:	str	w1, [x0]
  4221e4:	b	42229c <printf@plt+0x2063c>
  4221e8:	ldr	x0, [sp, #40]
  4221ec:	ldr	w0, [x0]
  4221f0:	ldr	w1, [sp, #92]
  4221f4:	cmp	w1, w0
  4221f8:	b.ne	42226c <printf@plt+0x2060c>  // b.any
  4221fc:	ldr	w0, [sp, #204]
  422200:	cmp	w0, #0x0
  422204:	b.eq	422238 <printf@plt+0x205d8>  // b.none
  422208:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  42220c:	add	x0, x0, #0xf28
  422210:	ldr	x4, [x0]
  422214:	ldr	x0, [sp, #80]
  422218:	ldr	x0, [x0]
  42221c:	ldrb	w1, [sp, #159]
  422220:	mov	w3, w1
  422224:	mov	x2, x0
  422228:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  42222c:	add	x1, x0, #0x790
  422230:	mov	x0, x4
  422234:	bl	401890 <fprintf@plt>
  422238:	ldrb	w1, [sp, #159]
  42223c:	ldr	x0, [sp, #40]
  422240:	str	w1, [x0, #8]
  422244:	ldr	x0, [sp, #72]
  422248:	ldrb	w0, [x0]
  42224c:	cmp	w0, #0x3a
  422250:	b.ne	422260 <printf@plt+0x20600>  // b.any
  422254:	mov	w0, #0x3a                  	// #58
  422258:	strb	w0, [sp, #159]
  42225c:	b	42229c <printf@plt+0x2063c>
  422260:	mov	w0, #0x3f                  	// #63
  422264:	strb	w0, [sp, #159]
  422268:	b	42229c <printf@plt+0x2063c>
  42226c:	ldr	x0, [sp, #40]
  422270:	ldr	w0, [x0]
  422274:	add	w2, w0, #0x1
  422278:	ldr	x1, [sp, #40]
  42227c:	str	w2, [x1]
  422280:	sxtw	x0, w0
  422284:	lsl	x0, x0, #3
  422288:	ldr	x1, [sp, #80]
  42228c:	add	x0, x1, x0
  422290:	ldr	x1, [x0]
  422294:	ldr	x0, [sp, #40]
  422298:	str	x1, [x0, #16]
  42229c:	ldr	x0, [sp, #40]
  4222a0:	str	xzr, [x0, #32]
  4222a4:	ldrb	w0, [sp, #159]
  4222a8:	ldr	x19, [sp, #16]
  4222ac:	ldp	x29, x30, [sp], #208
  4222b0:	ret
  4222b4:	stp	x29, x30, [sp, #-80]!
  4222b8:	mov	x29, sp
  4222bc:	str	w0, [sp, #60]
  4222c0:	str	x1, [sp, #48]
  4222c4:	str	x2, [sp, #40]
  4222c8:	str	x3, [sp, #32]
  4222cc:	str	x4, [sp, #24]
  4222d0:	str	w5, [sp, #56]
  4222d4:	str	w6, [sp, #20]
  4222d8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4222dc:	add	x0, x0, #0x2f4
  4222e0:	ldr	w1, [x0]
  4222e4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4222e8:	add	x0, x0, #0xbd0
  4222ec:	str	w1, [x0]
  4222f0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4222f4:	add	x0, x0, #0x2f8
  4222f8:	ldr	w1, [x0]
  4222fc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422300:	add	x0, x0, #0xbd0
  422304:	str	w1, [x0, #4]
  422308:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42230c:	add	x7, x0, #0xbd0
  422310:	ldr	w6, [sp, #20]
  422314:	ldr	w5, [sp, #56]
  422318:	ldr	x4, [sp, #24]
  42231c:	ldr	x3, [sp, #32]
  422320:	ldr	x2, [sp, #40]
  422324:	ldr	x1, [sp, #48]
  422328:	ldr	w0, [sp, #60]
  42232c:	bl	420fac <printf@plt+0x1f34c>
  422330:	str	w0, [sp, #76]
  422334:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422338:	add	x0, x0, #0xbd0
  42233c:	ldr	w1, [x0]
  422340:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  422344:	add	x0, x0, #0x2f4
  422348:	str	w1, [x0]
  42234c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422350:	add	x0, x0, #0xbd0
  422354:	ldr	x1, [x0, #16]
  422358:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  42235c:	add	x0, x0, #0xe8
  422360:	str	x1, [x0]
  422364:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422368:	add	x0, x0, #0xbd0
  42236c:	ldr	w1, [x0, #8]
  422370:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  422374:	add	x0, x0, #0x2fc
  422378:	str	w1, [x0]
  42237c:	ldr	w0, [sp, #76]
  422380:	ldp	x29, x30, [sp], #80
  422384:	ret
  422388:	stp	x29, x30, [sp, #-48]!
  42238c:	mov	x29, sp
  422390:	str	w0, [sp, #44]
  422394:	str	x1, [sp, #32]
  422398:	str	x2, [sp, #24]
  42239c:	mov	w6, #0x1                   	// #1
  4223a0:	mov	w5, #0x0                   	// #0
  4223a4:	mov	x4, #0x0                   	// #0
  4223a8:	mov	x3, #0x0                   	// #0
  4223ac:	ldr	x2, [sp, #24]
  4223b0:	ldr	x1, [sp, #32]
  4223b4:	ldr	w0, [sp, #44]
  4223b8:	bl	4222b4 <printf@plt+0x20654>
  4223bc:	ldp	x29, x30, [sp], #48
  4223c0:	ret
  4223c4:	stp	x29, x30, [sp, #-64]!
  4223c8:	mov	x29, sp
  4223cc:	str	w0, [sp, #60]
  4223d0:	str	x1, [sp, #48]
  4223d4:	str	x2, [sp, #40]
  4223d8:	str	x3, [sp, #32]
  4223dc:	str	x4, [sp, #24]
  4223e0:	mov	w6, #0x0                   	// #0
  4223e4:	mov	w5, #0x0                   	// #0
  4223e8:	ldr	x4, [sp, #24]
  4223ec:	ldr	x3, [sp, #32]
  4223f0:	ldr	x2, [sp, #40]
  4223f4:	ldr	x1, [sp, #48]
  4223f8:	ldr	w0, [sp, #60]
  4223fc:	bl	4222b4 <printf@plt+0x20654>
  422400:	ldp	x29, x30, [sp], #64
  422404:	ret
  422408:	stp	x29, x30, [sp, #-64]!
  42240c:	mov	x29, sp
  422410:	str	w0, [sp, #60]
  422414:	str	x1, [sp, #48]
  422418:	str	x2, [sp, #40]
  42241c:	str	x3, [sp, #32]
  422420:	str	x4, [sp, #24]
  422424:	str	x5, [sp, #16]
  422428:	ldr	x7, [sp, #16]
  42242c:	mov	w6, #0x0                   	// #0
  422430:	mov	w5, #0x0                   	// #0
  422434:	ldr	x4, [sp, #24]
  422438:	ldr	x3, [sp, #32]
  42243c:	ldr	x2, [sp, #40]
  422440:	ldr	x1, [sp, #48]
  422444:	ldr	w0, [sp, #60]
  422448:	bl	420fac <printf@plt+0x1f34c>
  42244c:	ldp	x29, x30, [sp], #64
  422450:	ret
  422454:	stp	x29, x30, [sp, #-64]!
  422458:	mov	x29, sp
  42245c:	str	w0, [sp, #60]
  422460:	str	x1, [sp, #48]
  422464:	str	x2, [sp, #40]
  422468:	str	x3, [sp, #32]
  42246c:	str	x4, [sp, #24]
  422470:	mov	w6, #0x0                   	// #0
  422474:	mov	w5, #0x1                   	// #1
  422478:	ldr	x4, [sp, #24]
  42247c:	ldr	x3, [sp, #32]
  422480:	ldr	x2, [sp, #40]
  422484:	ldr	x1, [sp, #48]
  422488:	ldr	w0, [sp, #60]
  42248c:	bl	4222b4 <printf@plt+0x20654>
  422490:	ldp	x29, x30, [sp], #64
  422494:	ret
  422498:	stp	x29, x30, [sp, #-64]!
  42249c:	mov	x29, sp
  4224a0:	str	w0, [sp, #60]
  4224a4:	str	x1, [sp, #48]
  4224a8:	str	x2, [sp, #40]
  4224ac:	str	x3, [sp, #32]
  4224b0:	str	x4, [sp, #24]
  4224b4:	str	x5, [sp, #16]
  4224b8:	ldr	x7, [sp, #16]
  4224bc:	mov	w6, #0x0                   	// #0
  4224c0:	mov	w5, #0x1                   	// #1
  4224c4:	ldr	x4, [sp, #24]
  4224c8:	ldr	x3, [sp, #32]
  4224cc:	ldr	x2, [sp, #40]
  4224d0:	ldr	x1, [sp, #48]
  4224d4:	ldr	w0, [sp, #60]
  4224d8:	bl	420fac <printf@plt+0x1f34c>
  4224dc:	ldp	x29, x30, [sp], #64
  4224e0:	ret
  4224e4:	sub	sp, sp, #0x10
  4224e8:	str	x0, [sp, #8]
  4224ec:	ldr	x0, [sp, #8]
  4224f0:	str	xzr, [x0]
  4224f4:	ldr	x0, [sp, #8]
  4224f8:	str	xzr, [x0, #8]
  4224fc:	nop
  422500:	add	sp, sp, #0x10
  422504:	ret
  422508:	stp	x29, x30, [sp, #-64]!
  42250c:	mov	x29, sp
  422510:	stp	x19, x20, [sp, #16]
  422514:	str	x21, [sp, #32]
  422518:	str	x0, [sp, #56]
  42251c:	ldr	x0, [sp, #56]
  422520:	mov	w1, #0x11                  	// #17
  422524:	str	w1, [x0, #8]
  422528:	mov	x19, #0x11                  	// #17
  42252c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  422530:	cmp	x19, x0
  422534:	b.hi	422554 <printf@plt+0x208f4>  // b.pmore
  422538:	lsl	x0, x19, #4
  42253c:	bl	401830 <_Znam@plt>
  422540:	mov	x21, x0
  422544:	mov	x20, x21
  422548:	sub	x0, x19, #0x1
  42254c:	mov	x19, x0
  422550:	b	422558 <printf@plt+0x208f8>
  422554:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  422558:	cmp	x19, #0x0
  42255c:	b.lt	422574 <printf@plt+0x20914>  // b.tstop
  422560:	mov	x0, x20
  422564:	bl	4224e4 <printf@plt+0x20884>
  422568:	add	x20, x20, #0x10
  42256c:	sub	x19, x19, #0x1
  422570:	b	422558 <printf@plt+0x208f8>
  422574:	ldr	x0, [sp, #56]
  422578:	str	x21, [x0]
  42257c:	ldr	x0, [sp, #56]
  422580:	str	wzr, [x0, #12]
  422584:	nop
  422588:	ldp	x19, x20, [sp, #16]
  42258c:	ldr	x21, [sp, #32]
  422590:	ldp	x29, x30, [sp], #64
  422594:	ret
  422598:	stp	x29, x30, [sp, #-48]!
  42259c:	mov	x29, sp
  4225a0:	str	x0, [sp, #24]
  4225a4:	str	wzr, [sp, #44]
  4225a8:	ldr	x0, [sp, #24]
  4225ac:	ldr	w0, [x0, #8]
  4225b0:	ldr	w1, [sp, #44]
  4225b4:	cmp	w1, w0
  4225b8:	b.cs	4225e8 <printf@plt+0x20988>  // b.hs, b.nlast
  4225bc:	ldr	x0, [sp, #24]
  4225c0:	ldr	x1, [x0]
  4225c4:	ldr	w0, [sp, #44]
  4225c8:	lsl	x0, x0, #4
  4225cc:	add	x0, x1, x0
  4225d0:	ldr	x0, [x0]
  4225d4:	bl	401910 <free@plt>
  4225d8:	ldr	w0, [sp, #44]
  4225dc:	add	w0, w0, #0x1
  4225e0:	str	w0, [sp, #44]
  4225e4:	b	4225a8 <printf@plt+0x20948>
  4225e8:	ldr	x0, [sp, #24]
  4225ec:	ldr	x0, [x0]
  4225f0:	cmp	x0, #0x0
  4225f4:	b.eq	422604 <printf@plt+0x209a4>  // b.none
  4225f8:	ldr	x0, [sp, #24]
  4225fc:	ldr	x0, [x0]
  422600:	bl	401ac0 <_ZdaPv@plt>
  422604:	nop
  422608:	ldp	x29, x30, [sp], #48
  42260c:	ret
  422610:	stp	x29, x30, [sp, #-128]!
  422614:	mov	x29, sp
  422618:	stp	x19, x20, [sp, #16]
  42261c:	str	x21, [sp, #32]
  422620:	str	x0, [sp, #72]
  422624:	str	x1, [sp, #64]
  422628:	str	x2, [sp, #56]
  42262c:	ldr	x0, [sp, #64]
  422630:	cmp	x0, #0x0
  422634:	cset	w0, ne  // ne = any
  422638:	and	w0, w0, #0xff
  42263c:	mov	w3, w0
  422640:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  422644:	add	x2, x0, #0x818
  422648:	mov	w1, #0x1f                  	// #31
  42264c:	mov	w0, w3
  422650:	bl	4109f0 <printf@plt+0xed90>
  422654:	ldr	x0, [sp, #64]
  422658:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  42265c:	str	x0, [sp, #104]
  422660:	ldr	x0, [sp, #72]
  422664:	ldr	w0, [x0, #8]
  422668:	mov	w1, w0
  42266c:	ldr	x0, [sp, #104]
  422670:	udiv	x2, x0, x1
  422674:	mul	x1, x2, x1
  422678:	sub	x0, x0, x1
  42267c:	str	w0, [sp, #124]
  422680:	ldr	x0, [sp, #72]
  422684:	ldr	x1, [x0]
  422688:	ldr	w0, [sp, #124]
  42268c:	lsl	x0, x0, #4
  422690:	add	x0, x1, x0
  422694:	ldr	x0, [x0]
  422698:	cmp	x0, #0x0
  42269c:	b.eq	42272c <printf@plt+0x20acc>  // b.none
  4226a0:	ldr	x0, [sp, #72]
  4226a4:	ldr	x1, [x0]
  4226a8:	ldr	w0, [sp, #124]
  4226ac:	lsl	x0, x0, #4
  4226b0:	add	x0, x1, x0
  4226b4:	ldr	x0, [x0]
  4226b8:	ldr	x1, [sp, #64]
  4226bc:	bl	401b10 <strcmp@plt>
  4226c0:	cmp	w0, #0x0
  4226c4:	b.ne	422700 <printf@plt+0x20aa0>  // b.any
  4226c8:	ldr	x0, [sp, #72]
  4226cc:	ldr	x1, [x0]
  4226d0:	ldr	w0, [sp, #124]
  4226d4:	lsl	x0, x0, #4
  4226d8:	add	x0, x1, x0
  4226dc:	ldr	x1, [sp, #56]
  4226e0:	str	x1, [x0, #8]
  4226e4:	ldr	x0, [sp, #72]
  4226e8:	ldr	x1, [x0]
  4226ec:	ldr	w0, [sp, #124]
  4226f0:	lsl	x0, x0, #4
  4226f4:	add	x0, x1, x0
  4226f8:	ldr	x0, [x0]
  4226fc:	b	422a2c <printf@plt+0x20dcc>
  422700:	ldr	w0, [sp, #124]
  422704:	cmp	w0, #0x0
  422708:	b.ne	42271c <printf@plt+0x20abc>  // b.any
  42270c:	ldr	x0, [sp, #72]
  422710:	ldr	w0, [x0, #8]
  422714:	sub	w0, w0, #0x1
  422718:	b	422724 <printf@plt+0x20ac4>
  42271c:	ldr	w0, [sp, #124]
  422720:	sub	w0, w0, #0x1
  422724:	str	w0, [sp, #124]
  422728:	b	422680 <printf@plt+0x20a20>
  42272c:	ldr	x0, [sp, #56]
  422730:	cmp	x0, #0x0
  422734:	b.ne	422740 <printf@plt+0x20ae0>  // b.any
  422738:	mov	x0, #0x0                   	// #0
  42273c:	b	422a2c <printf@plt+0x20dcc>
  422740:	ldr	x0, [sp, #72]
  422744:	ldr	w0, [x0, #12]
  422748:	lsl	w1, w0, #2
  42274c:	ldr	x0, [sp, #72]
  422750:	ldr	w0, [x0, #8]
  422754:	cmp	w1, w0
  422758:	b.cc	4229bc <printf@plt+0x20d5c>  // b.lo, b.ul, b.last
  42275c:	ldr	x0, [sp, #72]
  422760:	ldr	x0, [x0]
  422764:	str	x0, [sp, #96]
  422768:	ldr	x0, [sp, #72]
  42276c:	ldr	w0, [x0, #8]
  422770:	str	w0, [sp, #92]
  422774:	ldr	x0, [sp, #72]
  422778:	ldr	w0, [x0, #8]
  42277c:	bl	424c8c <_ZdlPvm@@Base+0x50c>
  422780:	mov	w1, w0
  422784:	ldr	x0, [sp, #72]
  422788:	str	w1, [x0, #8]
  42278c:	ldr	x0, [sp, #72]
  422790:	ldr	w0, [x0, #8]
  422794:	mov	w19, w0
  422798:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  42279c:	cmp	x19, x0
  4227a0:	b.hi	4227c0 <printf@plt+0x20b60>  // b.pmore
  4227a4:	lsl	x0, x19, #4
  4227a8:	bl	401830 <_Znam@plt>
  4227ac:	mov	x21, x0
  4227b0:	mov	x20, x21
  4227b4:	sub	x0, x19, #0x1
  4227b8:	mov	x19, x0
  4227bc:	b	4227c4 <printf@plt+0x20b64>
  4227c0:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4227c4:	cmp	x19, #0x0
  4227c8:	b.lt	4227e0 <printf@plt+0x20b80>  // b.tstop
  4227cc:	mov	x0, x20
  4227d0:	bl	4224e4 <printf@plt+0x20884>
  4227d4:	add	x20, x20, #0x10
  4227d8:	sub	x19, x19, #0x1
  4227dc:	b	4227c4 <printf@plt+0x20b64>
  4227e0:	ldr	x0, [sp, #72]
  4227e4:	str	x21, [x0]
  4227e8:	str	wzr, [sp, #120]
  4227ec:	ldr	w1, [sp, #120]
  4227f0:	ldr	w0, [sp, #92]
  4227f4:	cmp	w1, w0
  4227f8:	b.cs	42293c <printf@plt+0x20cdc>  // b.hs, b.nlast
  4227fc:	ldr	w0, [sp, #120]
  422800:	lsl	x0, x0, #4
  422804:	ldr	x1, [sp, #96]
  422808:	add	x0, x1, x0
  42280c:	ldr	x0, [x0]
  422810:	cmp	x0, #0x0
  422814:	b.eq	42292c <printf@plt+0x20ccc>  // b.none
  422818:	ldr	w0, [sp, #120]
  42281c:	lsl	x0, x0, #4
  422820:	ldr	x1, [sp, #96]
  422824:	add	x0, x1, x0
  422828:	ldr	x0, [x0, #8]
  42282c:	cmp	x0, #0x0
  422830:	b.ne	422850 <printf@plt+0x20bf0>  // b.any
  422834:	ldr	w0, [sp, #120]
  422838:	lsl	x0, x0, #4
  42283c:	ldr	x1, [sp, #96]
  422840:	add	x0, x1, x0
  422844:	ldr	x0, [x0]
  422848:	bl	401910 <free@plt>
  42284c:	b	42292c <printf@plt+0x20ccc>
  422850:	ldr	w0, [sp, #120]
  422854:	lsl	x0, x0, #4
  422858:	ldr	x1, [sp, #96]
  42285c:	add	x0, x1, x0
  422860:	ldr	x0, [x0]
  422864:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  422868:	mov	x1, x0
  42286c:	ldr	x0, [sp, #72]
  422870:	ldr	w0, [x0, #8]
  422874:	mov	w0, w0
  422878:	udiv	x2, x1, x0
  42287c:	mul	x0, x2, x0
  422880:	sub	x0, x1, x0
  422884:	str	w0, [sp, #116]
  422888:	ldr	x0, [sp, #72]
  42288c:	ldr	x1, [x0]
  422890:	ldr	w0, [sp, #116]
  422894:	lsl	x0, x0, #4
  422898:	add	x0, x1, x0
  42289c:	ldr	x0, [x0]
  4228a0:	cmp	x0, #0x0
  4228a4:	b.eq	4228d4 <printf@plt+0x20c74>  // b.none
  4228a8:	ldr	w0, [sp, #116]
  4228ac:	cmp	w0, #0x0
  4228b0:	b.ne	4228c4 <printf@plt+0x20c64>  // b.any
  4228b4:	ldr	x0, [sp, #72]
  4228b8:	ldr	w0, [x0, #8]
  4228bc:	sub	w0, w0, #0x1
  4228c0:	b	4228cc <printf@plt+0x20c6c>
  4228c4:	ldr	w0, [sp, #116]
  4228c8:	sub	w0, w0, #0x1
  4228cc:	str	w0, [sp, #116]
  4228d0:	b	422888 <printf@plt+0x20c28>
  4228d4:	ldr	w0, [sp, #120]
  4228d8:	lsl	x0, x0, #4
  4228dc:	ldr	x1, [sp, #96]
  4228e0:	add	x1, x1, x0
  4228e4:	ldr	x0, [sp, #72]
  4228e8:	ldr	x2, [x0]
  4228ec:	ldr	w0, [sp, #116]
  4228f0:	lsl	x0, x0, #4
  4228f4:	add	x0, x2, x0
  4228f8:	ldr	x1, [x1]
  4228fc:	str	x1, [x0]
  422900:	ldr	w0, [sp, #120]
  422904:	lsl	x0, x0, #4
  422908:	ldr	x1, [sp, #96]
  42290c:	add	x1, x1, x0
  422910:	ldr	x0, [sp, #72]
  422914:	ldr	x2, [x0]
  422918:	ldr	w0, [sp, #116]
  42291c:	lsl	x0, x0, #4
  422920:	add	x0, x2, x0
  422924:	ldr	x1, [x1, #8]
  422928:	str	x1, [x0, #8]
  42292c:	ldr	w0, [sp, #120]
  422930:	add	w0, w0, #0x1
  422934:	str	w0, [sp, #120]
  422938:	b	4227ec <printf@plt+0x20b8c>
  42293c:	ldr	x0, [sp, #72]
  422940:	ldr	w0, [x0, #8]
  422944:	mov	w1, w0
  422948:	ldr	x0, [sp, #104]
  42294c:	udiv	x2, x0, x1
  422950:	mul	x1, x2, x1
  422954:	sub	x0, x0, x1
  422958:	str	w0, [sp, #124]
  42295c:	ldr	x0, [sp, #72]
  422960:	ldr	x1, [x0]
  422964:	ldr	w0, [sp, #124]
  422968:	lsl	x0, x0, #4
  42296c:	add	x0, x1, x0
  422970:	ldr	x0, [x0]
  422974:	cmp	x0, #0x0
  422978:	b.eq	4229a8 <printf@plt+0x20d48>  // b.none
  42297c:	ldr	w0, [sp, #124]
  422980:	cmp	w0, #0x0
  422984:	b.ne	422998 <printf@plt+0x20d38>  // b.any
  422988:	ldr	x0, [sp, #72]
  42298c:	ldr	w0, [x0, #8]
  422990:	sub	w0, w0, #0x1
  422994:	b	4229a0 <printf@plt+0x20d40>
  422998:	ldr	w0, [sp, #124]
  42299c:	sub	w0, w0, #0x1
  4229a0:	str	w0, [sp, #124]
  4229a4:	b	42295c <printf@plt+0x20cfc>
  4229a8:	ldr	x0, [sp, #96]
  4229ac:	cmp	x0, #0x0
  4229b0:	b.eq	4229bc <printf@plt+0x20d5c>  // b.none
  4229b4:	ldr	x0, [sp, #96]
  4229b8:	bl	401ac0 <_ZdaPv@plt>
  4229bc:	ldr	x0, [sp, #64]
  4229c0:	bl	401880 <strlen@plt>
  4229c4:	add	x0, x0, #0x1
  4229c8:	bl	401b40 <malloc@plt>
  4229cc:	str	x0, [sp, #80]
  4229d0:	ldr	x1, [sp, #64]
  4229d4:	ldr	x0, [sp, #80]
  4229d8:	bl	401960 <strcpy@plt>
  4229dc:	ldr	x0, [sp, #72]
  4229e0:	ldr	x1, [x0]
  4229e4:	ldr	w0, [sp, #124]
  4229e8:	lsl	x0, x0, #4
  4229ec:	add	x0, x1, x0
  4229f0:	ldr	x1, [sp, #80]
  4229f4:	str	x1, [x0]
  4229f8:	ldr	x0, [sp, #72]
  4229fc:	ldr	x1, [x0]
  422a00:	ldr	w0, [sp, #124]
  422a04:	lsl	x0, x0, #4
  422a08:	add	x0, x1, x0
  422a0c:	ldr	x1, [sp, #56]
  422a10:	str	x1, [x0, #8]
  422a14:	ldr	x0, [sp, #72]
  422a18:	ldr	w0, [x0, #12]
  422a1c:	add	w1, w0, #0x1
  422a20:	ldr	x0, [sp, #72]
  422a24:	str	w1, [x0, #12]
  422a28:	ldr	x0, [sp, #80]
  422a2c:	ldp	x19, x20, [sp, #16]
  422a30:	ldr	x21, [sp, #32]
  422a34:	ldp	x29, x30, [sp], #128
  422a38:	ret
  422a3c:	stp	x29, x30, [sp, #-48]!
  422a40:	mov	x29, sp
  422a44:	str	x0, [sp, #24]
  422a48:	str	x1, [sp, #16]
  422a4c:	ldr	x0, [sp, #16]
  422a50:	cmp	x0, #0x0
  422a54:	cset	w0, ne  // ne = any
  422a58:	and	w0, w0, #0xff
  422a5c:	mov	w3, w0
  422a60:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  422a64:	add	x2, x0, #0x818
  422a68:	mov	w1, #0x1f                  	// #31
  422a6c:	mov	w0, w3
  422a70:	bl	4109f0 <printf@plt+0xed90>
  422a74:	ldr	x0, [sp, #16]
  422a78:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  422a7c:	mov	x1, x0
  422a80:	ldr	x0, [sp, #24]
  422a84:	ldr	w0, [x0, #8]
  422a88:	mov	w0, w0
  422a8c:	udiv	x2, x1, x0
  422a90:	mul	x0, x2, x0
  422a94:	sub	x0, x1, x0
  422a98:	str	w0, [sp, #44]
  422a9c:	ldr	x0, [sp, #24]
  422aa0:	ldr	x1, [x0]
  422aa4:	ldr	w0, [sp, #44]
  422aa8:	lsl	x0, x0, #4
  422aac:	add	x0, x1, x0
  422ab0:	ldr	x0, [x0]
  422ab4:	cmp	x0, #0x0
  422ab8:	b.eq	422b2c <printf@plt+0x20ecc>  // b.none
  422abc:	ldr	x0, [sp, #24]
  422ac0:	ldr	x1, [x0]
  422ac4:	ldr	w0, [sp, #44]
  422ac8:	lsl	x0, x0, #4
  422acc:	add	x0, x1, x0
  422ad0:	ldr	x0, [x0]
  422ad4:	ldr	x1, [sp, #16]
  422ad8:	bl	401b10 <strcmp@plt>
  422adc:	cmp	w0, #0x0
  422ae0:	b.ne	422b00 <printf@plt+0x20ea0>  // b.any
  422ae4:	ldr	x0, [sp, #24]
  422ae8:	ldr	x1, [x0]
  422aec:	ldr	w0, [sp, #44]
  422af0:	lsl	x0, x0, #4
  422af4:	add	x0, x1, x0
  422af8:	ldr	x0, [x0, #8]
  422afc:	b	422b30 <printf@plt+0x20ed0>
  422b00:	ldr	w0, [sp, #44]
  422b04:	cmp	w0, #0x0
  422b08:	b.ne	422b1c <printf@plt+0x20ebc>  // b.any
  422b0c:	ldr	x0, [sp, #24]
  422b10:	ldr	w0, [x0, #8]
  422b14:	sub	w0, w0, #0x1
  422b18:	b	422b24 <printf@plt+0x20ec4>
  422b1c:	ldr	w0, [sp, #44]
  422b20:	sub	w0, w0, #0x1
  422b24:	str	w0, [sp, #44]
  422b28:	b	422a9c <printf@plt+0x20e3c>
  422b2c:	mov	x0, #0x0                   	// #0
  422b30:	ldp	x29, x30, [sp], #48
  422b34:	ret
  422b38:	stp	x29, x30, [sp, #-48]!
  422b3c:	mov	x29, sp
  422b40:	str	x0, [sp, #24]
  422b44:	str	x1, [sp, #16]
  422b48:	ldr	x0, [sp, #16]
  422b4c:	ldr	x0, [x0]
  422b50:	str	x0, [sp, #32]
  422b54:	ldr	x0, [sp, #32]
  422b58:	cmp	x0, #0x0
  422b5c:	cset	w0, ne  // ne = any
  422b60:	and	w0, w0, #0xff
  422b64:	mov	w3, w0
  422b68:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x7880>
  422b6c:	add	x2, x0, #0x818
  422b70:	mov	w1, #0x1f                  	// #31
  422b74:	mov	w0, w3
  422b78:	bl	4109f0 <printf@plt+0xed90>
  422b7c:	ldr	x0, [sp, #32]
  422b80:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  422b84:	mov	x1, x0
  422b88:	ldr	x0, [sp, #24]
  422b8c:	ldr	w0, [x0, #8]
  422b90:	mov	w0, w0
  422b94:	udiv	x2, x1, x0
  422b98:	mul	x0, x2, x0
  422b9c:	sub	x0, x1, x0
  422ba0:	str	w0, [sp, #44]
  422ba4:	ldr	x0, [sp, #24]
  422ba8:	ldr	x1, [x0]
  422bac:	ldr	w0, [sp, #44]
  422bb0:	lsl	x0, x0, #4
  422bb4:	add	x0, x1, x0
  422bb8:	ldr	x0, [x0]
  422bbc:	cmp	x0, #0x0
  422bc0:	b.eq	422c54 <printf@plt+0x20ff4>  // b.none
  422bc4:	ldr	x0, [sp, #24]
  422bc8:	ldr	x1, [x0]
  422bcc:	ldr	w0, [sp, #44]
  422bd0:	lsl	x0, x0, #4
  422bd4:	add	x0, x1, x0
  422bd8:	ldr	x0, [x0]
  422bdc:	ldr	x1, [sp, #32]
  422be0:	bl	401b10 <strcmp@plt>
  422be4:	cmp	w0, #0x0
  422be8:	b.ne	422c28 <printf@plt+0x20fc8>  // b.any
  422bec:	ldr	x0, [sp, #24]
  422bf0:	ldr	x1, [x0]
  422bf4:	ldr	w0, [sp, #44]
  422bf8:	lsl	x0, x0, #4
  422bfc:	add	x0, x1, x0
  422c00:	ldr	x1, [x0]
  422c04:	ldr	x0, [sp, #16]
  422c08:	str	x1, [x0]
  422c0c:	ldr	x0, [sp, #24]
  422c10:	ldr	x1, [x0]
  422c14:	ldr	w0, [sp, #44]
  422c18:	lsl	x0, x0, #4
  422c1c:	add	x0, x1, x0
  422c20:	ldr	x0, [x0, #8]
  422c24:	b	422c58 <printf@plt+0x20ff8>
  422c28:	ldr	w0, [sp, #44]
  422c2c:	cmp	w0, #0x0
  422c30:	b.ne	422c44 <printf@plt+0x20fe4>  // b.any
  422c34:	ldr	x0, [sp, #24]
  422c38:	ldr	w0, [x0, #8]
  422c3c:	sub	w0, w0, #0x1
  422c40:	b	422c4c <printf@plt+0x20fec>
  422c44:	ldr	w0, [sp, #44]
  422c48:	sub	w0, w0, #0x1
  422c4c:	str	w0, [sp, #44]
  422c50:	b	422ba4 <printf@plt+0x20f44>
  422c54:	mov	x0, #0x0                   	// #0
  422c58:	ldp	x29, x30, [sp], #48
  422c5c:	ret
  422c60:	sub	sp, sp, #0x10
  422c64:	str	x0, [sp, #8]
  422c68:	str	x1, [sp]
  422c6c:	ldr	x0, [sp, #8]
  422c70:	ldr	x1, [sp]
  422c74:	str	x1, [x0]
  422c78:	ldr	x0, [sp, #8]
  422c7c:	str	wzr, [x0, #8]
  422c80:	nop
  422c84:	add	sp, sp, #0x10
  422c88:	ret
  422c8c:	sub	sp, sp, #0x30
  422c90:	str	x0, [sp, #24]
  422c94:	str	x1, [sp, #16]
  422c98:	str	x2, [sp, #8]
  422c9c:	ldr	x0, [sp, #24]
  422ca0:	ldr	x0, [x0]
  422ca4:	ldr	w0, [x0, #8]
  422ca8:	str	w0, [sp, #44]
  422cac:	ldr	x0, [sp, #24]
  422cb0:	ldr	x0, [x0]
  422cb4:	ldr	x0, [x0]
  422cb8:	str	x0, [sp, #32]
  422cbc:	ldr	x0, [sp, #24]
  422cc0:	ldr	w0, [x0, #8]
  422cc4:	ldr	w1, [sp, #44]
  422cc8:	cmp	w1, w0
  422ccc:	b.ls	422d70 <printf@plt+0x21110>  // b.plast
  422cd0:	ldr	x0, [sp, #24]
  422cd4:	ldr	w0, [x0, #8]
  422cd8:	mov	w0, w0
  422cdc:	lsl	x0, x0, #4
  422ce0:	ldr	x1, [sp, #32]
  422ce4:	add	x0, x1, x0
  422ce8:	ldr	x0, [x0]
  422cec:	cmp	x0, #0x0
  422cf0:	b.eq	422d58 <printf@plt+0x210f8>  // b.none
  422cf4:	ldr	x0, [sp, #24]
  422cf8:	ldr	w0, [x0, #8]
  422cfc:	mov	w0, w0
  422d00:	lsl	x0, x0, #4
  422d04:	ldr	x1, [sp, #32]
  422d08:	add	x0, x1, x0
  422d0c:	ldr	x1, [x0]
  422d10:	ldr	x0, [sp, #16]
  422d14:	str	x1, [x0]
  422d18:	ldr	x0, [sp, #24]
  422d1c:	ldr	w0, [x0, #8]
  422d20:	mov	w0, w0
  422d24:	lsl	x0, x0, #4
  422d28:	ldr	x1, [sp, #32]
  422d2c:	add	x0, x1, x0
  422d30:	ldr	x1, [x0, #8]
  422d34:	ldr	x0, [sp, #8]
  422d38:	str	x1, [x0]
  422d3c:	ldr	x0, [sp, #24]
  422d40:	ldr	w0, [x0, #8]
  422d44:	add	w1, w0, #0x1
  422d48:	ldr	x0, [sp, #24]
  422d4c:	str	w1, [x0, #8]
  422d50:	mov	w0, #0x1                   	// #1
  422d54:	b	422d74 <printf@plt+0x21114>
  422d58:	ldr	x0, [sp, #24]
  422d5c:	ldr	w0, [x0, #8]
  422d60:	add	w1, w0, #0x1
  422d64:	ldr	x0, [sp, #24]
  422d68:	str	w1, [x0, #8]
  422d6c:	b	422cbc <printf@plt+0x2105c>
  422d70:	mov	w0, #0x0                   	// #0
  422d74:	add	sp, sp, #0x30
  422d78:	ret
  422d7c:	stp	x29, x30, [sp, #-48]!
  422d80:	mov	x29, sp
  422d84:	str	x0, [sp, #24]
  422d88:	str	wzr, [sp, #44]
  422d8c:	ldr	w0, [sp, #44]
  422d90:	cmp	w0, #0x1af
  422d94:	b.hi	422e00 <printf@plt+0x211a0>  // b.pmore
  422d98:	mov	x0, #0x8                   	// #8
  422d9c:	bl	401830 <_Znam@plt>
  422da0:	str	x0, [sp, #32]
  422da4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  422da8:	add	x1, x0, #0x300
  422dac:	ldr	w0, [sp, #44]
  422db0:	lsl	x0, x0, #4
  422db4:	add	x0, x1, x0
  422db8:	ldr	x1, [x0, #8]
  422dbc:	ldr	x0, [sp, #32]
  422dc0:	str	x1, [x0]
  422dc4:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  422dc8:	add	x1, x0, #0x300
  422dcc:	ldr	w0, [sp, #44]
  422dd0:	lsl	x0, x0, #4
  422dd4:	add	x0, x1, x0
  422dd8:	ldr	x0, [x0]
  422ddc:	ldr	x2, [sp, #32]
  422de0:	mov	x1, x0
  422de4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422de8:	add	x0, x0, #0xc08
  422dec:	bl	422610 <printf@plt+0x209b0>
  422df0:	ldr	w0, [sp, #44]
  422df4:	add	w0, w0, #0x1
  422df8:	str	w0, [sp, #44]
  422dfc:	b	422d8c <printf@plt+0x2112c>
  422e00:	nop
  422e04:	ldp	x29, x30, [sp], #48
  422e08:	ret
  422e0c:	stp	x29, x30, [sp, #-48]!
  422e10:	mov	x29, sp
  422e14:	str	x0, [sp, #24]
  422e18:	ldr	x1, [sp, #24]
  422e1c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422e20:	add	x0, x0, #0xc08
  422e24:	bl	422a3c <printf@plt+0x20ddc>
  422e28:	str	x0, [sp, #40]
  422e2c:	ldr	x0, [sp, #40]
  422e30:	cmp	x0, #0x0
  422e34:	b.eq	422e44 <printf@plt+0x211e4>  // b.none
  422e38:	ldr	x0, [sp, #40]
  422e3c:	ldr	x0, [x0]
  422e40:	b	422e48 <printf@plt+0x211e8>
  422e44:	mov	x0, #0x0                   	// #0
  422e48:	ldp	x29, x30, [sp], #48
  422e4c:	ret
  422e50:	stp	x29, x30, [sp, #-32]!
  422e54:	mov	x29, sp
  422e58:	str	w0, [sp, #28]
  422e5c:	str	w1, [sp, #24]
  422e60:	ldr	w0, [sp, #28]
  422e64:	cmp	w0, #0x1
  422e68:	b.ne	422eb0 <printf@plt+0x21250>  // b.any
  422e6c:	ldr	w1, [sp, #24]
  422e70:	mov	w0, #0xffff                	// #65535
  422e74:	cmp	w1, w0
  422e78:	b.ne	422eb0 <printf@plt+0x21250>  // b.any
  422e7c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422e80:	add	x0, x0, #0xc08
  422e84:	bl	422508 <printf@plt+0x208a8>
  422e88:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  422e8c:	add	x2, x0, #0x228
  422e90:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422e94:	add	x1, x0, #0xc08
  422e98:	adrp	x0, 422000 <printf@plt+0x203a0>
  422e9c:	add	x0, x0, #0x598
  422ea0:	bl	401a70 <__cxa_atexit@plt>
  422ea4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422ea8:	add	x0, x0, #0xc18
  422eac:	bl	422d7c <printf@plt+0x2111c>
  422eb0:	nop
  422eb4:	ldp	x29, x30, [sp], #32
  422eb8:	ret
  422ebc:	stp	x29, x30, [sp, #-16]!
  422ec0:	mov	x29, sp
  422ec4:	mov	w1, #0xffff                	// #65535
  422ec8:	mov	w0, #0x1                   	// #1
  422ecc:	bl	422e50 <printf@plt+0x211f0>
  422ed0:	ldp	x29, x30, [sp], #16
  422ed4:	ret
  422ed8:	sub	sp, sp, #0x20
  422edc:	str	w0, [sp, #12]
  422ee0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  422ee4:	add	x0, x0, #0xc34
  422ee8:	str	x0, [sp, #24]
  422eec:	ldr	w0, [sp, #12]
  422ef0:	cmp	w0, #0x0
  422ef4:	b.lt	422f84 <printf@plt+0x21324>  // b.tstop
  422ef8:	ldr	w1, [sp, #12]
  422efc:	mov	w0, #0x6667                	// #26215
  422f00:	movk	w0, #0x6666, lsl #16
  422f04:	smull	x0, w1, w0
  422f08:	lsr	x0, x0, #32
  422f0c:	asr	w2, w0, #2
  422f10:	asr	w0, w1, #31
  422f14:	sub	w2, w2, w0
  422f18:	mov	w0, w2
  422f1c:	lsl	w0, w0, #2
  422f20:	add	w0, w0, w2
  422f24:	lsl	w0, w0, #1
  422f28:	sub	w2, w1, w0
  422f2c:	and	w0, w2, #0xff
  422f30:	ldr	x1, [sp, #24]
  422f34:	sub	x1, x1, #0x1
  422f38:	str	x1, [sp, #24]
  422f3c:	add	w0, w0, #0x30
  422f40:	and	w1, w0, #0xff
  422f44:	ldr	x0, [sp, #24]
  422f48:	strb	w1, [x0]
  422f4c:	ldr	w0, [sp, #12]
  422f50:	mov	w1, #0x6667                	// #26215
  422f54:	movk	w1, #0x6666, lsl #16
  422f58:	smull	x1, w0, w1
  422f5c:	lsr	x1, x1, #32
  422f60:	asr	w1, w1, #2
  422f64:	asr	w0, w0, #31
  422f68:	sub	w0, w1, w0
  422f6c:	str	w0, [sp, #12]
  422f70:	ldr	w0, [sp, #12]
  422f74:	cmp	w0, #0x0
  422f78:	b.ne	422ef8 <printf@plt+0x21298>  // b.any
  422f7c:	ldr	x0, [sp, #24]
  422f80:	b	423028 <printf@plt+0x213c8>
  422f84:	ldr	w1, [sp, #12]
  422f88:	mov	w0, #0x6667                	// #26215
  422f8c:	movk	w0, #0x6666, lsl #16
  422f90:	smull	x0, w1, w0
  422f94:	lsr	x0, x0, #32
  422f98:	asr	w2, w0, #2
  422f9c:	asr	w0, w1, #31
  422fa0:	sub	w2, w2, w0
  422fa4:	mov	w0, w2
  422fa8:	lsl	w0, w0, #2
  422fac:	add	w0, w0, w2
  422fb0:	lsl	w0, w0, #1
  422fb4:	sub	w2, w1, w0
  422fb8:	and	w0, w2, #0xff
  422fbc:	ldr	x1, [sp, #24]
  422fc0:	sub	x1, x1, #0x1
  422fc4:	str	x1, [sp, #24]
  422fc8:	mov	w1, #0x30                  	// #48
  422fcc:	sub	w0, w1, w0
  422fd0:	and	w1, w0, #0xff
  422fd4:	ldr	x0, [sp, #24]
  422fd8:	strb	w1, [x0]
  422fdc:	ldr	w0, [sp, #12]
  422fe0:	mov	w1, #0x6667                	// #26215
  422fe4:	movk	w1, #0x6666, lsl #16
  422fe8:	smull	x1, w0, w1
  422fec:	lsr	x1, x1, #32
  422ff0:	asr	w1, w1, #2
  422ff4:	asr	w0, w0, #31
  422ff8:	sub	w0, w1, w0
  422ffc:	str	w0, [sp, #12]
  423000:	ldr	w0, [sp, #12]
  423004:	cmp	w0, #0x0
  423008:	b.ne	422f84 <printf@plt+0x21324>  // b.any
  42300c:	ldr	x0, [sp, #24]
  423010:	sub	x0, x0, #0x1
  423014:	str	x0, [sp, #24]
  423018:	ldr	x0, [sp, #24]
  42301c:	mov	w1, #0x2d                  	// #45
  423020:	strb	w1, [x0]
  423024:	ldr	x0, [sp, #24]
  423028:	add	sp, sp, #0x20
  42302c:	ret
  423030:	sub	sp, sp, #0x20
  423034:	str	w0, [sp, #12]
  423038:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42303c:	add	x0, x0, #0xc4c
  423040:	str	x0, [sp, #24]
  423044:	ldr	w2, [sp, #12]
  423048:	mov	w0, #0xcccd                	// #52429
  42304c:	movk	w0, #0xcccc, lsl #16
  423050:	umull	x0, w2, w0
  423054:	lsr	x0, x0, #32
  423058:	lsr	w1, w0, #3
  42305c:	mov	w0, w1
  423060:	lsl	w0, w0, #2
  423064:	add	w0, w0, w1
  423068:	lsl	w0, w0, #1
  42306c:	sub	w1, w2, w0
  423070:	and	w0, w1, #0xff
  423074:	ldr	x1, [sp, #24]
  423078:	sub	x1, x1, #0x1
  42307c:	str	x1, [sp, #24]
  423080:	add	w0, w0, #0x30
  423084:	and	w1, w0, #0xff
  423088:	ldr	x0, [sp, #24]
  42308c:	strb	w1, [x0]
  423090:	ldr	w1, [sp, #12]
  423094:	mov	w0, #0xcccd                	// #52429
  423098:	movk	w0, #0xcccc, lsl #16
  42309c:	umull	x0, w1, w0
  4230a0:	lsr	x0, x0, #32
  4230a4:	lsr	w0, w0, #3
  4230a8:	str	w0, [sp, #12]
  4230ac:	ldr	w0, [sp, #12]
  4230b0:	cmp	w0, #0x0
  4230b4:	b.ne	423044 <printf@plt+0x213e4>  // b.any
  4230b8:	ldr	x0, [sp, #24]
  4230bc:	add	sp, sp, #0x20
  4230c0:	ret
  4230c4:	sub	sp, sp, #0x10
  4230c8:	str	x0, [sp, #8]
  4230cc:	ldr	x0, [sp, #8]
  4230d0:	str	xzr, [x0]
  4230d4:	ldr	x0, [sp, #8]
  4230d8:	str	xzr, [x0, #8]
  4230dc:	nop
  4230e0:	add	sp, sp, #0x10
  4230e4:	ret
  4230e8:	stp	x29, x30, [sp, #-64]!
  4230ec:	mov	x29, sp
  4230f0:	stp	x19, x20, [sp, #16]
  4230f4:	str	x21, [sp, #32]
  4230f8:	str	x0, [sp, #56]
  4230fc:	ldr	x0, [sp, #56]
  423100:	mov	w1, #0x11                  	// #17
  423104:	str	w1, [x0, #8]
  423108:	mov	x19, #0x11                  	// #17
  42310c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  423110:	cmp	x19, x0
  423114:	b.hi	423134 <printf@plt+0x214d4>  // b.pmore
  423118:	lsl	x0, x19, #4
  42311c:	bl	401830 <_Znam@plt>
  423120:	mov	x21, x0
  423124:	mov	x20, x21
  423128:	sub	x0, x19, #0x1
  42312c:	mov	x19, x0
  423130:	b	423138 <printf@plt+0x214d8>
  423134:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  423138:	cmp	x19, #0x0
  42313c:	b.lt	423154 <printf@plt+0x214f4>  // b.tstop
  423140:	mov	x0, x20
  423144:	bl	4230c4 <printf@plt+0x21464>
  423148:	add	x20, x20, #0x10
  42314c:	sub	x19, x19, #0x1
  423150:	b	423138 <printf@plt+0x214d8>
  423154:	ldr	x0, [sp, #56]
  423158:	str	x21, [x0]
  42315c:	ldr	x0, [sp, #56]
  423160:	str	wzr, [x0, #12]
  423164:	nop
  423168:	ldp	x19, x20, [sp, #16]
  42316c:	ldr	x21, [sp, #32]
  423170:	ldp	x29, x30, [sp], #64
  423174:	ret
  423178:	stp	x29, x30, [sp, #-48]!
  42317c:	mov	x29, sp
  423180:	str	x0, [sp, #24]
  423184:	str	wzr, [sp, #44]
  423188:	ldr	x0, [sp, #24]
  42318c:	ldr	w0, [x0, #8]
  423190:	ldr	w1, [sp, #44]
  423194:	cmp	w1, w0
  423198:	b.cs	4231c8 <printf@plt+0x21568>  // b.hs, b.nlast
  42319c:	ldr	x0, [sp, #24]
  4231a0:	ldr	x1, [x0]
  4231a4:	ldr	w0, [sp, #44]
  4231a8:	lsl	x0, x0, #4
  4231ac:	add	x0, x1, x0
  4231b0:	ldr	x0, [x0]
  4231b4:	bl	401910 <free@plt>
  4231b8:	ldr	w0, [sp, #44]
  4231bc:	add	w0, w0, #0x1
  4231c0:	str	w0, [sp, #44]
  4231c4:	b	423188 <printf@plt+0x21528>
  4231c8:	ldr	x0, [sp, #24]
  4231cc:	ldr	x0, [x0]
  4231d0:	cmp	x0, #0x0
  4231d4:	b.eq	4231e4 <printf@plt+0x21584>  // b.none
  4231d8:	ldr	x0, [sp, #24]
  4231dc:	ldr	x0, [x0]
  4231e0:	bl	401ac0 <_ZdaPv@plt>
  4231e4:	nop
  4231e8:	ldp	x29, x30, [sp], #48
  4231ec:	ret
  4231f0:	stp	x29, x30, [sp, #-128]!
  4231f4:	mov	x29, sp
  4231f8:	stp	x19, x20, [sp, #16]
  4231fc:	str	x21, [sp, #32]
  423200:	str	x0, [sp, #72]
  423204:	str	x1, [sp, #64]
  423208:	str	x2, [sp, #56]
  42320c:	ldr	x0, [sp, #64]
  423210:	cmp	x0, #0x0
  423214:	cset	w0, ne  // ne = any
  423218:	and	w0, w0, #0xff
  42321c:	mov	w3, w0
  423220:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  423224:	add	x2, x0, #0x2e0
  423228:	mov	w1, #0x28                  	// #40
  42322c:	mov	w0, w3
  423230:	bl	4109f0 <printf@plt+0xed90>
  423234:	ldr	x0, [sp, #64]
  423238:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  42323c:	str	x0, [sp, #104]
  423240:	ldr	x0, [sp, #72]
  423244:	ldr	w0, [x0, #8]
  423248:	mov	w1, w0
  42324c:	ldr	x0, [sp, #104]
  423250:	udiv	x2, x0, x1
  423254:	mul	x1, x2, x1
  423258:	sub	x0, x0, x1
  42325c:	str	w0, [sp, #124]
  423260:	ldr	x0, [sp, #72]
  423264:	ldr	x1, [x0]
  423268:	ldr	w0, [sp, #124]
  42326c:	lsl	x0, x0, #4
  423270:	add	x0, x1, x0
  423274:	ldr	x0, [x0]
  423278:	cmp	x0, #0x0
  42327c:	b.eq	42330c <printf@plt+0x216ac>  // b.none
  423280:	ldr	x0, [sp, #72]
  423284:	ldr	x1, [x0]
  423288:	ldr	w0, [sp, #124]
  42328c:	lsl	x0, x0, #4
  423290:	add	x0, x1, x0
  423294:	ldr	x0, [x0]
  423298:	ldr	x1, [sp, #64]
  42329c:	bl	401b10 <strcmp@plt>
  4232a0:	cmp	w0, #0x0
  4232a4:	b.ne	4232e0 <printf@plt+0x21680>  // b.any
  4232a8:	ldr	x0, [sp, #72]
  4232ac:	ldr	x1, [x0]
  4232b0:	ldr	w0, [sp, #124]
  4232b4:	lsl	x0, x0, #4
  4232b8:	add	x0, x1, x0
  4232bc:	ldr	x1, [sp, #56]
  4232c0:	str	x1, [x0, #8]
  4232c4:	ldr	x0, [sp, #72]
  4232c8:	ldr	x1, [x0]
  4232cc:	ldr	w0, [sp, #124]
  4232d0:	lsl	x0, x0, #4
  4232d4:	add	x0, x1, x0
  4232d8:	ldr	x0, [x0]
  4232dc:	b	42360c <printf@plt+0x219ac>
  4232e0:	ldr	w0, [sp, #124]
  4232e4:	cmp	w0, #0x0
  4232e8:	b.ne	4232fc <printf@plt+0x2169c>  // b.any
  4232ec:	ldr	x0, [sp, #72]
  4232f0:	ldr	w0, [x0, #8]
  4232f4:	sub	w0, w0, #0x1
  4232f8:	b	423304 <printf@plt+0x216a4>
  4232fc:	ldr	w0, [sp, #124]
  423300:	sub	w0, w0, #0x1
  423304:	str	w0, [sp, #124]
  423308:	b	423260 <printf@plt+0x21600>
  42330c:	ldr	x0, [sp, #56]
  423310:	cmp	x0, #0x0
  423314:	b.ne	423320 <printf@plt+0x216c0>  // b.any
  423318:	mov	x0, #0x0                   	// #0
  42331c:	b	42360c <printf@plt+0x219ac>
  423320:	ldr	x0, [sp, #72]
  423324:	ldr	w0, [x0, #12]
  423328:	lsl	w1, w0, #2
  42332c:	ldr	x0, [sp, #72]
  423330:	ldr	w0, [x0, #8]
  423334:	cmp	w1, w0
  423338:	b.cc	42359c <printf@plt+0x2193c>  // b.lo, b.ul, b.last
  42333c:	ldr	x0, [sp, #72]
  423340:	ldr	x0, [x0]
  423344:	str	x0, [sp, #96]
  423348:	ldr	x0, [sp, #72]
  42334c:	ldr	w0, [x0, #8]
  423350:	str	w0, [sp, #92]
  423354:	ldr	x0, [sp, #72]
  423358:	ldr	w0, [x0, #8]
  42335c:	bl	424c8c <_ZdlPvm@@Base+0x50c>
  423360:	mov	w1, w0
  423364:	ldr	x0, [sp, #72]
  423368:	str	w1, [x0, #8]
  42336c:	ldr	x0, [sp, #72]
  423370:	ldr	w0, [x0, #8]
  423374:	mov	w19, w0
  423378:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  42337c:	cmp	x19, x0
  423380:	b.hi	4233a0 <printf@plt+0x21740>  // b.pmore
  423384:	lsl	x0, x19, #4
  423388:	bl	401830 <_Znam@plt>
  42338c:	mov	x21, x0
  423390:	mov	x20, x21
  423394:	sub	x0, x19, #0x1
  423398:	mov	x19, x0
  42339c:	b	4233a4 <printf@plt+0x21744>
  4233a0:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4233a4:	cmp	x19, #0x0
  4233a8:	b.lt	4233c0 <printf@plt+0x21760>  // b.tstop
  4233ac:	mov	x0, x20
  4233b0:	bl	4230c4 <printf@plt+0x21464>
  4233b4:	add	x20, x20, #0x10
  4233b8:	sub	x19, x19, #0x1
  4233bc:	b	4233a4 <printf@plt+0x21744>
  4233c0:	ldr	x0, [sp, #72]
  4233c4:	str	x21, [x0]
  4233c8:	str	wzr, [sp, #120]
  4233cc:	ldr	w1, [sp, #120]
  4233d0:	ldr	w0, [sp, #92]
  4233d4:	cmp	w1, w0
  4233d8:	b.cs	42351c <printf@plt+0x218bc>  // b.hs, b.nlast
  4233dc:	ldr	w0, [sp, #120]
  4233e0:	lsl	x0, x0, #4
  4233e4:	ldr	x1, [sp, #96]
  4233e8:	add	x0, x1, x0
  4233ec:	ldr	x0, [x0]
  4233f0:	cmp	x0, #0x0
  4233f4:	b.eq	42350c <printf@plt+0x218ac>  // b.none
  4233f8:	ldr	w0, [sp, #120]
  4233fc:	lsl	x0, x0, #4
  423400:	ldr	x1, [sp, #96]
  423404:	add	x0, x1, x0
  423408:	ldr	x0, [x0, #8]
  42340c:	cmp	x0, #0x0
  423410:	b.ne	423430 <printf@plt+0x217d0>  // b.any
  423414:	ldr	w0, [sp, #120]
  423418:	lsl	x0, x0, #4
  42341c:	ldr	x1, [sp, #96]
  423420:	add	x0, x1, x0
  423424:	ldr	x0, [x0]
  423428:	bl	401910 <free@plt>
  42342c:	b	42350c <printf@plt+0x218ac>
  423430:	ldr	w0, [sp, #120]
  423434:	lsl	x0, x0, #4
  423438:	ldr	x1, [sp, #96]
  42343c:	add	x0, x1, x0
  423440:	ldr	x0, [x0]
  423444:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  423448:	mov	x1, x0
  42344c:	ldr	x0, [sp, #72]
  423450:	ldr	w0, [x0, #8]
  423454:	mov	w0, w0
  423458:	udiv	x2, x1, x0
  42345c:	mul	x0, x2, x0
  423460:	sub	x0, x1, x0
  423464:	str	w0, [sp, #116]
  423468:	ldr	x0, [sp, #72]
  42346c:	ldr	x1, [x0]
  423470:	ldr	w0, [sp, #116]
  423474:	lsl	x0, x0, #4
  423478:	add	x0, x1, x0
  42347c:	ldr	x0, [x0]
  423480:	cmp	x0, #0x0
  423484:	b.eq	4234b4 <printf@plt+0x21854>  // b.none
  423488:	ldr	w0, [sp, #116]
  42348c:	cmp	w0, #0x0
  423490:	b.ne	4234a4 <printf@plt+0x21844>  // b.any
  423494:	ldr	x0, [sp, #72]
  423498:	ldr	w0, [x0, #8]
  42349c:	sub	w0, w0, #0x1
  4234a0:	b	4234ac <printf@plt+0x2184c>
  4234a4:	ldr	w0, [sp, #116]
  4234a8:	sub	w0, w0, #0x1
  4234ac:	str	w0, [sp, #116]
  4234b0:	b	423468 <printf@plt+0x21808>
  4234b4:	ldr	w0, [sp, #120]
  4234b8:	lsl	x0, x0, #4
  4234bc:	ldr	x1, [sp, #96]
  4234c0:	add	x1, x1, x0
  4234c4:	ldr	x0, [sp, #72]
  4234c8:	ldr	x2, [x0]
  4234cc:	ldr	w0, [sp, #116]
  4234d0:	lsl	x0, x0, #4
  4234d4:	add	x0, x2, x0
  4234d8:	ldr	x1, [x1]
  4234dc:	str	x1, [x0]
  4234e0:	ldr	w0, [sp, #120]
  4234e4:	lsl	x0, x0, #4
  4234e8:	ldr	x1, [sp, #96]
  4234ec:	add	x1, x1, x0
  4234f0:	ldr	x0, [sp, #72]
  4234f4:	ldr	x2, [x0]
  4234f8:	ldr	w0, [sp, #116]
  4234fc:	lsl	x0, x0, #4
  423500:	add	x0, x2, x0
  423504:	ldr	x1, [x1, #8]
  423508:	str	x1, [x0, #8]
  42350c:	ldr	w0, [sp, #120]
  423510:	add	w0, w0, #0x1
  423514:	str	w0, [sp, #120]
  423518:	b	4233cc <printf@plt+0x2176c>
  42351c:	ldr	x0, [sp, #72]
  423520:	ldr	w0, [x0, #8]
  423524:	mov	w1, w0
  423528:	ldr	x0, [sp, #104]
  42352c:	udiv	x2, x0, x1
  423530:	mul	x1, x2, x1
  423534:	sub	x0, x0, x1
  423538:	str	w0, [sp, #124]
  42353c:	ldr	x0, [sp, #72]
  423540:	ldr	x1, [x0]
  423544:	ldr	w0, [sp, #124]
  423548:	lsl	x0, x0, #4
  42354c:	add	x0, x1, x0
  423550:	ldr	x0, [x0]
  423554:	cmp	x0, #0x0
  423558:	b.eq	423588 <printf@plt+0x21928>  // b.none
  42355c:	ldr	w0, [sp, #124]
  423560:	cmp	w0, #0x0
  423564:	b.ne	423578 <printf@plt+0x21918>  // b.any
  423568:	ldr	x0, [sp, #72]
  42356c:	ldr	w0, [x0, #8]
  423570:	sub	w0, w0, #0x1
  423574:	b	423580 <printf@plt+0x21920>
  423578:	ldr	w0, [sp, #124]
  42357c:	sub	w0, w0, #0x1
  423580:	str	w0, [sp, #124]
  423584:	b	42353c <printf@plt+0x218dc>
  423588:	ldr	x0, [sp, #96]
  42358c:	cmp	x0, #0x0
  423590:	b.eq	42359c <printf@plt+0x2193c>  // b.none
  423594:	ldr	x0, [sp, #96]
  423598:	bl	401ac0 <_ZdaPv@plt>
  42359c:	ldr	x0, [sp, #64]
  4235a0:	bl	401880 <strlen@plt>
  4235a4:	add	x0, x0, #0x1
  4235a8:	bl	401b40 <malloc@plt>
  4235ac:	str	x0, [sp, #80]
  4235b0:	ldr	x1, [sp, #64]
  4235b4:	ldr	x0, [sp, #80]
  4235b8:	bl	401960 <strcpy@plt>
  4235bc:	ldr	x0, [sp, #72]
  4235c0:	ldr	x1, [x0]
  4235c4:	ldr	w0, [sp, #124]
  4235c8:	lsl	x0, x0, #4
  4235cc:	add	x0, x1, x0
  4235d0:	ldr	x1, [sp, #80]
  4235d4:	str	x1, [x0]
  4235d8:	ldr	x0, [sp, #72]
  4235dc:	ldr	x1, [x0]
  4235e0:	ldr	w0, [sp, #124]
  4235e4:	lsl	x0, x0, #4
  4235e8:	add	x0, x1, x0
  4235ec:	ldr	x1, [sp, #56]
  4235f0:	str	x1, [x0, #8]
  4235f4:	ldr	x0, [sp, #72]
  4235f8:	ldr	w0, [x0, #12]
  4235fc:	add	w1, w0, #0x1
  423600:	ldr	x0, [sp, #72]
  423604:	str	w1, [x0, #12]
  423608:	ldr	x0, [sp, #80]
  42360c:	ldp	x19, x20, [sp, #16]
  423610:	ldr	x21, [sp, #32]
  423614:	ldp	x29, x30, [sp], #128
  423618:	ret
  42361c:	stp	x29, x30, [sp, #-48]!
  423620:	mov	x29, sp
  423624:	str	x0, [sp, #24]
  423628:	str	x1, [sp, #16]
  42362c:	ldr	x0, [sp, #16]
  423630:	cmp	x0, #0x0
  423634:	cset	w0, ne  // ne = any
  423638:	and	w0, w0, #0xff
  42363c:	mov	w3, w0
  423640:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  423644:	add	x2, x0, #0x2e0
  423648:	mov	w1, #0x28                  	// #40
  42364c:	mov	w0, w3
  423650:	bl	4109f0 <printf@plt+0xed90>
  423654:	ldr	x0, [sp, #16]
  423658:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  42365c:	mov	x1, x0
  423660:	ldr	x0, [sp, #24]
  423664:	ldr	w0, [x0, #8]
  423668:	mov	w0, w0
  42366c:	udiv	x2, x1, x0
  423670:	mul	x0, x2, x0
  423674:	sub	x0, x1, x0
  423678:	str	w0, [sp, #44]
  42367c:	ldr	x0, [sp, #24]
  423680:	ldr	x1, [x0]
  423684:	ldr	w0, [sp, #44]
  423688:	lsl	x0, x0, #4
  42368c:	add	x0, x1, x0
  423690:	ldr	x0, [x0]
  423694:	cmp	x0, #0x0
  423698:	b.eq	42370c <printf@plt+0x21aac>  // b.none
  42369c:	ldr	x0, [sp, #24]
  4236a0:	ldr	x1, [x0]
  4236a4:	ldr	w0, [sp, #44]
  4236a8:	lsl	x0, x0, #4
  4236ac:	add	x0, x1, x0
  4236b0:	ldr	x0, [x0]
  4236b4:	ldr	x1, [sp, #16]
  4236b8:	bl	401b10 <strcmp@plt>
  4236bc:	cmp	w0, #0x0
  4236c0:	b.ne	4236e0 <printf@plt+0x21a80>  // b.any
  4236c4:	ldr	x0, [sp, #24]
  4236c8:	ldr	x1, [x0]
  4236cc:	ldr	w0, [sp, #44]
  4236d0:	lsl	x0, x0, #4
  4236d4:	add	x0, x1, x0
  4236d8:	ldr	x0, [x0, #8]
  4236dc:	b	423710 <printf@plt+0x21ab0>
  4236e0:	ldr	w0, [sp, #44]
  4236e4:	cmp	w0, #0x0
  4236e8:	b.ne	4236fc <printf@plt+0x21a9c>  // b.any
  4236ec:	ldr	x0, [sp, #24]
  4236f0:	ldr	w0, [x0, #8]
  4236f4:	sub	w0, w0, #0x1
  4236f8:	b	423704 <printf@plt+0x21aa4>
  4236fc:	ldr	w0, [sp, #44]
  423700:	sub	w0, w0, #0x1
  423704:	str	w0, [sp, #44]
  423708:	b	42367c <printf@plt+0x21a1c>
  42370c:	mov	x0, #0x0                   	// #0
  423710:	ldp	x29, x30, [sp], #48
  423714:	ret
  423718:	stp	x29, x30, [sp, #-48]!
  42371c:	mov	x29, sp
  423720:	str	x0, [sp, #24]
  423724:	str	x1, [sp, #16]
  423728:	ldr	x0, [sp, #16]
  42372c:	ldr	x0, [x0]
  423730:	str	x0, [sp, #32]
  423734:	ldr	x0, [sp, #32]
  423738:	cmp	x0, #0x0
  42373c:	cset	w0, ne  // ne = any
  423740:	and	w0, w0, #0xff
  423744:	mov	w3, w0
  423748:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  42374c:	add	x2, x0, #0x2e0
  423750:	mov	w1, #0x28                  	// #40
  423754:	mov	w0, w3
  423758:	bl	4109f0 <printf@plt+0xed90>
  42375c:	ldr	x0, [sp, #32]
  423760:	bl	424bc0 <_ZdlPvm@@Base+0x440>
  423764:	mov	x1, x0
  423768:	ldr	x0, [sp, #24]
  42376c:	ldr	w0, [x0, #8]
  423770:	mov	w0, w0
  423774:	udiv	x2, x1, x0
  423778:	mul	x0, x2, x0
  42377c:	sub	x0, x1, x0
  423780:	str	w0, [sp, #44]
  423784:	ldr	x0, [sp, #24]
  423788:	ldr	x1, [x0]
  42378c:	ldr	w0, [sp, #44]
  423790:	lsl	x0, x0, #4
  423794:	add	x0, x1, x0
  423798:	ldr	x0, [x0]
  42379c:	cmp	x0, #0x0
  4237a0:	b.eq	423834 <printf@plt+0x21bd4>  // b.none
  4237a4:	ldr	x0, [sp, #24]
  4237a8:	ldr	x1, [x0]
  4237ac:	ldr	w0, [sp, #44]
  4237b0:	lsl	x0, x0, #4
  4237b4:	add	x0, x1, x0
  4237b8:	ldr	x0, [x0]
  4237bc:	ldr	x1, [sp, #32]
  4237c0:	bl	401b10 <strcmp@plt>
  4237c4:	cmp	w0, #0x0
  4237c8:	b.ne	423808 <printf@plt+0x21ba8>  // b.any
  4237cc:	ldr	x0, [sp, #24]
  4237d0:	ldr	x1, [x0]
  4237d4:	ldr	w0, [sp, #44]
  4237d8:	lsl	x0, x0, #4
  4237dc:	add	x0, x1, x0
  4237e0:	ldr	x1, [x0]
  4237e4:	ldr	x0, [sp, #16]
  4237e8:	str	x1, [x0]
  4237ec:	ldr	x0, [sp, #24]
  4237f0:	ldr	x1, [x0]
  4237f4:	ldr	w0, [sp, #44]
  4237f8:	lsl	x0, x0, #4
  4237fc:	add	x0, x1, x0
  423800:	ldr	x0, [x0, #8]
  423804:	b	423838 <printf@plt+0x21bd8>
  423808:	ldr	w0, [sp, #44]
  42380c:	cmp	w0, #0x0
  423810:	b.ne	423824 <printf@plt+0x21bc4>  // b.any
  423814:	ldr	x0, [sp, #24]
  423818:	ldr	w0, [x0, #8]
  42381c:	sub	w0, w0, #0x1
  423820:	b	42382c <printf@plt+0x21bcc>
  423824:	ldr	w0, [sp, #44]
  423828:	sub	w0, w0, #0x1
  42382c:	str	w0, [sp, #44]
  423830:	b	423784 <printf@plt+0x21b24>
  423834:	mov	x0, #0x0                   	// #0
  423838:	ldp	x29, x30, [sp], #48
  42383c:	ret
  423840:	sub	sp, sp, #0x10
  423844:	str	x0, [sp, #8]
  423848:	str	x1, [sp]
  42384c:	ldr	x0, [sp, #8]
  423850:	ldr	x1, [sp]
  423854:	str	x1, [x0]
  423858:	ldr	x0, [sp, #8]
  42385c:	str	wzr, [x0, #8]
  423860:	nop
  423864:	add	sp, sp, #0x10
  423868:	ret
  42386c:	sub	sp, sp, #0x30
  423870:	str	x0, [sp, #24]
  423874:	str	x1, [sp, #16]
  423878:	str	x2, [sp, #8]
  42387c:	ldr	x0, [sp, #24]
  423880:	ldr	x0, [x0]
  423884:	ldr	w0, [x0, #8]
  423888:	str	w0, [sp, #44]
  42388c:	ldr	x0, [sp, #24]
  423890:	ldr	x0, [x0]
  423894:	ldr	x0, [x0]
  423898:	str	x0, [sp, #32]
  42389c:	ldr	x0, [sp, #24]
  4238a0:	ldr	w0, [x0, #8]
  4238a4:	ldr	w1, [sp, #44]
  4238a8:	cmp	w1, w0
  4238ac:	b.ls	423950 <printf@plt+0x21cf0>  // b.plast
  4238b0:	ldr	x0, [sp, #24]
  4238b4:	ldr	w0, [x0, #8]
  4238b8:	mov	w0, w0
  4238bc:	lsl	x0, x0, #4
  4238c0:	ldr	x1, [sp, #32]
  4238c4:	add	x0, x1, x0
  4238c8:	ldr	x0, [x0]
  4238cc:	cmp	x0, #0x0
  4238d0:	b.eq	423938 <printf@plt+0x21cd8>  // b.none
  4238d4:	ldr	x0, [sp, #24]
  4238d8:	ldr	w0, [x0, #8]
  4238dc:	mov	w0, w0
  4238e0:	lsl	x0, x0, #4
  4238e4:	ldr	x1, [sp, #32]
  4238e8:	add	x0, x1, x0
  4238ec:	ldr	x1, [x0]
  4238f0:	ldr	x0, [sp, #16]
  4238f4:	str	x1, [x0]
  4238f8:	ldr	x0, [sp, #24]
  4238fc:	ldr	w0, [x0, #8]
  423900:	mov	w0, w0
  423904:	lsl	x0, x0, #4
  423908:	ldr	x1, [sp, #32]
  42390c:	add	x0, x1, x0
  423910:	ldr	x1, [x0, #8]
  423914:	ldr	x0, [sp, #8]
  423918:	str	x1, [x0]
  42391c:	ldr	x0, [sp, #24]
  423920:	ldr	w0, [x0, #8]
  423924:	add	w1, w0, #0x1
  423928:	ldr	x0, [sp, #24]
  42392c:	str	w1, [x0, #8]
  423930:	mov	w0, #0x1                   	// #1
  423934:	b	423954 <printf@plt+0x21cf4>
  423938:	ldr	x0, [sp, #24]
  42393c:	ldr	w0, [x0, #8]
  423940:	add	w1, w0, #0x1
  423944:	ldr	x0, [sp, #24]
  423948:	str	w1, [x0, #8]
  42394c:	b	42389c <printf@plt+0x21c3c>
  423950:	mov	w0, #0x0                   	// #0
  423954:	add	sp, sp, #0x30
  423958:	ret
  42395c:	sub	sp, sp, #0x10
  423960:	str	x0, [sp, #8]
  423964:	ldr	x0, [sp, #8]
  423968:	mov	w1, #0xffffffff            	// #-1
  42396c:	str	w1, [x0]
  423970:	ldr	x0, [sp, #8]
  423974:	str	xzr, [x0, #8]
  423978:	nop
  42397c:	add	sp, sp, #0x10
  423980:	ret
  423984:	stp	x29, x30, [sp, #-64]!
  423988:	mov	x29, sp
  42398c:	stp	x19, x20, [sp, #16]
  423990:	str	x21, [sp, #32]
  423994:	str	x0, [sp, #56]
  423998:	ldr	x0, [sp, #56]
  42399c:	mov	w1, #0x11                  	// #17
  4239a0:	str	w1, [x0, #8]
  4239a4:	mov	x19, #0x11                  	// #17
  4239a8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4239ac:	cmp	x19, x0
  4239b0:	b.hi	4239d0 <printf@plt+0x21d70>  // b.pmore
  4239b4:	lsl	x0, x19, #4
  4239b8:	bl	401830 <_Znam@plt>
  4239bc:	mov	x21, x0
  4239c0:	mov	x20, x21
  4239c4:	sub	x0, x19, #0x1
  4239c8:	mov	x19, x0
  4239cc:	b	4239d4 <printf@plt+0x21d74>
  4239d0:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4239d4:	cmp	x19, #0x0
  4239d8:	b.lt	4239f0 <printf@plt+0x21d90>  // b.tstop
  4239dc:	mov	x0, x20
  4239e0:	bl	42395c <printf@plt+0x21cfc>
  4239e4:	add	x20, x20, #0x10
  4239e8:	sub	x19, x19, #0x1
  4239ec:	b	4239d4 <printf@plt+0x21d74>
  4239f0:	ldr	x0, [sp, #56]
  4239f4:	str	x21, [x0]
  4239f8:	ldr	x0, [sp, #56]
  4239fc:	str	wzr, [x0, #12]
  423a00:	nop
  423a04:	ldp	x19, x20, [sp, #16]
  423a08:	ldr	x21, [sp, #32]
  423a0c:	ldp	x29, x30, [sp], #64
  423a10:	ret
  423a14:	stp	x29, x30, [sp, #-48]!
  423a18:	mov	x29, sp
  423a1c:	str	x0, [sp, #24]
  423a20:	str	wzr, [sp, #44]
  423a24:	ldr	x0, [sp, #24]
  423a28:	ldr	w0, [x0, #8]
  423a2c:	ldr	w1, [sp, #44]
  423a30:	cmp	w1, w0
  423a34:	b.cs	423a84 <printf@plt+0x21e24>  // b.hs, b.nlast
  423a38:	ldr	x0, [sp, #24]
  423a3c:	ldr	x1, [x0]
  423a40:	ldr	w0, [sp, #44]
  423a44:	lsl	x0, x0, #4
  423a48:	add	x0, x1, x0
  423a4c:	ldr	x0, [x0, #8]
  423a50:	cmp	x0, #0x0
  423a54:	b.eq	423a74 <printf@plt+0x21e14>  // b.none
  423a58:	ldr	x0, [sp, #24]
  423a5c:	ldr	x1, [x0]
  423a60:	ldr	w0, [sp, #44]
  423a64:	lsl	x0, x0, #4
  423a68:	add	x0, x1, x0
  423a6c:	ldr	x0, [x0, #8]
  423a70:	bl	401ac0 <_ZdaPv@plt>
  423a74:	ldr	w0, [sp, #44]
  423a78:	add	w0, w0, #0x1
  423a7c:	str	w0, [sp, #44]
  423a80:	b	423a24 <printf@plt+0x21dc4>
  423a84:	ldr	x0, [sp, #24]
  423a88:	ldr	x0, [x0]
  423a8c:	cmp	x0, #0x0
  423a90:	b.eq	423aa0 <printf@plt+0x21e40>  // b.none
  423a94:	ldr	x0, [sp, #24]
  423a98:	ldr	x0, [x0]
  423a9c:	bl	401ac0 <_ZdaPv@plt>
  423aa0:	nop
  423aa4:	ldp	x29, x30, [sp], #48
  423aa8:	ret
  423aac:	stp	x29, x30, [sp, #-112]!
  423ab0:	mov	x29, sp
  423ab4:	stp	x19, x20, [sp, #16]
  423ab8:	str	x21, [sp, #32]
  423abc:	str	x0, [sp, #72]
  423ac0:	str	w1, [sp, #68]
  423ac4:	str	x2, [sp, #56]
  423ac8:	ldr	w0, [sp, #68]
  423acc:	mvn	w0, w0
  423ad0:	lsr	w0, w0, #31
  423ad4:	and	w0, w0, #0xff
  423ad8:	mov	w3, w0
  423adc:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  423ae0:	add	x2, x0, #0x2e0
  423ae4:	mov	w1, #0x2c                  	// #44
  423ae8:	mov	w0, w3
  423aec:	bl	4109f0 <printf@plt+0xed90>
  423af0:	ldr	w0, [sp, #68]
  423af4:	str	w0, [sp, #96]
  423af8:	ldr	x0, [sp, #72]
  423afc:	ldr	w1, [x0, #8]
  423b00:	ldr	w0, [sp, #96]
  423b04:	udiv	w2, w0, w1
  423b08:	mul	w1, w2, w1
  423b0c:	sub	w0, w0, w1
  423b10:	str	w0, [sp, #108]
  423b14:	ldr	x0, [sp, #72]
  423b18:	ldr	x1, [x0]
  423b1c:	ldr	w0, [sp, #108]
  423b20:	lsl	x0, x0, #4
  423b24:	add	x0, x1, x0
  423b28:	ldr	w0, [x0]
  423b2c:	cmp	w0, #0x0
  423b30:	b.lt	423be0 <printf@plt+0x21f80>  // b.tstop
  423b34:	ldr	x0, [sp, #72]
  423b38:	ldr	x1, [x0]
  423b3c:	ldr	w0, [sp, #108]
  423b40:	lsl	x0, x0, #4
  423b44:	add	x0, x1, x0
  423b48:	ldr	w0, [x0]
  423b4c:	ldr	w1, [sp, #68]
  423b50:	cmp	w1, w0
  423b54:	b.ne	423bb4 <printf@plt+0x21f54>  // b.any
  423b58:	ldr	x0, [sp, #72]
  423b5c:	ldr	x1, [x0]
  423b60:	ldr	w0, [sp, #108]
  423b64:	lsl	x0, x0, #4
  423b68:	add	x0, x1, x0
  423b6c:	ldr	x0, [x0, #8]
  423b70:	cmp	x0, #0x0
  423b74:	b.eq	423b94 <printf@plt+0x21f34>  // b.none
  423b78:	ldr	x0, [sp, #72]
  423b7c:	ldr	x1, [x0]
  423b80:	ldr	w0, [sp, #108]
  423b84:	lsl	x0, x0, #4
  423b88:	add	x0, x1, x0
  423b8c:	ldr	x0, [x0, #8]
  423b90:	bl	401ac0 <_ZdaPv@plt>
  423b94:	ldr	x0, [sp, #72]
  423b98:	ldr	x1, [x0]
  423b9c:	ldr	w0, [sp, #108]
  423ba0:	lsl	x0, x0, #4
  423ba4:	add	x0, x1, x0
  423ba8:	ldr	x1, [sp, #56]
  423bac:	str	x1, [x0, #8]
  423bb0:	b	423ea0 <printf@plt+0x22240>
  423bb4:	ldr	w0, [sp, #108]
  423bb8:	cmp	w0, #0x0
  423bbc:	b.ne	423bd0 <printf@plt+0x21f70>  // b.any
  423bc0:	ldr	x0, [sp, #72]
  423bc4:	ldr	w0, [x0, #8]
  423bc8:	sub	w0, w0, #0x1
  423bcc:	b	423bd8 <printf@plt+0x21f78>
  423bd0:	ldr	w0, [sp, #108]
  423bd4:	sub	w0, w0, #0x1
  423bd8:	str	w0, [sp, #108]
  423bdc:	b	423b14 <printf@plt+0x21eb4>
  423be0:	ldr	x0, [sp, #56]
  423be4:	cmp	x0, #0x0
  423be8:	b.eq	423e9c <printf@plt+0x2223c>  // b.none
  423bec:	ldr	x0, [sp, #72]
  423bf0:	ldr	w1, [x0, #12]
  423bf4:	mov	w0, w1
  423bf8:	lsl	w0, w0, #1
  423bfc:	add	w1, w0, w1
  423c00:	ldr	x0, [sp, #72]
  423c04:	ldr	w0, [x0, #8]
  423c08:	lsl	w0, w0, #1
  423c0c:	cmp	w1, w0
  423c10:	b.cc	423e4c <printf@plt+0x221ec>  // b.lo, b.ul, b.last
  423c14:	ldr	x0, [sp, #72]
  423c18:	ldr	x0, [x0]
  423c1c:	str	x0, [sp, #88]
  423c20:	ldr	x0, [sp, #72]
  423c24:	ldr	w0, [x0, #8]
  423c28:	str	w0, [sp, #84]
  423c2c:	ldr	x0, [sp, #72]
  423c30:	ldr	w0, [x0, #8]
  423c34:	bl	424c8c <_ZdlPvm@@Base+0x50c>
  423c38:	mov	w1, w0
  423c3c:	ldr	x0, [sp, #72]
  423c40:	str	w1, [x0, #8]
  423c44:	ldr	x0, [sp, #72]
  423c48:	ldr	w0, [x0, #8]
  423c4c:	mov	w19, w0
  423c50:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  423c54:	cmp	x19, x0
  423c58:	b.hi	423c78 <printf@plt+0x22018>  // b.pmore
  423c5c:	lsl	x0, x19, #4
  423c60:	bl	401830 <_Znam@plt>
  423c64:	mov	x21, x0
  423c68:	mov	x20, x21
  423c6c:	sub	x0, x19, #0x1
  423c70:	mov	x19, x0
  423c74:	b	423c7c <printf@plt+0x2201c>
  423c78:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  423c7c:	cmp	x19, #0x0
  423c80:	b.lt	423c98 <printf@plt+0x22038>  // b.tstop
  423c84:	mov	x0, x20
  423c88:	bl	42395c <printf@plt+0x21cfc>
  423c8c:	add	x20, x20, #0x10
  423c90:	sub	x19, x19, #0x1
  423c94:	b	423c7c <printf@plt+0x2201c>
  423c98:	ldr	x0, [sp, #72]
  423c9c:	str	x21, [x0]
  423ca0:	str	wzr, [sp, #104]
  423ca4:	ldr	w1, [sp, #104]
  423ca8:	ldr	w0, [sp, #84]
  423cac:	cmp	w1, w0
  423cb0:	b.cs	423dd0 <printf@plt+0x22170>  // b.hs, b.nlast
  423cb4:	ldr	w0, [sp, #104]
  423cb8:	lsl	x0, x0, #4
  423cbc:	ldr	x1, [sp, #88]
  423cc0:	add	x0, x1, x0
  423cc4:	ldr	w0, [x0]
  423cc8:	cmp	w0, #0x0
  423ccc:	b.lt	423dc0 <printf@plt+0x22160>  // b.tstop
  423cd0:	ldr	w0, [sp, #104]
  423cd4:	lsl	x0, x0, #4
  423cd8:	ldr	x1, [sp, #88]
  423cdc:	add	x0, x1, x0
  423ce0:	ldr	x0, [x0, #8]
  423ce4:	cmp	x0, #0x0
  423ce8:	b.eq	423dc0 <printf@plt+0x22160>  // b.none
  423cec:	ldr	w0, [sp, #104]
  423cf0:	lsl	x0, x0, #4
  423cf4:	ldr	x1, [sp, #88]
  423cf8:	add	x0, x1, x0
  423cfc:	ldr	w0, [x0]
  423d00:	mov	w1, w0
  423d04:	ldr	x0, [sp, #72]
  423d08:	ldr	w0, [x0, #8]
  423d0c:	udiv	w2, w1, w0
  423d10:	mul	w0, w2, w0
  423d14:	sub	w0, w1, w0
  423d18:	str	w0, [sp, #100]
  423d1c:	ldr	x0, [sp, #72]
  423d20:	ldr	x1, [x0]
  423d24:	ldr	w0, [sp, #100]
  423d28:	lsl	x0, x0, #4
  423d2c:	add	x0, x1, x0
  423d30:	ldr	w0, [x0]
  423d34:	cmp	w0, #0x0
  423d38:	b.lt	423d68 <printf@plt+0x22108>  // b.tstop
  423d3c:	ldr	w0, [sp, #100]
  423d40:	cmp	w0, #0x0
  423d44:	b.ne	423d58 <printf@plt+0x220f8>  // b.any
  423d48:	ldr	x0, [sp, #72]
  423d4c:	ldr	w0, [x0, #8]
  423d50:	sub	w0, w0, #0x1
  423d54:	b	423d60 <printf@plt+0x22100>
  423d58:	ldr	w0, [sp, #100]
  423d5c:	sub	w0, w0, #0x1
  423d60:	str	w0, [sp, #100]
  423d64:	b	423d1c <printf@plt+0x220bc>
  423d68:	ldr	w0, [sp, #104]
  423d6c:	lsl	x0, x0, #4
  423d70:	ldr	x1, [sp, #88]
  423d74:	add	x1, x1, x0
  423d78:	ldr	x0, [sp, #72]
  423d7c:	ldr	x2, [x0]
  423d80:	ldr	w0, [sp, #100]
  423d84:	lsl	x0, x0, #4
  423d88:	add	x0, x2, x0
  423d8c:	ldr	w1, [x1]
  423d90:	str	w1, [x0]
  423d94:	ldr	w0, [sp, #104]
  423d98:	lsl	x0, x0, #4
  423d9c:	ldr	x1, [sp, #88]
  423da0:	add	x1, x1, x0
  423da4:	ldr	x0, [sp, #72]
  423da8:	ldr	x2, [x0]
  423dac:	ldr	w0, [sp, #100]
  423db0:	lsl	x0, x0, #4
  423db4:	add	x0, x2, x0
  423db8:	ldr	x1, [x1, #8]
  423dbc:	str	x1, [x0, #8]
  423dc0:	ldr	w0, [sp, #104]
  423dc4:	add	w0, w0, #0x1
  423dc8:	str	w0, [sp, #104]
  423dcc:	b	423ca4 <printf@plt+0x22044>
  423dd0:	ldr	x0, [sp, #72]
  423dd4:	ldr	w1, [x0, #8]
  423dd8:	ldr	w0, [sp, #96]
  423ddc:	udiv	w2, w0, w1
  423de0:	mul	w1, w2, w1
  423de4:	sub	w0, w0, w1
  423de8:	str	w0, [sp, #108]
  423dec:	ldr	x0, [sp, #72]
  423df0:	ldr	x1, [x0]
  423df4:	ldr	w0, [sp, #108]
  423df8:	lsl	x0, x0, #4
  423dfc:	add	x0, x1, x0
  423e00:	ldr	w0, [x0]
  423e04:	cmp	w0, #0x0
  423e08:	b.lt	423e38 <printf@plt+0x221d8>  // b.tstop
  423e0c:	ldr	w0, [sp, #108]
  423e10:	cmp	w0, #0x0
  423e14:	b.ne	423e28 <printf@plt+0x221c8>  // b.any
  423e18:	ldr	x0, [sp, #72]
  423e1c:	ldr	w0, [x0, #8]
  423e20:	sub	w0, w0, #0x1
  423e24:	b	423e30 <printf@plt+0x221d0>
  423e28:	ldr	w0, [sp, #108]
  423e2c:	sub	w0, w0, #0x1
  423e30:	str	w0, [sp, #108]
  423e34:	b	423dec <printf@plt+0x2218c>
  423e38:	ldr	x0, [sp, #88]
  423e3c:	cmp	x0, #0x0
  423e40:	b.eq	423e4c <printf@plt+0x221ec>  // b.none
  423e44:	ldr	x0, [sp, #88]
  423e48:	bl	401ac0 <_ZdaPv@plt>
  423e4c:	ldr	x0, [sp, #72]
  423e50:	ldr	x1, [x0]
  423e54:	ldr	w0, [sp, #108]
  423e58:	lsl	x0, x0, #4
  423e5c:	add	x0, x1, x0
  423e60:	ldr	w1, [sp, #68]
  423e64:	str	w1, [x0]
  423e68:	ldr	x0, [sp, #72]
  423e6c:	ldr	x1, [x0]
  423e70:	ldr	w0, [sp, #108]
  423e74:	lsl	x0, x0, #4
  423e78:	add	x0, x1, x0
  423e7c:	ldr	x1, [sp, #56]
  423e80:	str	x1, [x0, #8]
  423e84:	ldr	x0, [sp, #72]
  423e88:	ldr	w0, [x0, #12]
  423e8c:	add	w1, w0, #0x1
  423e90:	ldr	x0, [sp, #72]
  423e94:	str	w1, [x0, #12]
  423e98:	b	423ea0 <printf@plt+0x22240>
  423e9c:	nop
  423ea0:	ldp	x19, x20, [sp, #16]
  423ea4:	ldr	x21, [sp, #32]
  423ea8:	ldp	x29, x30, [sp], #112
  423eac:	ret
  423eb0:	stp	x29, x30, [sp, #-48]!
  423eb4:	mov	x29, sp
  423eb8:	str	x0, [sp, #24]
  423ebc:	str	w1, [sp, #20]
  423ec0:	ldr	w0, [sp, #20]
  423ec4:	mvn	w0, w0
  423ec8:	lsr	w0, w0, #31
  423ecc:	and	w0, w0, #0xff
  423ed0:	mov	w3, w0
  423ed4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  423ed8:	add	x2, x0, #0x2e0
  423edc:	mov	w1, #0x2c                  	// #44
  423ee0:	mov	w0, w3
  423ee4:	bl	4109f0 <printf@plt+0xed90>
  423ee8:	ldr	w0, [sp, #20]
  423eec:	ldr	x1, [sp, #24]
  423ef0:	ldr	w1, [x1, #8]
  423ef4:	udiv	w2, w0, w1
  423ef8:	mul	w1, w2, w1
  423efc:	sub	w0, w0, w1
  423f00:	str	w0, [sp, #44]
  423f04:	ldr	x0, [sp, #24]
  423f08:	ldr	x1, [x0]
  423f0c:	ldr	w0, [sp, #44]
  423f10:	lsl	x0, x0, #4
  423f14:	add	x0, x1, x0
  423f18:	ldr	w0, [x0]
  423f1c:	cmp	w0, #0x0
  423f20:	b.lt	423f90 <printf@plt+0x22330>  // b.tstop
  423f24:	ldr	x0, [sp, #24]
  423f28:	ldr	x1, [x0]
  423f2c:	ldr	w0, [sp, #44]
  423f30:	lsl	x0, x0, #4
  423f34:	add	x0, x1, x0
  423f38:	ldr	w0, [x0]
  423f3c:	ldr	w1, [sp, #20]
  423f40:	cmp	w1, w0
  423f44:	b.ne	423f64 <printf@plt+0x22304>  // b.any
  423f48:	ldr	x0, [sp, #24]
  423f4c:	ldr	x1, [x0]
  423f50:	ldr	w0, [sp, #44]
  423f54:	lsl	x0, x0, #4
  423f58:	add	x0, x1, x0
  423f5c:	ldr	x0, [x0, #8]
  423f60:	b	423f94 <printf@plt+0x22334>
  423f64:	ldr	w0, [sp, #44]
  423f68:	cmp	w0, #0x0
  423f6c:	b.ne	423f80 <printf@plt+0x22320>  // b.any
  423f70:	ldr	x0, [sp, #24]
  423f74:	ldr	w0, [x0, #8]
  423f78:	sub	w0, w0, #0x1
  423f7c:	b	423f88 <printf@plt+0x22328>
  423f80:	ldr	w0, [sp, #44]
  423f84:	sub	w0, w0, #0x1
  423f88:	str	w0, [sp, #44]
  423f8c:	b	423f04 <printf@plt+0x222a4>
  423f90:	mov	x0, #0x0                   	// #0
  423f94:	ldp	x29, x30, [sp], #48
  423f98:	ret
  423f9c:	sub	sp, sp, #0x10
  423fa0:	str	x0, [sp, #8]
  423fa4:	str	x1, [sp]
  423fa8:	ldr	x0, [sp, #8]
  423fac:	ldr	x1, [sp]
  423fb0:	str	x1, [x0]
  423fb4:	ldr	x0, [sp, #8]
  423fb8:	str	wzr, [x0, #8]
  423fbc:	nop
  423fc0:	add	sp, sp, #0x10
  423fc4:	ret
  423fc8:	sub	sp, sp, #0x30
  423fcc:	str	x0, [sp, #24]
  423fd0:	str	x1, [sp, #16]
  423fd4:	str	x2, [sp, #8]
  423fd8:	ldr	x0, [sp, #24]
  423fdc:	ldr	x0, [x0]
  423fe0:	ldr	w0, [x0, #8]
  423fe4:	str	w0, [sp, #44]
  423fe8:	ldr	x0, [sp, #24]
  423fec:	ldr	x0, [x0]
  423ff0:	ldr	x0, [x0]
  423ff4:	str	x0, [sp, #32]
  423ff8:	ldr	x0, [sp, #24]
  423ffc:	ldr	w0, [x0, #8]
  424000:	ldr	w1, [sp, #44]
  424004:	cmp	w1, w0
  424008:	b.ls	4240ac <printf@plt+0x2244c>  // b.plast
  42400c:	ldr	x0, [sp, #24]
  424010:	ldr	w0, [x0, #8]
  424014:	mov	w0, w0
  424018:	lsl	x0, x0, #4
  42401c:	ldr	x1, [sp, #32]
  424020:	add	x0, x1, x0
  424024:	ldr	w0, [x0]
  424028:	cmp	w0, #0x0
  42402c:	b.lt	424094 <printf@plt+0x22434>  // b.tstop
  424030:	ldr	x0, [sp, #24]
  424034:	ldr	w0, [x0, #8]
  424038:	mov	w0, w0
  42403c:	lsl	x0, x0, #4
  424040:	ldr	x1, [sp, #32]
  424044:	add	x0, x1, x0
  424048:	ldr	w1, [x0]
  42404c:	ldr	x0, [sp, #16]
  424050:	str	w1, [x0]
  424054:	ldr	x0, [sp, #24]
  424058:	ldr	w0, [x0, #8]
  42405c:	mov	w0, w0
  424060:	lsl	x0, x0, #4
  424064:	ldr	x1, [sp, #32]
  424068:	add	x0, x1, x0
  42406c:	ldr	x1, [x0, #8]
  424070:	ldr	x0, [sp, #8]
  424074:	str	x1, [x0]
  424078:	ldr	x0, [sp, #24]
  42407c:	ldr	w0, [x0, #8]
  424080:	add	w1, w0, #0x1
  424084:	ldr	x0, [sp, #24]
  424088:	str	w1, [x0, #8]
  42408c:	mov	w0, #0x1                   	// #1
  424090:	b	4240b0 <printf@plt+0x22450>
  424094:	ldr	x0, [sp, #24]
  424098:	ldr	w0, [x0, #8]
  42409c:	add	w1, w0, #0x1
  4240a0:	ldr	x0, [sp, #24]
  4240a4:	str	w1, [x0, #8]
  4240a8:	b	423ff8 <printf@plt+0x22398>
  4240ac:	mov	w0, #0x0                   	// #0
  4240b0:	add	sp, sp, #0x30
  4240b4:	ret
  4240b8:	stp	x29, x30, [sp, #-64]!
  4240bc:	mov	x29, sp
  4240c0:	str	x19, [sp, #16]
  4240c4:	str	x0, [sp, #40]
  4240c8:	ldr	x0, [sp, #40]
  4240cc:	str	wzr, [x0]
  4240d0:	ldr	x0, [sp, #40]
  4240d4:	add	x0, x0, #0x8
  4240d8:	bl	4230e8 <printf@plt+0x21488>
  4240dc:	ldr	x0, [sp, #40]
  4240e0:	add	x0, x0, #0x818
  4240e4:	bl	423984 <printf@plt+0x21d24>
  4240e8:	str	wzr, [sp, #60]
  4240ec:	ldr	w0, [sp, #60]
  4240f0:	cmp	w0, #0xff
  4240f4:	b.gt	424120 <printf@plt+0x224c0>
  4240f8:	ldr	x1, [sp, #40]
  4240fc:	ldrsw	x0, [sp, #60]
  424100:	add	x0, x0, #0x2
  424104:	lsl	x0, x0, #3
  424108:	add	x0, x1, x0
  42410c:	str	xzr, [x0, #8]
  424110:	ldr	w0, [sp, #60]
  424114:	add	w0, w0, #0x1
  424118:	str	w0, [sp, #60]
  42411c:	b	4240ec <printf@plt+0x2248c>
  424120:	str	wzr, [sp, #60]
  424124:	ldr	w0, [sp, #60]
  424128:	cmp	w0, #0xff
  42412c:	b.gt	424170 <printf@plt+0x22510>
  424130:	ldr	x1, [sp, #40]
  424134:	ldrsw	x0, [sp, #60]
  424138:	add	x0, x0, #0x104
  42413c:	lsl	x0, x0, #3
  424140:	add	x0, x1, x0
  424144:	str	xzr, [x0, #8]
  424148:	ldr	w0, [sp, #60]
  42414c:	add	w0, w0, #0x1
  424150:	str	w0, [sp, #60]
  424154:	b	424124 <printf@plt+0x224c4>
  424158:	mov	x19, x0
  42415c:	ldr	x0, [sp, #40]
  424160:	add	x0, x0, #0x8
  424164:	bl	423178 <printf@plt+0x21518>
  424168:	mov	x0, x19
  42416c:	bl	401be0 <_Unwind_Resume@plt>
  424170:	nop
  424174:	ldr	x19, [sp, #16]
  424178:	ldp	x29, x30, [sp], #64
  42417c:	ret
  424180:	stp	x29, x30, [sp, #-32]!
  424184:	mov	x29, sp
  424188:	str	x0, [sp, #24]
  42418c:	ldr	x0, [sp, #24]
  424190:	add	x0, x0, #0x818
  424194:	bl	423a14 <printf@plt+0x21db4>
  424198:	ldr	x0, [sp, #24]
  42419c:	add	x0, x0, #0x8
  4241a0:	bl	423178 <printf@plt+0x21518>
  4241a4:	nop
  4241a8:	ldp	x29, x30, [sp], #32
  4241ac:	ret
  4241b0:	stp	x29, x30, [sp, #-64]!
  4241b4:	mov	x29, sp
  4241b8:	str	x19, [sp, #16]
  4241bc:	str	x0, [sp, #40]
  4241c0:	strb	w1, [sp, #39]
  4241c4:	ldrb	w0, [sp, #39]
  4241c8:	ldr	x1, [sp, #40]
  4241cc:	sxtw	x0, w0
  4241d0:	add	x0, x0, #0x2
  4241d4:	lsl	x0, x0, #3
  4241d8:	add	x0, x1, x0
  4241dc:	ldr	x0, [x0, #8]
  4241e0:	cmp	x0, #0x0
  4241e4:	b.ne	424284 <printf@plt+0x22624>  // b.any
  4241e8:	add	x3, sp, #0x30
  4241ec:	mov	x2, #0x4                   	// #4
  4241f0:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4241f4:	add	x1, x0, #0x308
  4241f8:	mov	x0, x3
  4241fc:	bl	401850 <memcpy@plt>
  424200:	add	x19, sp, #0x30
  424204:	add	x19, x19, #0x4
  424208:	ldrb	w0, [sp, #39]
  42420c:	bl	422ed8 <printf@plt+0x21278>
  424210:	mov	x1, x0
  424214:	mov	x0, x19
  424218:	bl	401960 <strcpy@plt>
  42421c:	mov	x0, #0x10                  	// #16
  424220:	bl	4246c4 <_Znwm@@Base>
  424224:	str	x0, [sp, #56]
  424228:	ldr	x0, [sp, #40]
  42422c:	ldr	w0, [x0]
  424230:	add	w2, w0, #0x1
  424234:	ldr	x1, [sp, #40]
  424238:	str	w2, [x1]
  42423c:	ldr	x1, [sp, #56]
  424240:	str	w0, [x1]
  424244:	ldr	x0, [sp, #56]
  424248:	mov	w1, #0xffffffff            	// #-1
  42424c:	str	w1, [x0, #4]
  424250:	add	x0, sp, #0x30
  424254:	bl	426980 <_ZdlPvm@@Base+0x2200>
  424258:	mov	x1, x0
  42425c:	ldr	x0, [sp, #56]
  424260:	str	x1, [x0, #8]
  424264:	ldrb	w0, [sp, #39]
  424268:	ldr	x1, [sp, #40]
  42426c:	sxtw	x0, w0
  424270:	add	x0, x0, #0x2
  424274:	lsl	x0, x0, #3
  424278:	add	x0, x1, x0
  42427c:	ldr	x1, [sp, #56]
  424280:	str	x1, [x0, #8]
  424284:	ldrb	w0, [sp, #39]
  424288:	ldr	x1, [sp, #40]
  42428c:	sxtw	x0, w0
  424290:	add	x0, x0, #0x2
  424294:	lsl	x0, x0, #3
  424298:	add	x0, x1, x0
  42429c:	ldr	x0, [x0, #8]
  4242a0:	ldr	x19, [sp, #16]
  4242a4:	ldp	x29, x30, [sp], #64
  4242a8:	ret
  4242ac:	stp	x29, x30, [sp, #-32]!
  4242b0:	mov	x29, sp
  4242b4:	str	w0, [sp, #28]
  4242b8:	ldr	w1, [sp, #28]
  4242bc:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4242c0:	add	x0, x0, #0xc50
  4242c4:	bl	42455c <printf@plt+0x228fc>
  4242c8:	ldp	x29, x30, [sp], #32
  4242cc:	ret
  4242d0:	stp	x29, x30, [sp, #-32]!
  4242d4:	mov	x29, sp
  4242d8:	str	x0, [sp, #24]
  4242dc:	ldr	x0, [sp, #24]
  4242e0:	cmp	x0, #0x0
  4242e4:	b.eq	424310 <printf@plt+0x226b0>  // b.none
  4242e8:	ldr	x0, [sp, #24]
  4242ec:	ldrb	w0, [x0]
  4242f0:	cmp	w0, #0x0
  4242f4:	b.eq	424310 <printf@plt+0x226b0>  // b.none
  4242f8:	ldr	x0, [sp, #24]
  4242fc:	ldrb	w0, [x0]
  424300:	cmp	w0, #0x20
  424304:	b.eq	424310 <printf@plt+0x226b0>  // b.none
  424308:	mov	w0, #0x1                   	// #1
  42430c:	b	424314 <printf@plt+0x226b4>
  424310:	mov	w0, #0x0                   	// #0
  424314:	mov	w3, w0
  424318:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  42431c:	add	x2, x0, #0x2e0
  424320:	mov	w1, #0x96                  	// #150
  424324:	mov	w0, w3
  424328:	bl	4109f0 <printf@plt+0xed90>
  42432c:	ldr	x0, [sp, #24]
  424330:	add	x0, x0, #0x1
  424334:	ldrb	w0, [x0]
  424338:	cmp	w0, #0x0
  42433c:	b.ne	42435c <printf@plt+0x226fc>  // b.any
  424340:	ldr	x0, [sp, #24]
  424344:	ldrb	w0, [x0]
  424348:	mov	w1, w0
  42434c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  424350:	add	x0, x0, #0xc50
  424354:	bl	4241b0 <printf@plt+0x22550>
  424358:	b	424370 <printf@plt+0x22710>
  42435c:	ldr	x1, [sp, #24]
  424360:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  424364:	add	x0, x0, #0xc50
  424368:	bl	424414 <printf@plt+0x227b4>
  42436c:	nop
  424370:	ldp	x29, x30, [sp], #32
  424374:	ret
  424378:	sub	sp, sp, #0x20
  42437c:	str	x0, [sp, #8]
  424380:	ldr	x0, [sp, #8]
  424384:	str	x0, [sp, #24]
  424388:	ldr	x0, [sp, #24]
  42438c:	ldr	x0, [x0, #8]
  424390:	add	sp, sp, #0x20
  424394:	ret
  424398:	stp	x29, x30, [sp, #-32]!
  42439c:	mov	x29, sp
  4243a0:	str	w0, [sp, #28]
  4243a4:	str	w1, [sp, #24]
  4243a8:	ldr	w0, [sp, #28]
  4243ac:	cmp	w0, #0x1
  4243b0:	b.ne	4243ec <printf@plt+0x2278c>  // b.any
  4243b4:	ldr	w1, [sp, #24]
  4243b8:	mov	w0, #0xffff                	// #65535
  4243bc:	cmp	w1, w0
  4243c0:	b.ne	4243ec <printf@plt+0x2278c>  // b.any
  4243c4:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4243c8:	add	x0, x0, #0xc50
  4243cc:	bl	4240b8 <printf@plt+0x22458>
  4243d0:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4243d4:	add	x2, x0, #0x228
  4243d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4243dc:	add	x1, x0, #0xc50
  4243e0:	adrp	x0, 424000 <printf@plt+0x223a0>
  4243e4:	add	x0, x0, #0x180
  4243e8:	bl	401a70 <__cxa_atexit@plt>
  4243ec:	nop
  4243f0:	ldp	x29, x30, [sp], #32
  4243f4:	ret
  4243f8:	stp	x29, x30, [sp, #-16]!
  4243fc:	mov	x29, sp
  424400:	mov	w1, #0xffff                	// #65535
  424404:	mov	w0, #0x1                   	// #1
  424408:	bl	424398 <printf@plt+0x22738>
  42440c:	ldp	x29, x30, [sp], #16
  424410:	ret
  424414:	stp	x29, x30, [sp, #-64]!
  424418:	mov	x29, sp
  42441c:	str	x0, [sp, #24]
  424420:	str	x1, [sp, #16]
  424424:	ldr	x0, [sp, #16]
  424428:	ldrb	w0, [x0]
  42442c:	cmp	w0, #0x63
  424430:	b.ne	4244dc <printf@plt+0x2287c>  // b.any
  424434:	ldr	x0, [sp, #16]
  424438:	add	x0, x0, #0x1
  42443c:	ldrb	w0, [x0]
  424440:	cmp	w0, #0x68
  424444:	b.ne	4244dc <printf@plt+0x2287c>  // b.any
  424448:	ldr	x0, [sp, #16]
  42444c:	add	x0, x0, #0x2
  424450:	ldrb	w0, [x0]
  424454:	cmp	w0, #0x61
  424458:	b.ne	4244dc <printf@plt+0x2287c>  // b.any
  42445c:	ldr	x0, [sp, #16]
  424460:	add	x0, x0, #0x3
  424464:	ldrb	w0, [x0]
  424468:	cmp	w0, #0x72
  42446c:	b.ne	4244dc <printf@plt+0x2287c>  // b.any
  424470:	ldr	x0, [sp, #16]
  424474:	add	x0, x0, #0x4
  424478:	add	x1, sp, #0x28
  42447c:	mov	w2, #0xa                   	// #10
  424480:	bl	401900 <strtol@plt>
  424484:	str	x0, [sp, #48]
  424488:	ldr	x0, [sp, #16]
  42448c:	add	x1, x0, #0x4
  424490:	ldr	x0, [sp, #40]
  424494:	cmp	x1, x0
  424498:	b.eq	4244dc <printf@plt+0x2287c>  // b.none
  42449c:	ldr	x0, [sp, #40]
  4244a0:	ldrb	w0, [x0]
  4244a4:	cmp	w0, #0x0
  4244a8:	b.ne	4244dc <printf@plt+0x2287c>  // b.any
  4244ac:	ldr	x0, [sp, #48]
  4244b0:	cmp	x0, #0x0
  4244b4:	b.lt	4244dc <printf@plt+0x2287c>  // b.tstop
  4244b8:	ldr	x0, [sp, #48]
  4244bc:	cmp	x0, #0xff
  4244c0:	b.gt	4244dc <printf@plt+0x2287c>
  4244c4:	ldr	x0, [sp, #48]
  4244c8:	and	w0, w0, #0xff
  4244cc:	mov	w1, w0
  4244d0:	ldr	x0, [sp, #24]
  4244d4:	bl	4241b0 <printf@plt+0x22550>
  4244d8:	b	424554 <printf@plt+0x228f4>
  4244dc:	ldr	x0, [sp, #24]
  4244e0:	add	x0, x0, #0x8
  4244e4:	add	x1, sp, #0x10
  4244e8:	bl	423718 <printf@plt+0x21ab8>
  4244ec:	str	x0, [sp, #56]
  4244f0:	ldr	x0, [sp, #56]
  4244f4:	cmp	x0, #0x0
  4244f8:	b.ne	424550 <printf@plt+0x228f0>  // b.any
  4244fc:	mov	x0, #0x10                  	// #16
  424500:	bl	401830 <_Znam@plt>
  424504:	str	x0, [sp, #56]
  424508:	ldr	x0, [sp, #24]
  42450c:	ldr	w0, [x0]
  424510:	add	w2, w0, #0x1
  424514:	ldr	x1, [sp, #24]
  424518:	str	w2, [x1]
  42451c:	ldr	x1, [sp, #56]
  424520:	str	w0, [x1]
  424524:	ldr	x0, [sp, #56]
  424528:	mov	w1, #0xffffffff            	// #-1
  42452c:	str	w1, [x0, #4]
  424530:	ldr	x0, [sp, #24]
  424534:	add	x0, x0, #0x8
  424538:	ldr	x1, [sp, #16]
  42453c:	ldr	x2, [sp, #56]
  424540:	bl	4231f0 <printf@plt+0x21590>
  424544:	mov	x1, x0
  424548:	ldr	x0, [sp, #56]
  42454c:	str	x1, [x0, #8]
  424550:	ldr	x0, [sp, #56]
  424554:	ldp	x29, x30, [sp], #64
  424558:	ret
  42455c:	stp	x29, x30, [sp, #-48]!
  424560:	mov	x29, sp
  424564:	str	x0, [sp, #24]
  424568:	str	w1, [sp, #20]
  42456c:	ldr	w0, [sp, #20]
  424570:	cmp	w0, #0x0
  424574:	b.lt	424618 <printf@plt+0x229b8>  // b.tstop
  424578:	ldr	w0, [sp, #20]
  42457c:	cmp	w0, #0xff
  424580:	b.gt	424618 <printf@plt+0x229b8>
  424584:	ldr	x1, [sp, #24]
  424588:	ldrsw	x0, [sp, #20]
  42458c:	add	x0, x0, #0x104
  424590:	lsl	x0, x0, #3
  424594:	add	x0, x1, x0
  424598:	ldr	x0, [x0, #8]
  42459c:	cmp	x0, #0x0
  4245a0:	b.ne	4245fc <printf@plt+0x2299c>  // b.any
  4245a4:	mov	x0, #0x10                  	// #16
  4245a8:	bl	4246c4 <_Znwm@@Base>
  4245ac:	str	x0, [sp, #32]
  4245b0:	ldr	x0, [sp, #24]
  4245b4:	ldr	w0, [x0]
  4245b8:	add	w2, w0, #0x1
  4245bc:	ldr	x1, [sp, #24]
  4245c0:	str	w2, [x1]
  4245c4:	ldr	x1, [sp, #32]
  4245c8:	str	w0, [x1]
  4245cc:	ldr	x0, [sp, #32]
  4245d0:	ldr	w1, [sp, #20]
  4245d4:	str	w1, [x0, #4]
  4245d8:	ldr	x0, [sp, #32]
  4245dc:	str	xzr, [x0, #8]
  4245e0:	ldr	x1, [sp, #24]
  4245e4:	ldrsw	x0, [sp, #20]
  4245e8:	add	x0, x0, #0x104
  4245ec:	lsl	x0, x0, #3
  4245f0:	add	x0, x1, x0
  4245f4:	ldr	x1, [sp, #32]
  4245f8:	str	x1, [x0, #8]
  4245fc:	ldr	x1, [sp, #24]
  424600:	ldrsw	x0, [sp, #20]
  424604:	add	x0, x0, #0x104
  424608:	lsl	x0, x0, #3
  42460c:	add	x0, x1, x0
  424610:	ldr	x0, [x0, #8]
  424614:	b	42468c <printf@plt+0x22a2c>
  424618:	ldr	x0, [sp, #24]
  42461c:	add	x0, x0, #0x818
  424620:	ldr	w1, [sp, #20]
  424624:	bl	423eb0 <printf@plt+0x22250>
  424628:	str	x0, [sp, #40]
  42462c:	ldr	x0, [sp, #40]
  424630:	cmp	x0, #0x0
  424634:	b.ne	424688 <printf@plt+0x22a28>  // b.any
  424638:	mov	x0, #0x10                  	// #16
  42463c:	bl	401830 <_Znam@plt>
  424640:	str	x0, [sp, #40]
  424644:	ldr	x0, [sp, #24]
  424648:	ldr	w0, [x0]
  42464c:	add	w2, w0, #0x1
  424650:	ldr	x1, [sp, #24]
  424654:	str	w2, [x1]
  424658:	ldr	x1, [sp, #40]
  42465c:	str	w0, [x1]
  424660:	ldr	x0, [sp, #40]
  424664:	ldr	w1, [sp, #20]
  424668:	str	w1, [x0, #4]
  42466c:	ldr	x0, [sp, #40]
  424670:	str	xzr, [x0, #8]
  424674:	ldr	x0, [sp, #24]
  424678:	add	x0, x0, #0x818
  42467c:	ldr	x2, [sp, #40]
  424680:	ldr	w1, [sp, #20]
  424684:	bl	423aac <printf@plt+0x21e4c>
  424688:	ldr	x0, [sp, #40]
  42468c:	ldp	x29, x30, [sp], #48
  424690:	ret
  424694:	stp	x29, x30, [sp, #-32]!
  424698:	mov	x29, sp
  42469c:	str	x0, [sp, #24]
  4246a0:	ldr	x0, [sp, #24]
  4246a4:	bl	401880 <strlen@plt>
  4246a8:	mov	x2, x0
  4246ac:	ldr	x1, [sp, #24]
  4246b0:	mov	w0, #0x2                   	// #2
  4246b4:	bl	401b30 <write@plt>
  4246b8:	nop
  4246bc:	ldp	x29, x30, [sp], #32
  4246c0:	ret

00000000004246c4 <_Znwm@@Base>:
  4246c4:	stp	x29, x30, [sp, #-48]!
  4246c8:	mov	x29, sp
  4246cc:	str	x0, [sp, #24]
  4246d0:	ldr	x0, [sp, #24]
  4246d4:	cmp	x0, #0x0
  4246d8:	b.ne	4246e8 <_Znwm@@Base+0x24>  // b.any
  4246dc:	ldr	x0, [sp, #24]
  4246e0:	add	x0, x0, #0x1
  4246e4:	str	x0, [sp, #24]
  4246e8:	ldr	x0, [sp, #24]
  4246ec:	mov	w0, w0
  4246f0:	bl	401b40 <malloc@plt>
  4246f4:	str	x0, [sp, #40]
  4246f8:	ldr	x0, [sp, #40]
  4246fc:	cmp	x0, #0x0
  424700:	b.ne	424748 <_Znwm@@Base+0x84>  // b.any
  424704:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  424708:	add	x0, x0, #0x60
  42470c:	ldr	x0, [x0]
  424710:	cmp	x0, #0x0
  424714:	b.eq	424734 <_Znwm@@Base+0x70>  // b.none
  424718:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  42471c:	add	x0, x0, #0x60
  424720:	ldr	x0, [x0]
  424724:	bl	424694 <printf@plt+0x22a34>
  424728:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  42472c:	add	x0, x0, #0x318
  424730:	bl	424694 <printf@plt+0x22a34>
  424734:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424738:	add	x0, x0, #0x320
  42473c:	bl	424694 <printf@plt+0x22a34>
  424740:	mov	w0, #0xffffffff            	// #-1
  424744:	bl	401930 <_exit@plt>
  424748:	ldr	x0, [sp, #40]
  42474c:	ldp	x29, x30, [sp], #48
  424750:	ret

0000000000424754 <_ZdlPv@@Base>:
  424754:	stp	x29, x30, [sp, #-32]!
  424758:	mov	x29, sp
  42475c:	str	x0, [sp, #24]
  424760:	ldr	x0, [sp, #24]
  424764:	cmp	x0, #0x0
  424768:	b.eq	424774 <_ZdlPv@@Base+0x20>  // b.none
  42476c:	ldr	x0, [sp, #24]
  424770:	bl	401910 <free@plt>
  424774:	nop
  424778:	ldp	x29, x30, [sp], #32
  42477c:	ret

0000000000424780 <_ZdlPvm@@Base>:
  424780:	stp	x29, x30, [sp, #-32]!
  424784:	mov	x29, sp
  424788:	str	x0, [sp, #24]
  42478c:	str	x1, [sp, #16]
  424790:	ldr	x0, [sp, #24]
  424794:	cmp	x0, #0x0
  424798:	b.eq	4247a4 <_ZdlPvm@@Base+0x24>  // b.none
  42479c:	ldr	x0, [sp, #24]
  4247a0:	bl	401910 <free@plt>
  4247a4:	nop
  4247a8:	ldp	x29, x30, [sp], #32
  4247ac:	ret
  4247b0:	stp	x29, x30, [sp, #-64]!
  4247b4:	mov	x29, sp
  4247b8:	strb	w0, [sp, #31]
  4247bc:	str	w1, [sp, #24]
  4247c0:	str	w2, [sp, #20]
  4247c4:	str	w3, [sp, #16]
  4247c8:	ldr	w0, [sp, #20]
  4247cc:	str	w0, [sp, #60]
  4247d0:	ldr	w0, [sp, #16]
  4247d4:	str	w0, [sp, #56]
  4247d8:	str	wzr, [sp, #52]
  4247dc:	ldr	w0, [sp, #52]
  4247e0:	cmp	w0, #0x7
  4247e4:	b.gt	424920 <_ZdlPvm@@Base+0x1a0>
  4247e8:	mov	x0, #0x3                   	// #3
  4247ec:	bl	401830 <_Znam@plt>
  4247f0:	str	x0, [sp, #40]
  4247f4:	ldr	x0, [sp, #40]
  4247f8:	ldrb	w1, [sp, #31]
  4247fc:	strb	w1, [x0]
  424800:	ldr	w0, [sp, #52]
  424804:	and	w1, w0, #0xff
  424808:	ldr	x0, [sp, #40]
  42480c:	add	x0, x0, #0x1
  424810:	add	w1, w1, #0x30
  424814:	and	w1, w1, #0xff
  424818:	strb	w1, [x0]
  42481c:	ldr	x0, [sp, #40]
  424820:	add	x0, x0, #0x2
  424824:	strb	wzr, [x0]
  424828:	ldr	w1, [sp, #24]
  42482c:	ldr	w0, [sp, #52]
  424830:	add	w1, w1, w0
  424834:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  424838:	add	x2, x0, #0xc78
  42483c:	sxtw	x1, w1
  424840:	mov	x0, x1
  424844:	lsl	x0, x0, #1
  424848:	add	x0, x0, x1
  42484c:	lsl	x0, x0, #3
  424850:	add	x0, x2, x0
  424854:	ldr	x1, [sp, #40]
  424858:	str	x1, [x0]
  42485c:	ldr	w0, [sp, #60]
  424860:	scvtf	d0, w0
  424864:	ldr	w1, [sp, #24]
  424868:	ldr	w0, [sp, #52]
  42486c:	add	w1, w1, w0
  424870:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  424874:	movk	x0, #0x4039, lsl #48
  424878:	fmov	d1, x0
  42487c:	fdiv	d0, d0, d1
  424880:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  424884:	add	x2, x0, #0xc78
  424888:	sxtw	x1, w1
  42488c:	mov	x0, x1
  424890:	lsl	x0, x0, #1
  424894:	add	x0, x0, x1
  424898:	lsl	x0, x0, #3
  42489c:	add	x0, x2, x0
  4248a0:	str	d0, [x0, #8]
  4248a4:	ldr	w0, [sp, #56]
  4248a8:	scvtf	d0, w0
  4248ac:	ldr	w1, [sp, #24]
  4248b0:	ldr	w0, [sp, #52]
  4248b4:	add	w1, w1, w0
  4248b8:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  4248bc:	movk	x0, #0x4039, lsl #48
  4248c0:	fmov	d1, x0
  4248c4:	fdiv	d0, d0, d1
  4248c8:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  4248cc:	add	x2, x0, #0xc78
  4248d0:	sxtw	x1, w1
  4248d4:	mov	x0, x1
  4248d8:	lsl	x0, x0, #1
  4248dc:	add	x0, x0, x1
  4248e0:	lsl	x0, x0, #3
  4248e4:	add	x0, x2, x0
  4248e8:	str	d0, [x0, #16]
  4248ec:	ldr	w0, [sp, #60]
  4248f0:	str	w0, [sp, #36]
  4248f4:	ldr	w0, [sp, #56]
  4248f8:	str	w0, [sp, #60]
  4248fc:	ldr	w0, [sp, #36]
  424900:	lsr	w1, w0, #31
  424904:	add	w0, w1, w0
  424908:	asr	w0, w0, #1
  42490c:	str	w0, [sp, #56]
  424910:	ldr	w0, [sp, #52]
  424914:	add	w0, w0, #0x1
  424918:	str	w0, [sp, #52]
  42491c:	b	4247dc <_ZdlPvm@@Base+0x5c>
  424920:	nop
  424924:	ldp	x29, x30, [sp], #64
  424928:	ret
  42492c:	stp	x29, x30, [sp, #-64]!
  424930:	mov	x29, sp
  424934:	str	x0, [sp, #40]
  424938:	str	w1, [sp, #36]
  42493c:	str	d0, [sp, #24]
  424940:	str	d1, [sp, #16]
  424944:	ldr	x0, [sp, #40]
  424948:	bl	401880 <strlen@plt>
  42494c:	add	x0, x0, #0x1
  424950:	bl	401830 <_Znam@plt>
  424954:	str	x0, [sp, #56]
  424958:	ldr	x1, [sp, #40]
  42495c:	ldr	x0, [sp, #56]
  424960:	bl	401960 <strcpy@plt>
  424964:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  424968:	add	x2, x0, #0xc78
  42496c:	ldrsw	x1, [sp, #36]
  424970:	mov	x0, x1
  424974:	lsl	x0, x0, #1
  424978:	add	x0, x0, x1
  42497c:	lsl	x0, x0, #3
  424980:	add	x0, x2, x0
  424984:	ldr	x1, [sp, #56]
  424988:	str	x1, [x0]
  42498c:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  424990:	add	x2, x0, #0xc78
  424994:	ldrsw	x1, [sp, #36]
  424998:	mov	x0, x1
  42499c:	lsl	x0, x0, #1
  4249a0:	add	x0, x0, x1
  4249a4:	lsl	x0, x0, #3
  4249a8:	add	x0, x2, x0
  4249ac:	ldr	d0, [sp, #24]
  4249b0:	str	d0, [x0, #8]
  4249b4:	adrp	x0, 44b000 <stderr@@GLIBC_2.17+0x30d8>
  4249b8:	add	x2, x0, #0xc78
  4249bc:	ldrsw	x1, [sp, #36]
  4249c0:	mov	x0, x1
  4249c4:	lsl	x0, x0, #1
  4249c8:	add	x0, x0, x1
  4249cc:	lsl	x0, x0, #3
  4249d0:	add	x0, x2, x0
  4249d4:	ldr	d0, [sp, #16]
  4249d8:	str	d0, [x0, #16]
  4249dc:	nop
  4249e0:	ldp	x29, x30, [sp], #64
  4249e4:	ret
  4249e8:	stp	x29, x30, [sp, #-32]!
  4249ec:	mov	x29, sp
  4249f0:	str	x0, [sp, #24]
  4249f4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4249f8:	add	x0, x0, #0x50
  4249fc:	ldr	w0, [x0]
  424a00:	cmp	w0, #0x0
  424a04:	b.ne	424b54 <_ZdlPvm@@Base+0x3d4>  // b.any
  424a08:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  424a0c:	add	x0, x0, #0x50
  424a10:	mov	w1, #0x1                   	// #1
  424a14:	str	w1, [x0]
  424a18:	mov	w3, #0x349                 	// #841
  424a1c:	mov	w2, #0x4a5                 	// #1189
  424a20:	mov	w1, #0x0                   	// #0
  424a24:	mov	w0, #0x61                  	// #97
  424a28:	bl	4247b0 <_ZdlPvm@@Base+0x30>
  424a2c:	mov	w3, #0x3e8                 	// #1000
  424a30:	mov	w2, #0x586                 	// #1414
  424a34:	mov	w1, #0x8                   	// #8
  424a38:	mov	w0, #0x62                  	// #98
  424a3c:	bl	4247b0 <_ZdlPvm@@Base+0x30>
  424a40:	mov	w3, #0x395                 	// #917
  424a44:	mov	w2, #0x511                 	// #1297
  424a48:	mov	w1, #0x10                  	// #16
  424a4c:	mov	w0, #0x63                  	// #99
  424a50:	bl	4247b0 <_ZdlPvm@@Base+0x30>
  424a54:	mov	w3, #0x303                 	// #771
  424a58:	mov	w2, #0x442                 	// #1090
  424a5c:	mov	w1, #0x18                  	// #24
  424a60:	mov	w0, #0x64                  	// #100
  424a64:	bl	4247b0 <_ZdlPvm@@Base+0x30>
  424a68:	fmov	d1, #8.500000000000000000e+00
  424a6c:	fmov	d0, #1.100000000000000000e+01
  424a70:	mov	w1, #0x20                  	// #32
  424a74:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424a78:	add	x0, x0, #0x338
  424a7c:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424a80:	fmov	d1, #8.500000000000000000e+00
  424a84:	fmov	d0, #1.400000000000000000e+01
  424a88:	mov	w1, #0x21                  	// #33
  424a8c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424a90:	add	x0, x0, #0x340
  424a94:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424a98:	fmov	d1, #1.100000000000000000e+01
  424a9c:	fmov	d0, #1.700000000000000000e+01
  424aa0:	mov	w1, #0x22                  	// #34
  424aa4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424aa8:	add	x0, x0, #0x348
  424aac:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424ab0:	fmov	d1, #1.700000000000000000e+01
  424ab4:	fmov	d0, #1.100000000000000000e+01
  424ab8:	mov	w1, #0x23                  	// #35
  424abc:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424ac0:	add	x0, x0, #0x350
  424ac4:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424ac8:	fmov	d1, #5.500000000000000000e+00
  424acc:	fmov	d0, #8.500000000000000000e+00
  424ad0:	mov	w1, #0x24                  	// #36
  424ad4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424ad8:	add	x0, x0, #0x358
  424adc:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424ae0:	fmov	d1, #7.500000000000000000e+00
  424ae4:	fmov	d0, #1.000000000000000000e+01
  424ae8:	mov	w1, #0x25                  	// #37
  424aec:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424af0:	add	x0, x0, #0x368
  424af4:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424af8:	mov	x0, #0x800000000000        	// #140737488355328
  424afc:	movk	x0, #0x4010, lsl #48
  424b00:	fmov	d1, x0
  424b04:	fmov	d0, #9.500000000000000000e+00
  424b08:	mov	w1, #0x26                  	// #38
  424b0c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424b10:	add	x0, x0, #0x378
  424b14:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424b18:	fmov	d1, #3.875000000000000000e+00
  424b1c:	fmov	d0, #7.500000000000000000e+00
  424b20:	mov	w1, #0x27                  	// #39
  424b24:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424b28:	add	x0, x0, #0x380
  424b2c:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424b30:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424b34:	ldr	d1, [x0, #912]
  424b38:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424b3c:	ldr	d0, [x0, #920]
  424b40:	mov	w1, #0x28                  	// #40
  424b44:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424b48:	add	x0, x0, #0x388
  424b4c:	bl	42492c <_ZdlPvm@@Base+0x1ac>
  424b50:	b	424b58 <_ZdlPvm@@Base+0x3d8>
  424b54:	nop
  424b58:	ldp	x29, x30, [sp], #32
  424b5c:	ret
  424b60:	stp	x29, x30, [sp, #-32]!
  424b64:	mov	x29, sp
  424b68:	str	w0, [sp, #28]
  424b6c:	str	w1, [sp, #24]
  424b70:	ldr	w0, [sp, #28]
  424b74:	cmp	w0, #0x1
  424b78:	b.ne	424b98 <_ZdlPvm@@Base+0x418>  // b.any
  424b7c:	ldr	w1, [sp, #24]
  424b80:	mov	w0, #0xffff                	// #65535
  424b84:	cmp	w1, w0
  424b88:	b.ne	424b98 <_ZdlPvm@@Base+0x418>  // b.any
  424b8c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  424b90:	add	x0, x0, #0x58
  424b94:	bl	4249e8 <_ZdlPvm@@Base+0x268>
  424b98:	nop
  424b9c:	ldp	x29, x30, [sp], #32
  424ba0:	ret
  424ba4:	stp	x29, x30, [sp, #-16]!
  424ba8:	mov	x29, sp
  424bac:	mov	w1, #0xffff                	// #65535
  424bb0:	mov	w0, #0x1                   	// #1
  424bb4:	bl	424b60 <_ZdlPvm@@Base+0x3e0>
  424bb8:	ldp	x29, x30, [sp], #16
  424bbc:	ret
  424bc0:	stp	x29, x30, [sp, #-48]!
  424bc4:	mov	x29, sp
  424bc8:	str	x0, [sp, #24]
  424bcc:	ldr	x0, [sp, #24]
  424bd0:	cmp	x0, #0x0
  424bd4:	cset	w0, ne  // ne = any
  424bd8:	and	w0, w0, #0xff
  424bdc:	mov	w3, w0
  424be0:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424be4:	add	x2, x0, #0x3a0
  424be8:	mov	w1, #0x1b                  	// #27
  424bec:	mov	w0, w3
  424bf0:	bl	4109f0 <printf@plt+0xed90>
  424bf4:	str	xzr, [sp, #40]
  424bf8:	ldr	x0, [sp, #24]
  424bfc:	ldrb	w0, [x0]
  424c00:	cmp	w0, #0x0
  424c04:	b.eq	424c80 <_ZdlPvm@@Base+0x500>  // b.none
  424c08:	ldr	x0, [sp, #40]
  424c0c:	lsl	x0, x0, #4
  424c10:	str	x0, [sp, #40]
  424c14:	ldr	x0, [sp, #24]
  424c18:	add	x1, x0, #0x1
  424c1c:	str	x1, [sp, #24]
  424c20:	ldrb	w0, [x0]
  424c24:	and	x0, x0, #0xff
  424c28:	ldr	x1, [sp, #40]
  424c2c:	add	x0, x1, x0
  424c30:	str	x0, [sp, #40]
  424c34:	ldr	x0, [sp, #40]
  424c38:	and	x0, x0, #0xf0000000
  424c3c:	str	x0, [sp, #32]
  424c40:	ldr	x0, [sp, #32]
  424c44:	cmp	x0, #0x0
  424c48:	cset	w0, ne  // ne = any
  424c4c:	and	w0, w0, #0xff
  424c50:	cmp	w0, #0x0
  424c54:	b.eq	424bf8 <_ZdlPvm@@Base+0x478>  // b.none
  424c58:	ldr	x0, [sp, #32]
  424c5c:	lsr	x0, x0, #24
  424c60:	ldr	x1, [sp, #40]
  424c64:	eor	x0, x1, x0
  424c68:	str	x0, [sp, #40]
  424c6c:	ldr	x1, [sp, #40]
  424c70:	ldr	x0, [sp, #32]
  424c74:	eor	x0, x1, x0
  424c78:	str	x0, [sp, #40]
  424c7c:	b	424bf8 <_ZdlPvm@@Base+0x478>
  424c80:	ldr	x0, [sp, #40]
  424c84:	ldp	x29, x30, [sp], #48
  424c88:	ret
  424c8c:	stp	x29, x30, [sp, #-48]!
  424c90:	mov	x29, sp
  424c94:	str	w0, [sp, #28]
  424c98:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424c9c:	add	x0, x0, #0x3c0
  424ca0:	str	x0, [sp, #40]
  424ca4:	ldr	x0, [sp, #40]
  424ca8:	ldr	w0, [x0]
  424cac:	ldr	w1, [sp, #28]
  424cb0:	cmp	w1, w0
  424cb4:	b.cc	424cfc <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  424cb8:	ldr	x0, [sp, #40]
  424cbc:	ldr	w0, [x0]
  424cc0:	cmp	w0, #0x0
  424cc4:	b.ne	424cec <_ZdlPvm@@Base+0x56c>  // b.any
  424cc8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  424ccc:	add	x3, x0, #0xb38
  424cd0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  424cd4:	add	x2, x0, #0xb38
  424cd8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  424cdc:	add	x1, x0, #0xb38
  424ce0:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424ce4:	add	x0, x0, #0x418
  424ce8:	bl	41bfec <printf@plt+0x1a38c>
  424cec:	ldr	x0, [sp, #40]
  424cf0:	add	x0, x0, #0x4
  424cf4:	str	x0, [sp, #40]
  424cf8:	b	424ca4 <_ZdlPvm@@Base+0x524>
  424cfc:	ldr	x0, [sp, #40]
  424d00:	ldr	w0, [x0]
  424d04:	ldp	x29, x30, [sp], #48
  424d08:	ret
  424d0c:	stp	x29, x30, [sp, #-80]!
  424d10:	mov	x29, sp
  424d14:	str	x19, [sp, #16]
  424d18:	str	x0, [sp, #56]
  424d1c:	str	x1, [sp, #48]
  424d20:	str	x2, [sp, #40]
  424d24:	str	w3, [sp, #36]
  424d28:	str	w4, [sp, #32]
  424d2c:	str	xzr, [sp, #72]
  424d30:	ldr	w0, [sp, #36]
  424d34:	cmp	w0, #0x0
  424d38:	b.eq	424d4c <_ZdlPvm@@Base+0x5cc>  // b.none
  424d3c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  424d40:	add	x0, x0, #0x438
  424d44:	bl	401b80 <getenv@plt>
  424d48:	str	x0, [sp, #72]
  424d4c:	str	xzr, [sp, #64]
  424d50:	ldr	x0, [sp, #48]
  424d54:	cmp	x0, #0x0
  424d58:	b.eq	424d68 <_ZdlPvm@@Base+0x5e8>  // b.none
  424d5c:	ldr	x0, [sp, #48]
  424d60:	bl	401b80 <getenv@plt>
  424d64:	str	x0, [sp, #64]
  424d68:	ldr	x0, [sp, #64]
  424d6c:	cmp	x0, #0x0
  424d70:	b.eq	424d94 <_ZdlPvm@@Base+0x614>  // b.none
  424d74:	ldr	x0, [sp, #64]
  424d78:	ldrb	w0, [x0]
  424d7c:	cmp	w0, #0x0
  424d80:	b.eq	424d94 <_ZdlPvm@@Base+0x614>  // b.none
  424d84:	ldr	x0, [sp, #64]
  424d88:	bl	401880 <strlen@plt>
  424d8c:	add	x1, x0, #0x1
  424d90:	b	424d98 <_ZdlPvm@@Base+0x618>
  424d94:	mov	x1, #0x0                   	// #0
  424d98:	ldr	w0, [sp, #32]
  424d9c:	cmp	w0, #0x0
  424da0:	b.eq	424dac <_ZdlPvm@@Base+0x62c>  // b.none
  424da4:	mov	x0, #0x2                   	// #2
  424da8:	b	424db0 <_ZdlPvm@@Base+0x630>
  424dac:	mov	x0, #0x0                   	// #0
  424db0:	add	x19, x1, x0
  424db4:	ldr	x0, [sp, #72]
  424db8:	cmp	x0, #0x0
  424dbc:	b.eq	424de0 <_ZdlPvm@@Base+0x660>  // b.none
  424dc0:	ldr	x0, [sp, #72]
  424dc4:	ldrb	w0, [x0]
  424dc8:	cmp	w0, #0x0
  424dcc:	b.eq	424de0 <_ZdlPvm@@Base+0x660>  // b.none
  424dd0:	ldr	x0, [sp, #72]
  424dd4:	bl	401880 <strlen@plt>
  424dd8:	add	x0, x0, #0x1
  424ddc:	b	424de4 <_ZdlPvm@@Base+0x664>
  424de0:	mov	x0, #0x0                   	// #0
  424de4:	add	x19, x0, x19
  424de8:	ldr	x0, [sp, #40]
  424dec:	cmp	x0, #0x0
  424df0:	b.eq	424e10 <_ZdlPvm@@Base+0x690>  // b.none
  424df4:	ldr	x0, [sp, #40]
  424df8:	ldrb	w0, [x0]
  424dfc:	cmp	w0, #0x0
  424e00:	b.eq	424e10 <_ZdlPvm@@Base+0x690>  // b.none
  424e04:	ldr	x0, [sp, #40]
  424e08:	bl	401880 <strlen@plt>
  424e0c:	b	424e14 <_ZdlPvm@@Base+0x694>
  424e10:	mov	x0, #0x0                   	// #0
  424e14:	add	x0, x0, x19
  424e18:	add	x0, x0, #0x1
  424e1c:	bl	401830 <_Znam@plt>
  424e20:	mov	x1, x0
  424e24:	ldr	x0, [sp, #56]
  424e28:	str	x1, [x0]
  424e2c:	ldr	x0, [sp, #56]
  424e30:	ldr	x0, [x0]
  424e34:	strb	wzr, [x0]
  424e38:	ldr	x0, [sp, #64]
  424e3c:	cmp	x0, #0x0
  424e40:	b.eq	424e80 <_ZdlPvm@@Base+0x700>  // b.none
  424e44:	ldr	x0, [sp, #64]
  424e48:	ldrb	w0, [x0]
  424e4c:	cmp	w0, #0x0
  424e50:	b.eq	424e80 <_ZdlPvm@@Base+0x700>  // b.none
  424e54:	ldr	x0, [sp, #56]
  424e58:	ldr	x0, [x0]
  424e5c:	ldr	x1, [sp, #64]
  424e60:	bl	401c40 <strcat@plt>
  424e64:	ldr	x0, [sp, #56]
  424e68:	ldr	x19, [x0]
  424e6c:	mov	x0, x19
  424e70:	bl	401880 <strlen@plt>
  424e74:	add	x0, x19, x0
  424e78:	mov	w1, #0x3a                  	// #58
  424e7c:	strh	w1, [x0]
  424e80:	ldr	w0, [sp, #32]
  424e84:	cmp	w0, #0x0
  424e88:	b.eq	424ec4 <_ZdlPvm@@Base+0x744>  // b.none
  424e8c:	ldr	x0, [sp, #56]
  424e90:	ldr	x19, [x0]
  424e94:	mov	x0, x19
  424e98:	bl	401880 <strlen@plt>
  424e9c:	add	x0, x19, x0
  424ea0:	mov	w1, #0x2e                  	// #46
  424ea4:	strh	w1, [x0]
  424ea8:	ldr	x0, [sp, #56]
  424eac:	ldr	x19, [x0]
  424eb0:	mov	x0, x19
  424eb4:	bl	401880 <strlen@plt>
  424eb8:	add	x0, x19, x0
  424ebc:	mov	w1, #0x3a                  	// #58
  424ec0:	strh	w1, [x0]
  424ec4:	ldr	x0, [sp, #72]
  424ec8:	cmp	x0, #0x0
  424ecc:	b.eq	424f0c <_ZdlPvm@@Base+0x78c>  // b.none
  424ed0:	ldr	x0, [sp, #72]
  424ed4:	ldrb	w0, [x0]
  424ed8:	cmp	w0, #0x0
  424edc:	b.eq	424f0c <_ZdlPvm@@Base+0x78c>  // b.none
  424ee0:	ldr	x0, [sp, #56]
  424ee4:	ldr	x0, [x0]
  424ee8:	ldr	x1, [sp, #72]
  424eec:	bl	401c40 <strcat@plt>
  424ef0:	ldr	x0, [sp, #56]
  424ef4:	ldr	x19, [x0]
  424ef8:	mov	x0, x19
  424efc:	bl	401880 <strlen@plt>
  424f00:	add	x0, x19, x0
  424f04:	mov	w1, #0x3a                  	// #58
  424f08:	strh	w1, [x0]
  424f0c:	ldr	x0, [sp, #40]
  424f10:	cmp	x0, #0x0
  424f14:	b.eq	424f38 <_ZdlPvm@@Base+0x7b8>  // b.none
  424f18:	ldr	x0, [sp, #40]
  424f1c:	ldrb	w0, [x0]
  424f20:	cmp	w0, #0x0
  424f24:	b.eq	424f38 <_ZdlPvm@@Base+0x7b8>  // b.none
  424f28:	ldr	x0, [sp, #56]
  424f2c:	ldr	x0, [x0]
  424f30:	ldr	x1, [sp, #40]
  424f34:	bl	401c40 <strcat@plt>
  424f38:	ldr	x0, [sp, #56]
  424f3c:	ldr	x0, [x0]
  424f40:	bl	401880 <strlen@plt>
  424f44:	mov	w1, w0
  424f48:	ldr	x0, [sp, #56]
  424f4c:	str	w1, [x0, #8]
  424f50:	nop
  424f54:	ldr	x19, [sp, #16]
  424f58:	ldp	x29, x30, [sp], #80
  424f5c:	ret
  424f60:	stp	x29, x30, [sp, #-32]!
  424f64:	mov	x29, sp
  424f68:	str	x0, [sp, #24]
  424f6c:	ldr	x0, [sp, #24]
  424f70:	ldr	x0, [x0]
  424f74:	cmp	x0, #0x0
  424f78:	b.eq	424f88 <_ZdlPvm@@Base+0x808>  // b.none
  424f7c:	ldr	x0, [sp, #24]
  424f80:	ldr	x0, [x0]
  424f84:	bl	401ac0 <_ZdaPv@plt>
  424f88:	nop
  424f8c:	ldp	x29, x30, [sp], #32
  424f90:	ret
  424f94:	stp	x29, x30, [sp, #-64]!
  424f98:	mov	x29, sp
  424f9c:	str	x0, [sp, #24]
  424fa0:	str	x1, [sp, #16]
  424fa4:	ldr	x0, [sp, #24]
  424fa8:	ldr	x0, [x0]
  424fac:	str	x0, [sp, #48]
  424fb0:	ldr	x0, [sp, #48]
  424fb4:	bl	401880 <strlen@plt>
  424fb8:	str	w0, [sp, #44]
  424fbc:	ldr	x0, [sp, #16]
  424fc0:	bl	401880 <strlen@plt>
  424fc4:	str	w0, [sp, #40]
  424fc8:	ldr	w1, [sp, #44]
  424fcc:	ldr	w0, [sp, #40]
  424fd0:	add	w0, w1, w0
  424fd4:	add	w0, w0, #0x2
  424fd8:	mov	w0, w0
  424fdc:	bl	401830 <_Znam@plt>
  424fe0:	mov	x1, x0
  424fe4:	ldr	x0, [sp, #24]
  424fe8:	str	x1, [x0]
  424fec:	ldr	x0, [sp, #24]
  424ff0:	ldr	x3, [x0]
  424ff4:	ldr	x0, [sp, #24]
  424ff8:	ldr	w0, [x0, #8]
  424ffc:	ldr	w1, [sp, #44]
  425000:	sub	w0, w1, w0
  425004:	mov	w0, w0
  425008:	mov	x2, x0
  42500c:	ldr	x1, [sp, #48]
  425010:	mov	x0, x3
  425014:	bl	401850 <memcpy@plt>
  425018:	ldr	x0, [sp, #24]
  42501c:	ldr	x0, [x0]
  425020:	str	x0, [sp, #56]
  425024:	ldr	x0, [sp, #24]
  425028:	ldr	w0, [x0, #8]
  42502c:	ldr	w1, [sp, #44]
  425030:	sub	w0, w1, w0
  425034:	mov	w0, w0
  425038:	ldr	x1, [sp, #56]
  42503c:	add	x0, x1, x0
  425040:	str	x0, [sp, #56]
  425044:	ldr	x0, [sp, #24]
  425048:	ldr	w0, [x0, #8]
  42504c:	cmp	w0, #0x0
  425050:	b.ne	425068 <_ZdlPvm@@Base+0x8e8>  // b.any
  425054:	ldr	x0, [sp, #56]
  425058:	add	x1, x0, #0x1
  42505c:	str	x1, [sp, #56]
  425060:	mov	w1, #0x3a                  	// #58
  425064:	strb	w1, [x0]
  425068:	ldr	w0, [sp, #40]
  42506c:	mov	x2, x0
  425070:	ldr	x1, [sp, #16]
  425074:	ldr	x0, [sp, #56]
  425078:	bl	401850 <memcpy@plt>
  42507c:	ldr	w0, [sp, #40]
  425080:	ldr	x1, [sp, #56]
  425084:	add	x0, x1, x0
  425088:	str	x0, [sp, #56]
  42508c:	ldr	x0, [sp, #24]
  425090:	ldr	w0, [x0, #8]
  425094:	cmp	w0, #0x0
  425098:	b.eq	4250fc <_ZdlPvm@@Base+0x97c>  // b.none
  42509c:	ldr	x0, [sp, #56]
  4250a0:	add	x1, x0, #0x1
  4250a4:	str	x1, [sp, #56]
  4250a8:	mov	w1, #0x3a                  	// #58
  4250ac:	strb	w1, [x0]
  4250b0:	ldr	w1, [sp, #44]
  4250b4:	ldr	x0, [sp, #24]
  4250b8:	ldr	w0, [x0, #8]
  4250bc:	mov	w0, w0
  4250c0:	sub	x0, x1, x0
  4250c4:	ldr	x1, [sp, #48]
  4250c8:	add	x1, x1, x0
  4250cc:	ldr	x0, [sp, #24]
  4250d0:	ldr	w0, [x0, #8]
  4250d4:	mov	w0, w0
  4250d8:	mov	x2, x0
  4250dc:	ldr	x0, [sp, #56]
  4250e0:	bl	401850 <memcpy@plt>
  4250e4:	ldr	x0, [sp, #24]
  4250e8:	ldr	w0, [x0, #8]
  4250ec:	mov	w0, w0
  4250f0:	ldr	x1, [sp, #56]
  4250f4:	add	x0, x1, x0
  4250f8:	str	x0, [sp, #56]
  4250fc:	ldr	x0, [sp, #56]
  425100:	add	x1, x0, #0x1
  425104:	str	x1, [sp, #56]
  425108:	strb	wzr, [x0]
  42510c:	ldr	x0, [sp, #48]
  425110:	cmp	x0, #0x0
  425114:	b.eq	425120 <_ZdlPvm@@Base+0x9a0>  // b.none
  425118:	ldr	x0, [sp, #48]
  42511c:	bl	401ac0 <_ZdaPv@plt>
  425120:	nop
  425124:	ldp	x29, x30, [sp], #64
  425128:	ret
  42512c:	stp	x29, x30, [sp, #-112]!
  425130:	mov	x29, sp
  425134:	str	x0, [sp, #40]
  425138:	str	x1, [sp, #32]
  42513c:	str	x2, [sp, #24]
  425140:	ldr	x0, [sp, #32]
  425144:	cmp	x0, #0x0
  425148:	cset	w0, ne  // ne = any
  42514c:	and	w0, w0, #0xff
  425150:	mov	w3, w0
  425154:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425158:	add	x2, x0, #0x440
  42515c:	mov	w1, #0x61                  	// #97
  425160:	mov	w0, w3
  425164:	bl	4109f0 <printf@plt+0xed90>
  425168:	ldr	x0, [sp, #32]
  42516c:	ldrb	w0, [x0]
  425170:	cmp	w0, #0x2f
  425174:	b.eq	42518c <_ZdlPvm@@Base+0xa0c>  // b.none
  425178:	ldr	x0, [sp, #40]
  42517c:	ldr	x0, [x0]
  425180:	ldrb	w0, [x0]
  425184:	cmp	w0, #0x0
  425188:	b.ne	4251dc <_ZdlPvm@@Base+0xa5c>  // b.any
  42518c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425190:	add	x1, x0, #0x468
  425194:	ldr	x0, [sp, #32]
  425198:	bl	401af0 <fopen@plt>
  42519c:	str	x0, [sp, #56]
  4251a0:	ldr	x0, [sp, #56]
  4251a4:	cmp	x0, #0x0
  4251a8:	b.eq	4251d4 <_ZdlPvm@@Base+0xa54>  // b.none
  4251ac:	ldr	x0, [sp, #24]
  4251b0:	cmp	x0, #0x0
  4251b4:	b.eq	4251cc <_ZdlPvm@@Base+0xa4c>  // b.none
  4251b8:	ldr	x0, [sp, #32]
  4251bc:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4251c0:	mov	x1, x0
  4251c4:	ldr	x0, [sp, #24]
  4251c8:	str	x1, [x0]
  4251cc:	ldr	x0, [sp, #56]
  4251d0:	b	425398 <_ZdlPvm@@Base+0xc18>
  4251d4:	mov	x0, #0x0                   	// #0
  4251d8:	b	425398 <_ZdlPvm@@Base+0xc18>
  4251dc:	ldr	x0, [sp, #32]
  4251e0:	bl	401880 <strlen@plt>
  4251e4:	str	w0, [sp, #92]
  4251e8:	ldr	x0, [sp, #40]
  4251ec:	ldr	x0, [x0]
  4251f0:	str	x0, [sp, #104]
  4251f4:	mov	w1, #0x3a                  	// #58
  4251f8:	ldr	x0, [sp, #104]
  4251fc:	bl	401920 <strchr@plt>
  425200:	str	x0, [sp, #96]
  425204:	ldr	x0, [sp, #96]
  425208:	cmp	x0, #0x0
  42520c:	b.ne	425220 <_ZdlPvm@@Base+0xaa0>  // b.any
  425210:	mov	w1, #0x0                   	// #0
  425214:	ldr	x0, [sp, #104]
  425218:	bl	401920 <strchr@plt>
  42521c:	str	x0, [sp, #96]
  425220:	ldr	x1, [sp, #96]
  425224:	ldr	x0, [sp, #104]
  425228:	cmp	x1, x0
  42522c:	b.ls	42525c <_ZdlPvm@@Base+0xadc>  // b.plast
  425230:	ldr	x0, [sp, #96]
  425234:	sub	x0, x0, #0x1
  425238:	ldrb	w0, [x0]
  42523c:	mov	w1, w0
  425240:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425244:	add	x0, x0, #0x470
  425248:	bl	401920 <strchr@plt>
  42524c:	cmp	x0, #0x0
  425250:	b.ne	42525c <_ZdlPvm@@Base+0xadc>  // b.any
  425254:	mov	w0, #0x1                   	// #1
  425258:	b	425260 <_ZdlPvm@@Base+0xae0>
  42525c:	mov	w0, #0x0                   	// #0
  425260:	str	w0, [sp, #88]
  425264:	ldr	x1, [sp, #96]
  425268:	ldr	x0, [sp, #104]
  42526c:	sub	x1, x1, x0
  425270:	ldrsw	x0, [sp, #88]
  425274:	add	x1, x1, x0
  425278:	ldr	w0, [sp, #92]
  42527c:	add	x0, x1, x0
  425280:	add	x0, x0, #0x1
  425284:	bl	401830 <_Znam@plt>
  425288:	str	x0, [sp, #80]
  42528c:	ldr	x1, [sp, #96]
  425290:	ldr	x0, [sp, #104]
  425294:	sub	x0, x1, x0
  425298:	mov	x2, x0
  42529c:	ldr	x1, [sp, #104]
  4252a0:	ldr	x0, [sp, #80]
  4252a4:	bl	401850 <memcpy@plt>
  4252a8:	ldr	w0, [sp, #88]
  4252ac:	cmp	w0, #0x0
  4252b0:	b.eq	4252d4 <_ZdlPvm@@Base+0xb54>  // b.none
  4252b4:	ldr	x1, [sp, #96]
  4252b8:	ldr	x0, [sp, #104]
  4252bc:	sub	x0, x1, x0
  4252c0:	mov	x1, x0
  4252c4:	ldr	x0, [sp, #80]
  4252c8:	add	x0, x0, x1
  4252cc:	mov	w1, #0x2f                  	// #47
  4252d0:	strb	w1, [x0]
  4252d4:	ldr	x1, [sp, #96]
  4252d8:	ldr	x0, [sp, #104]
  4252dc:	sub	x0, x1, x0
  4252e0:	mov	x1, x0
  4252e4:	ldrsw	x0, [sp, #88]
  4252e8:	add	x0, x1, x0
  4252ec:	ldr	x1, [sp, #80]
  4252f0:	add	x0, x1, x0
  4252f4:	ldr	x1, [sp, #32]
  4252f8:	bl	401960 <strcpy@plt>
  4252fc:	ldr	x0, [sp, #80]
  425300:	bl	426980 <_ZdlPvm@@Base+0x2200>
  425304:	str	x0, [sp, #72]
  425308:	ldr	x0, [sp, #80]
  42530c:	cmp	x0, #0x0
  425310:	b.eq	42531c <_ZdlPvm@@Base+0xb9c>  // b.none
  425314:	ldr	x0, [sp, #80]
  425318:	bl	401ac0 <_ZdaPv@plt>
  42531c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425320:	add	x1, x0, #0x468
  425324:	ldr	x0, [sp, #72]
  425328:	bl	401af0 <fopen@plt>
  42532c:	str	x0, [sp, #64]
  425330:	ldr	x0, [sp, #64]
  425334:	cmp	x0, #0x0
  425338:	b.eq	425368 <_ZdlPvm@@Base+0xbe8>  // b.none
  42533c:	ldr	x0, [sp, #24]
  425340:	cmp	x0, #0x0
  425344:	b.eq	425358 <_ZdlPvm@@Base+0xbd8>  // b.none
  425348:	ldr	x0, [sp, #24]
  42534c:	ldr	x1, [sp, #72]
  425350:	str	x1, [x0]
  425354:	b	425360 <_ZdlPvm@@Base+0xbe0>
  425358:	ldr	x0, [sp, #72]
  42535c:	bl	401910 <free@plt>
  425360:	ldr	x0, [sp, #64]
  425364:	b	425398 <_ZdlPvm@@Base+0xc18>
  425368:	ldr	x0, [sp, #72]
  42536c:	bl	401910 <free@plt>
  425370:	ldr	x0, [sp, #96]
  425374:	ldrb	w0, [x0]
  425378:	cmp	w0, #0x0
  42537c:	b.eq	425390 <_ZdlPvm@@Base+0xc10>  // b.none
  425380:	ldr	x0, [sp, #96]
  425384:	add	x0, x0, #0x1
  425388:	str	x0, [sp, #104]
  42538c:	b	4251f4 <_ZdlPvm@@Base+0xa74>
  425390:	nop
  425394:	mov	x0, #0x0                   	// #0
  425398:	ldp	x29, x30, [sp], #112
  42539c:	ret
  4253a0:	stp	x29, x30, [sp, #-128]!
  4253a4:	mov	x29, sp
  4253a8:	str	x0, [sp, #40]
  4253ac:	str	x1, [sp, #32]
  4253b0:	str	x2, [sp, #24]
  4253b4:	str	x3, [sp, #16]
  4253b8:	ldr	x0, [sp, #16]
  4253bc:	cmp	x0, #0x0
  4253c0:	b.ne	4253d0 <_ZdlPvm@@Base+0xc50>  // b.any
  4253c4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4253c8:	add	x0, x0, #0x468
  4253cc:	str	x0, [sp, #16]
  4253d0:	mov	w1, #0x72                  	// #114
  4253d4:	ldr	x0, [sp, #16]
  4253d8:	bl	401920 <strchr@plt>
  4253dc:	cmp	x0, #0x0
  4253e0:	cset	w0, ne  // ne = any
  4253e4:	strb	w0, [sp, #111]
  4253e8:	ldr	x0, [sp, #32]
  4253ec:	cmp	x0, #0x0
  4253f0:	b.eq	42540c <_ZdlPvm@@Base+0xc8c>  // b.none
  4253f4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4253f8:	add	x1, x0, #0x478
  4253fc:	ldr	x0, [sp, #32]
  425400:	bl	401b10 <strcmp@plt>
  425404:	cmp	w0, #0x0
  425408:	b.ne	425474 <_ZdlPvm@@Base+0xcf4>  // b.any
  42540c:	ldr	x0, [sp, #24]
  425410:	cmp	x0, #0x0
  425414:	b.eq	425448 <_ZdlPvm@@Base+0xcc8>  // b.none
  425418:	ldrb	w0, [sp, #111]
  42541c:	cmp	w0, #0x0
  425420:	b.eq	425430 <_ZdlPvm@@Base+0xcb0>  // b.none
  425424:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425428:	add	x0, x0, #0x480
  42542c:	b	425438 <_ZdlPvm@@Base+0xcb8>
  425430:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425434:	add	x0, x0, #0x488
  425438:	bl	426980 <_ZdlPvm@@Base+0x2200>
  42543c:	mov	x1, x0
  425440:	ldr	x0, [sp, #24]
  425444:	str	x1, [x0]
  425448:	ldrb	w0, [sp, #111]
  42544c:	cmp	w0, #0x0
  425450:	b.eq	425464 <_ZdlPvm@@Base+0xce4>  // b.none
  425454:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  425458:	add	x0, x0, #0xf18
  42545c:	ldr	x0, [x0]
  425460:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  425464:	adrp	x0, 447000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  425468:	add	x0, x0, #0xf20
  42546c:	ldr	x0, [x0]
  425470:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  425474:	ldrb	w0, [sp, #111]
  425478:	eor	w0, w0, #0x1
  42547c:	and	w0, w0, #0xff
  425480:	cmp	w0, #0x0
  425484:	b.ne	4254ac <_ZdlPvm@@Base+0xd2c>  // b.any
  425488:	ldr	x0, [sp, #32]
  42548c:	ldrb	w0, [x0]
  425490:	cmp	w0, #0x2f
  425494:	b.eq	4254ac <_ZdlPvm@@Base+0xd2c>  // b.none
  425498:	ldr	x0, [sp, #40]
  42549c:	ldr	x0, [x0]
  4254a0:	ldrb	w0, [x0]
  4254a4:	cmp	w0, #0x0
  4254a8:	b.ne	4254f8 <_ZdlPvm@@Base+0xd78>  // b.any
  4254ac:	ldr	x1, [sp, #16]
  4254b0:	ldr	x0, [sp, #32]
  4254b4:	bl	401af0 <fopen@plt>
  4254b8:	str	x0, [sp, #56]
  4254bc:	ldr	x0, [sp, #56]
  4254c0:	cmp	x0, #0x0
  4254c4:	b.eq	4254f0 <_ZdlPvm@@Base+0xd70>  // b.none
  4254c8:	ldr	x0, [sp, #24]
  4254cc:	cmp	x0, #0x0
  4254d0:	b.eq	4254e8 <_ZdlPvm@@Base+0xd68>  // b.none
  4254d4:	ldr	x0, [sp, #32]
  4254d8:	bl	426980 <_ZdlPvm@@Base+0x2200>
  4254dc:	mov	x1, x0
  4254e0:	ldr	x0, [sp, #24]
  4254e4:	str	x1, [x0]
  4254e8:	ldr	x0, [sp, #56]
  4254ec:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  4254f0:	mov	x0, #0x0                   	// #0
  4254f4:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  4254f8:	ldr	x0, [sp, #32]
  4254fc:	bl	401880 <strlen@plt>
  425500:	str	w0, [sp, #104]
  425504:	ldr	x0, [sp, #40]
  425508:	ldr	x0, [x0]
  42550c:	str	x0, [sp, #120]
  425510:	mov	w1, #0x3a                  	// #58
  425514:	ldr	x0, [sp, #120]
  425518:	bl	401920 <strchr@plt>
  42551c:	str	x0, [sp, #112]
  425520:	ldr	x0, [sp, #112]
  425524:	cmp	x0, #0x0
  425528:	b.ne	42553c <_ZdlPvm@@Base+0xdbc>  // b.any
  42552c:	mov	w1, #0x0                   	// #0
  425530:	ldr	x0, [sp, #120]
  425534:	bl	401920 <strchr@plt>
  425538:	str	x0, [sp, #112]
  42553c:	ldr	x1, [sp, #112]
  425540:	ldr	x0, [sp, #120]
  425544:	cmp	x1, x0
  425548:	b.ls	425578 <_ZdlPvm@@Base+0xdf8>  // b.plast
  42554c:	ldr	x0, [sp, #112]
  425550:	sub	x0, x0, #0x1
  425554:	ldrb	w0, [x0]
  425558:	mov	w1, w0
  42555c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425560:	add	x0, x0, #0x470
  425564:	bl	401920 <strchr@plt>
  425568:	cmp	x0, #0x0
  42556c:	b.ne	425578 <_ZdlPvm@@Base+0xdf8>  // b.any
  425570:	mov	w0, #0x1                   	// #1
  425574:	b	42557c <_ZdlPvm@@Base+0xdfc>
  425578:	mov	w0, #0x0                   	// #0
  42557c:	str	w0, [sp, #100]
  425580:	ldr	x1, [sp, #112]
  425584:	ldr	x0, [sp, #120]
  425588:	sub	x1, x1, x0
  42558c:	ldrsw	x0, [sp, #100]
  425590:	add	x1, x1, x0
  425594:	ldr	w0, [sp, #104]
  425598:	add	x0, x1, x0
  42559c:	add	x0, x0, #0x1
  4255a0:	bl	401830 <_Znam@plt>
  4255a4:	str	x0, [sp, #88]
  4255a8:	ldr	x1, [sp, #112]
  4255ac:	ldr	x0, [sp, #120]
  4255b0:	sub	x0, x1, x0
  4255b4:	mov	x2, x0
  4255b8:	ldr	x1, [sp, #120]
  4255bc:	ldr	x0, [sp, #88]
  4255c0:	bl	401850 <memcpy@plt>
  4255c4:	ldr	w0, [sp, #100]
  4255c8:	cmp	w0, #0x0
  4255cc:	b.eq	4255f0 <_ZdlPvm@@Base+0xe70>  // b.none
  4255d0:	ldr	x1, [sp, #112]
  4255d4:	ldr	x0, [sp, #120]
  4255d8:	sub	x0, x1, x0
  4255dc:	mov	x1, x0
  4255e0:	ldr	x0, [sp, #88]
  4255e4:	add	x0, x0, x1
  4255e8:	mov	w1, #0x2f                  	// #47
  4255ec:	strb	w1, [x0]
  4255f0:	ldr	x1, [sp, #112]
  4255f4:	ldr	x0, [sp, #120]
  4255f8:	sub	x0, x1, x0
  4255fc:	mov	x1, x0
  425600:	ldrsw	x0, [sp, #100]
  425604:	add	x0, x1, x0
  425608:	ldr	x1, [sp, #88]
  42560c:	add	x0, x1, x0
  425610:	ldr	x1, [sp, #32]
  425614:	bl	401960 <strcpy@plt>
  425618:	ldr	x0, [sp, #88]
  42561c:	bl	426980 <_ZdlPvm@@Base+0x2200>
  425620:	str	x0, [sp, #80]
  425624:	ldr	x0, [sp, #88]
  425628:	cmp	x0, #0x0
  42562c:	b.eq	425638 <_ZdlPvm@@Base+0xeb8>  // b.none
  425630:	ldr	x0, [sp, #88]
  425634:	bl	401ac0 <_ZdaPv@plt>
  425638:	ldr	x1, [sp, #16]
  42563c:	ldr	x0, [sp, #80]
  425640:	bl	401af0 <fopen@plt>
  425644:	str	x0, [sp, #72]
  425648:	ldr	x0, [sp, #72]
  42564c:	cmp	x0, #0x0
  425650:	b.eq	425680 <_ZdlPvm@@Base+0xf00>  // b.none
  425654:	ldr	x0, [sp, #24]
  425658:	cmp	x0, #0x0
  42565c:	b.eq	425670 <_ZdlPvm@@Base+0xef0>  // b.none
  425660:	ldr	x0, [sp, #24]
  425664:	ldr	x1, [sp, #80]
  425668:	str	x1, [x0]
  42566c:	b	425678 <_ZdlPvm@@Base+0xef8>
  425670:	ldr	x0, [sp, #80]
  425674:	bl	401910 <free@plt>
  425678:	ldr	x0, [sp, #72]
  42567c:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  425680:	bl	401ad0 <__errno_location@plt>
  425684:	ldr	w0, [x0]
  425688:	str	w0, [sp, #68]
  42568c:	ldr	x0, [sp, #80]
  425690:	bl	401910 <free@plt>
  425694:	ldr	w0, [sp, #68]
  425698:	cmp	w0, #0x2
  42569c:	b.eq	4256b8 <_ZdlPvm@@Base+0xf38>  // b.none
  4256a0:	bl	401ad0 <__errno_location@plt>
  4256a4:	mov	x1, x0
  4256a8:	ldr	w0, [sp, #68]
  4256ac:	str	w0, [x1]
  4256b0:	mov	x0, #0x0                   	// #0
  4256b4:	b	4256f0 <_ZdlPvm@@Base+0xf70>
  4256b8:	ldr	x0, [sp, #112]
  4256bc:	ldrb	w0, [x0]
  4256c0:	cmp	w0, #0x0
  4256c4:	b.eq	4256d8 <_ZdlPvm@@Base+0xf58>  // b.none
  4256c8:	ldr	x0, [sp, #112]
  4256cc:	add	x0, x0, #0x1
  4256d0:	str	x0, [sp, #120]
  4256d4:	b	425510 <_ZdlPvm@@Base+0xd90>
  4256d8:	nop
  4256dc:	bl	401ad0 <__errno_location@plt>
  4256e0:	mov	x1, x0
  4256e4:	mov	w0, #0x2                   	// #2
  4256e8:	str	w0, [x1]
  4256ec:	mov	x0, #0x0                   	// #0
  4256f0:	ldp	x29, x30, [sp], #128
  4256f4:	ret
  4256f8:	stp	x29, x30, [sp, #-32]!
  4256fc:	mov	x29, sp
  425700:	str	w0, [sp, #28]
  425704:	str	x1, [sp, #16]
  425708:	ldr	w0, [sp, #28]
  42570c:	cmp	w0, #0x0
  425710:	b.ne	425724 <_ZdlPvm@@Base+0xfa4>  // b.any
  425714:	ldr	x0, [sp, #16]
  425718:	str	wzr, [x0]
  42571c:	mov	x0, #0x0                   	// #0
  425720:	b	425744 <_ZdlPvm@@Base+0xfc4>
  425724:	ldr	w0, [sp, #28]
  425728:	lsl	w1, w0, #1
  42572c:	ldr	x0, [sp, #16]
  425730:	str	w1, [x0]
  425734:	ldr	x0, [sp, #16]
  425738:	ldr	w0, [x0]
  42573c:	sxtw	x0, w0
  425740:	bl	401830 <_Znam@plt>
  425744:	ldp	x29, x30, [sp], #32
  425748:	ret
  42574c:	stp	x29, x30, [sp, #-32]!
  425750:	mov	x29, sp
  425754:	str	x0, [sp, #24]
  425758:	str	w1, [sp, #20]
  42575c:	ldr	x0, [sp, #24]
  425760:	cmp	x0, #0x0
  425764:	b.eq	425770 <_ZdlPvm@@Base+0xff0>  // b.none
  425768:	ldr	x0, [sp, #24]
  42576c:	bl	401ac0 <_ZdaPv@plt>
  425770:	nop
  425774:	ldp	x29, x30, [sp], #32
  425778:	ret
  42577c:	stp	x29, x30, [sp, #-48]!
  425780:	mov	x29, sp
  425784:	str	x0, [sp, #40]
  425788:	str	w1, [sp, #36]
  42578c:	str	w2, [sp, #32]
  425790:	str	x3, [sp, #24]
  425794:	ldr	w1, [sp, #36]
  425798:	ldr	w0, [sp, #32]
  42579c:	cmp	w1, w0
  4257a0:	b.lt	4257b8 <_ZdlPvm@@Base+0x1038>  // b.tstop
  4257a4:	ldr	x0, [sp, #24]
  4257a8:	ldr	w1, [sp, #36]
  4257ac:	str	w1, [x0]
  4257b0:	ldr	x0, [sp, #40]
  4257b4:	b	425808 <_ZdlPvm@@Base+0x1088>
  4257b8:	ldr	x0, [sp, #40]
  4257bc:	cmp	x0, #0x0
  4257c0:	b.eq	4257cc <_ZdlPvm@@Base+0x104c>  // b.none
  4257c4:	ldr	x0, [sp, #40]
  4257c8:	bl	401ac0 <_ZdaPv@plt>
  4257cc:	ldr	w0, [sp, #32]
  4257d0:	cmp	w0, #0x0
  4257d4:	b.ne	4257e8 <_ZdlPvm@@Base+0x1068>  // b.any
  4257d8:	ldr	x0, [sp, #24]
  4257dc:	str	wzr, [x0]
  4257e0:	mov	x0, #0x0                   	// #0
  4257e4:	b	425808 <_ZdlPvm@@Base+0x1088>
  4257e8:	ldr	w0, [sp, #32]
  4257ec:	lsl	w1, w0, #1
  4257f0:	ldr	x0, [sp, #24]
  4257f4:	str	w1, [x0]
  4257f8:	ldr	x0, [sp, #24]
  4257fc:	ldr	w0, [x0]
  425800:	sxtw	x0, w0
  425804:	bl	401830 <_Znam@plt>
  425808:	ldp	x29, x30, [sp], #48
  42580c:	ret
  425810:	stp	x29, x30, [sp, #-64]!
  425814:	mov	x29, sp
  425818:	str	x0, [sp, #40]
  42581c:	str	w1, [sp, #36]
  425820:	str	w2, [sp, #32]
  425824:	str	w3, [sp, #28]
  425828:	str	x4, [sp, #16]
  42582c:	ldr	w1, [sp, #36]
  425830:	ldr	w0, [sp, #28]
  425834:	cmp	w1, w0
  425838:	b.lt	425850 <_ZdlPvm@@Base+0x10d0>  // b.tstop
  42583c:	ldr	x0, [sp, #16]
  425840:	ldr	w1, [sp, #36]
  425844:	str	w1, [x0]
  425848:	ldr	x0, [sp, #40]
  42584c:	b	4258ec <_ZdlPvm@@Base+0x116c>
  425850:	ldr	w0, [sp, #28]
  425854:	cmp	w0, #0x0
  425858:	b.ne	425880 <_ZdlPvm@@Base+0x1100>  // b.any
  42585c:	ldr	x0, [sp, #40]
  425860:	cmp	x0, #0x0
  425864:	b.eq	425870 <_ZdlPvm@@Base+0x10f0>  // b.none
  425868:	ldr	x0, [sp, #40]
  42586c:	bl	401ac0 <_ZdaPv@plt>
  425870:	ldr	x0, [sp, #16]
  425874:	str	wzr, [x0]
  425878:	mov	x0, #0x0                   	// #0
  42587c:	b	4258ec <_ZdlPvm@@Base+0x116c>
  425880:	ldr	w0, [sp, #28]
  425884:	lsl	w1, w0, #1
  425888:	ldr	x0, [sp, #16]
  42588c:	str	w1, [x0]
  425890:	ldr	x0, [sp, #16]
  425894:	ldr	w0, [x0]
  425898:	sxtw	x0, w0
  42589c:	bl	401830 <_Znam@plt>
  4258a0:	str	x0, [sp, #56]
  4258a4:	ldr	w1, [sp, #32]
  4258a8:	ldr	w0, [sp, #28]
  4258ac:	cmp	w1, w0
  4258b0:	b.ge	4258d4 <_ZdlPvm@@Base+0x1154>  // b.tcont
  4258b4:	ldr	w0, [sp, #32]
  4258b8:	cmp	w0, #0x0
  4258bc:	b.eq	4258d4 <_ZdlPvm@@Base+0x1154>  // b.none
  4258c0:	ldrsw	x0, [sp, #32]
  4258c4:	mov	x2, x0
  4258c8:	ldr	x1, [sp, #40]
  4258cc:	ldr	x0, [sp, #56]
  4258d0:	bl	401850 <memcpy@plt>
  4258d4:	ldr	x0, [sp, #40]
  4258d8:	cmp	x0, #0x0
  4258dc:	b.eq	4258e8 <_ZdlPvm@@Base+0x1168>  // b.none
  4258e0:	ldr	x0, [sp, #40]
  4258e4:	bl	401ac0 <_ZdaPv@plt>
  4258e8:	ldr	x0, [sp, #56]
  4258ec:	ldp	x29, x30, [sp], #64
  4258f0:	ret
  4258f4:	sub	sp, sp, #0x10
  4258f8:	str	x0, [sp, #8]
  4258fc:	ldr	x0, [sp, #8]
  425900:	str	xzr, [x0]
  425904:	ldr	x0, [sp, #8]
  425908:	str	wzr, [x0, #8]
  42590c:	ldr	x0, [sp, #8]
  425910:	str	wzr, [x0, #12]
  425914:	nop
  425918:	add	sp, sp, #0x10
  42591c:	ret
  425920:	stp	x29, x30, [sp, #-48]!
  425924:	mov	x29, sp
  425928:	str	x0, [sp, #40]
  42592c:	str	x1, [sp, #32]
  425930:	str	w2, [sp, #28]
  425934:	ldr	x0, [sp, #40]
  425938:	ldr	w1, [sp, #28]
  42593c:	str	w1, [x0, #8]
  425940:	ldr	w0, [sp, #28]
  425944:	mvn	w0, w0
  425948:	lsr	w0, w0, #31
  42594c:	and	w0, w0, #0xff
  425950:	mov	w3, w0
  425954:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  425958:	add	x2, x0, #0x498
  42595c:	mov	w1, #0x57                  	// #87
  425960:	mov	w0, w3
  425964:	bl	4109f0 <printf@plt+0xed90>
  425968:	ldr	x0, [sp, #40]
  42596c:	add	x0, x0, #0xc
  425970:	mov	x1, x0
  425974:	ldr	w0, [sp, #28]
  425978:	bl	4256f8 <_ZdlPvm@@Base+0xf78>
  42597c:	mov	x1, x0
  425980:	ldr	x0, [sp, #40]
  425984:	str	x1, [x0]
  425988:	ldr	w0, [sp, #28]
  42598c:	cmp	w0, #0x0
  425990:	b.eq	4259ac <_ZdlPvm@@Base+0x122c>  // b.none
  425994:	ldr	x0, [sp, #40]
  425998:	ldr	x0, [x0]
  42599c:	ldrsw	x1, [sp, #28]
  4259a0:	mov	x2, x1
  4259a4:	ldr	x1, [sp, #32]
  4259a8:	bl	401850 <memcpy@plt>
  4259ac:	nop
  4259b0:	ldp	x29, x30, [sp], #48
  4259b4:	ret
  4259b8:	stp	x29, x30, [sp, #-32]!
  4259bc:	mov	x29, sp
  4259c0:	str	x0, [sp, #24]
  4259c4:	str	x1, [sp, #16]
  4259c8:	ldr	x0, [sp, #16]
  4259cc:	cmp	x0, #0x0
  4259d0:	b.ne	4259f0 <_ZdlPvm@@Base+0x1270>  // b.any
  4259d4:	ldr	x0, [sp, #24]
  4259d8:	str	wzr, [x0, #8]
  4259dc:	ldr	x0, [sp, #24]
  4259e0:	str	xzr, [x0]
  4259e4:	ldr	x0, [sp, #24]
  4259e8:	str	wzr, [x0, #12]
  4259ec:	b	425a60 <_ZdlPvm@@Base+0x12e0>
  4259f0:	ldr	x0, [sp, #16]
  4259f4:	bl	401880 <strlen@plt>
  4259f8:	mov	w1, w0
  4259fc:	ldr	x0, [sp, #24]
  425a00:	str	w1, [x0, #8]
  425a04:	ldr	x0, [sp, #24]
  425a08:	ldr	w2, [x0, #8]
  425a0c:	ldr	x0, [sp, #24]
  425a10:	add	x0, x0, #0xc
  425a14:	mov	x1, x0
  425a18:	mov	w0, w2
  425a1c:	bl	4256f8 <_ZdlPvm@@Base+0xf78>
  425a20:	mov	x1, x0
  425a24:	ldr	x0, [sp, #24]
  425a28:	str	x1, [x0]
  425a2c:	ldr	x0, [sp, #24]
  425a30:	ldr	w0, [x0, #8]
  425a34:	cmp	w0, #0x0
  425a38:	b.eq	425a60 <_ZdlPvm@@Base+0x12e0>  // b.none
  425a3c:	ldr	x0, [sp, #24]
  425a40:	ldr	x3, [x0]
  425a44:	ldr	x0, [sp, #24]
  425a48:	ldr	w0, [x0, #8]
  425a4c:	sxtw	x0, w0
  425a50:	mov	x2, x0
  425a54:	ldr	x1, [sp, #16]
  425a58:	mov	x0, x3
  425a5c:	bl	401850 <memcpy@plt>
  425a60:	nop
  425a64:	ldp	x29, x30, [sp], #32
  425a68:	ret
  425a6c:	stp	x29, x30, [sp, #-32]!
  425a70:	mov	x29, sp
  425a74:	str	x0, [sp, #24]
  425a78:	strb	w1, [sp, #23]
  425a7c:	ldr	x0, [sp, #24]
  425a80:	mov	w1, #0x1                   	// #1
  425a84:	str	w1, [x0, #8]
  425a88:	ldr	x0, [sp, #24]
  425a8c:	add	x0, x0, #0xc
  425a90:	mov	x1, x0
  425a94:	mov	w0, #0x1                   	// #1
  425a98:	bl	4256f8 <_ZdlPvm@@Base+0xf78>
  425a9c:	mov	x1, x0
  425aa0:	ldr	x0, [sp, #24]
  425aa4:	str	x1, [x0]
  425aa8:	ldr	x0, [sp, #24]
  425aac:	ldr	x0, [x0]
  425ab0:	ldrb	w1, [sp, #23]
  425ab4:	strb	w1, [x0]
  425ab8:	nop
  425abc:	ldp	x29, x30, [sp], #32
  425ac0:	ret
  425ac4:	stp	x29, x30, [sp, #-32]!
  425ac8:	mov	x29, sp
  425acc:	str	x0, [sp, #24]
  425ad0:	str	x1, [sp, #16]
  425ad4:	ldr	x0, [sp, #16]
  425ad8:	ldr	w1, [x0, #8]
  425adc:	ldr	x0, [sp, #24]
  425ae0:	str	w1, [x0, #8]
  425ae4:	ldr	x0, [sp, #24]
  425ae8:	ldr	w2, [x0, #8]
  425aec:	ldr	x0, [sp, #24]
  425af0:	add	x0, x0, #0xc
  425af4:	mov	x1, x0
  425af8:	mov	w0, w2
  425afc:	bl	4256f8 <_ZdlPvm@@Base+0xf78>
  425b00:	mov	x1, x0
  425b04:	ldr	x0, [sp, #24]
  425b08:	str	x1, [x0]
  425b0c:	ldr	x0, [sp, #24]
  425b10:	ldr	w0, [x0, #8]
  425b14:	cmp	w0, #0x0
  425b18:	b.eq	425b44 <_ZdlPvm@@Base+0x13c4>  // b.none
  425b1c:	ldr	x0, [sp, #24]
  425b20:	ldr	x3, [x0]
  425b24:	ldr	x0, [sp, #16]
  425b28:	ldr	x1, [x0]
  425b2c:	ldr	x0, [sp, #24]
  425b30:	ldr	w0, [x0, #8]
  425b34:	sxtw	x0, w0
  425b38:	mov	x2, x0
  425b3c:	mov	x0, x3
  425b40:	bl	401850 <memcpy@plt>
  425b44:	nop
  425b48:	ldp	x29, x30, [sp], #32
  425b4c:	ret
  425b50:	stp	x29, x30, [sp, #-32]!
  425b54:	mov	x29, sp
  425b58:	str	x0, [sp, #24]
  425b5c:	ldr	x0, [sp, #24]
  425b60:	ldr	x2, [x0]
  425b64:	ldr	x0, [sp, #24]
  425b68:	ldr	w0, [x0, #12]
  425b6c:	mov	w1, w0
  425b70:	mov	x0, x2
  425b74:	bl	42574c <_ZdlPvm@@Base+0xfcc>
  425b78:	nop
  425b7c:	ldp	x29, x30, [sp], #32
  425b80:	ret
  425b84:	stp	x29, x30, [sp, #-32]!
  425b88:	mov	x29, sp
  425b8c:	str	x0, [sp, #24]
  425b90:	str	x1, [sp, #16]
  425b94:	ldr	x0, [sp, #24]
  425b98:	ldr	x4, [x0]
  425b9c:	ldr	x0, [sp, #24]
  425ba0:	ldr	w1, [x0, #12]
  425ba4:	ldr	x0, [sp, #16]
  425ba8:	ldr	w2, [x0, #8]
  425bac:	ldr	x0, [sp, #24]
  425bb0:	add	x0, x0, #0xc
  425bb4:	mov	x3, x0
  425bb8:	mov	x0, x4
  425bbc:	bl	42577c <_ZdlPvm@@Base+0xffc>
  425bc0:	mov	x1, x0
  425bc4:	ldr	x0, [sp, #24]
  425bc8:	str	x1, [x0]
  425bcc:	ldr	x0, [sp, #16]
  425bd0:	ldr	w1, [x0, #8]
  425bd4:	ldr	x0, [sp, #24]
  425bd8:	str	w1, [x0, #8]
  425bdc:	ldr	x0, [sp, #24]
  425be0:	ldr	w0, [x0, #8]
  425be4:	cmp	w0, #0x0
  425be8:	b.eq	425c14 <_ZdlPvm@@Base+0x1494>  // b.none
  425bec:	ldr	x0, [sp, #24]
  425bf0:	ldr	x3, [x0]
  425bf4:	ldr	x0, [sp, #16]
  425bf8:	ldr	x1, [x0]
  425bfc:	ldr	x0, [sp, #24]
  425c00:	ldr	w0, [x0, #8]
  425c04:	sxtw	x0, w0
  425c08:	mov	x2, x0
  425c0c:	mov	x0, x3
  425c10:	bl	401850 <memcpy@plt>
  425c14:	ldr	x0, [sp, #24]
  425c18:	ldp	x29, x30, [sp], #32
  425c1c:	ret
  425c20:	stp	x29, x30, [sp, #-48]!
  425c24:	mov	x29, sp
  425c28:	str	x0, [sp, #24]
  425c2c:	str	x1, [sp, #16]
  425c30:	ldr	x0, [sp, #16]
  425c34:	cmp	x0, #0x0
  425c38:	b.ne	425c74 <_ZdlPvm@@Base+0x14f4>  // b.any
  425c3c:	ldr	x0, [sp, #24]
  425c40:	ldr	x2, [x0]
  425c44:	ldr	x0, [sp, #24]
  425c48:	ldr	w0, [x0, #8]
  425c4c:	mov	w1, w0
  425c50:	mov	x0, x2
  425c54:	bl	42574c <_ZdlPvm@@Base+0xfcc>
  425c58:	ldr	x0, [sp, #24]
  425c5c:	str	wzr, [x0, #8]
  425c60:	ldr	x0, [sp, #24]
  425c64:	str	xzr, [x0]
  425c68:	ldr	x0, [sp, #24]
  425c6c:	str	wzr, [x0, #12]
  425c70:	b	425cf4 <_ZdlPvm@@Base+0x1574>
  425c74:	ldr	x0, [sp, #16]
  425c78:	bl	401880 <strlen@plt>
  425c7c:	str	w0, [sp, #44]
  425c80:	ldr	x0, [sp, #24]
  425c84:	ldr	x4, [x0]
  425c88:	ldr	x0, [sp, #24]
  425c8c:	ldr	w1, [x0, #12]
  425c90:	ldr	x0, [sp, #24]
  425c94:	add	x0, x0, #0xc
  425c98:	mov	x3, x0
  425c9c:	ldr	w2, [sp, #44]
  425ca0:	mov	x0, x4
  425ca4:	bl	42577c <_ZdlPvm@@Base+0xffc>
  425ca8:	mov	x1, x0
  425cac:	ldr	x0, [sp, #24]
  425cb0:	str	x1, [x0]
  425cb4:	ldr	x0, [sp, #24]
  425cb8:	ldr	w1, [sp, #44]
  425cbc:	str	w1, [x0, #8]
  425cc0:	ldr	x0, [sp, #24]
  425cc4:	ldr	w0, [x0, #8]
  425cc8:	cmp	w0, #0x0
  425ccc:	b.eq	425cf4 <_ZdlPvm@@Base+0x1574>  // b.none
  425cd0:	ldr	x0, [sp, #24]
  425cd4:	ldr	x3, [x0]
  425cd8:	ldr	x0, [sp, #24]
  425cdc:	ldr	w0, [x0, #8]
  425ce0:	sxtw	x0, w0
  425ce4:	mov	x2, x0
  425ce8:	ldr	x1, [sp, #16]
  425cec:	mov	x0, x3
  425cf0:	bl	401850 <memcpy@plt>
  425cf4:	ldr	x0, [sp, #24]
  425cf8:	ldp	x29, x30, [sp], #48
  425cfc:	ret
  425d00:	stp	x29, x30, [sp, #-32]!
  425d04:	mov	x29, sp
  425d08:	str	x0, [sp, #24]
  425d0c:	strb	w1, [sp, #23]
  425d10:	ldr	x0, [sp, #24]
  425d14:	ldr	x4, [x0]
  425d18:	ldr	x0, [sp, #24]
  425d1c:	ldr	w1, [x0, #12]
  425d20:	ldr	x0, [sp, #24]
  425d24:	add	x0, x0, #0xc
  425d28:	mov	x3, x0
  425d2c:	mov	w2, #0x1                   	// #1
  425d30:	mov	x0, x4
  425d34:	bl	42577c <_ZdlPvm@@Base+0xffc>
  425d38:	mov	x1, x0
  425d3c:	ldr	x0, [sp, #24]
  425d40:	str	x1, [x0]
  425d44:	ldr	x0, [sp, #24]
  425d48:	mov	w1, #0x1                   	// #1
  425d4c:	str	w1, [x0, #8]
  425d50:	ldr	x0, [sp, #24]
  425d54:	ldr	x0, [x0]
  425d58:	ldrb	w1, [sp, #23]
  425d5c:	strb	w1, [x0]
  425d60:	ldr	x0, [sp, #24]
  425d64:	ldp	x29, x30, [sp], #32
  425d68:	ret
  425d6c:	stp	x29, x30, [sp, #-32]!
  425d70:	mov	x29, sp
  425d74:	str	x0, [sp, #24]
  425d78:	str	x1, [sp, #16]
  425d7c:	ldr	x0, [sp, #24]
  425d80:	ldr	x2, [x0]
  425d84:	ldr	x0, [sp, #24]
  425d88:	ldr	w0, [x0, #12]
  425d8c:	mov	w1, w0
  425d90:	mov	x0, x2
  425d94:	bl	42574c <_ZdlPvm@@Base+0xfcc>
  425d98:	ldr	x0, [sp, #16]
  425d9c:	ldr	x1, [x0]
  425da0:	ldr	x0, [sp, #24]
  425da4:	str	x1, [x0]
  425da8:	ldr	x0, [sp, #16]
  425dac:	ldr	w1, [x0, #8]
  425db0:	ldr	x0, [sp, #24]
  425db4:	str	w1, [x0, #8]
  425db8:	ldr	x0, [sp, #16]
  425dbc:	ldr	w1, [x0, #12]
  425dc0:	ldr	x0, [sp, #24]
  425dc4:	str	w1, [x0, #12]
  425dc8:	ldr	x0, [sp, #16]
  425dcc:	str	xzr, [x0]
  425dd0:	ldr	x0, [sp, #16]
  425dd4:	str	wzr, [x0, #8]
  425dd8:	ldr	x0, [sp, #16]
  425ddc:	str	wzr, [x0, #12]
  425de0:	nop
  425de4:	ldp	x29, x30, [sp], #32
  425de8:	ret
  425dec:	stp	x29, x30, [sp, #-32]!
  425df0:	mov	x29, sp
  425df4:	str	x0, [sp, #24]
  425df8:	ldr	x0, [sp, #24]
  425dfc:	ldr	x5, [x0]
  425e00:	ldr	x0, [sp, #24]
  425e04:	ldr	w1, [x0, #12]
  425e08:	ldr	x0, [sp, #24]
  425e0c:	ldr	w2, [x0, #8]
  425e10:	ldr	x0, [sp, #24]
  425e14:	ldr	w0, [x0, #8]
  425e18:	add	w3, w0, #0x1
  425e1c:	ldr	x0, [sp, #24]
  425e20:	add	x0, x0, #0xc
  425e24:	mov	x4, x0
  425e28:	mov	x0, x5
  425e2c:	bl	425810 <_ZdlPvm@@Base+0x1090>
  425e30:	mov	x1, x0
  425e34:	ldr	x0, [sp, #24]
  425e38:	str	x1, [x0]
  425e3c:	nop
  425e40:	ldp	x29, x30, [sp], #32
  425e44:	ret
  425e48:	stp	x29, x30, [sp, #-48]!
  425e4c:	mov	x29, sp
  425e50:	str	x0, [sp, #24]
  425e54:	str	x1, [sp, #16]
  425e58:	ldr	x0, [sp, #16]
  425e5c:	cmp	x0, #0x0
  425e60:	b.eq	425f08 <_ZdlPvm@@Base+0x1788>  // b.none
  425e64:	ldr	x0, [sp, #16]
  425e68:	bl	401880 <strlen@plt>
  425e6c:	str	w0, [sp, #44]
  425e70:	ldr	x0, [sp, #24]
  425e74:	ldr	w0, [x0, #8]
  425e78:	ldr	w1, [sp, #44]
  425e7c:	add	w0, w1, w0
  425e80:	str	w0, [sp, #40]
  425e84:	ldr	x0, [sp, #24]
  425e88:	ldr	w0, [x0, #12]
  425e8c:	ldr	w1, [sp, #40]
  425e90:	cmp	w1, w0
  425e94:	b.le	425ed4 <_ZdlPvm@@Base+0x1754>
  425e98:	ldr	x0, [sp, #24]
  425e9c:	ldr	x5, [x0]
  425ea0:	ldr	x0, [sp, #24]
  425ea4:	ldr	w1, [x0, #12]
  425ea8:	ldr	x0, [sp, #24]
  425eac:	ldr	w2, [x0, #8]
  425eb0:	ldr	x0, [sp, #24]
  425eb4:	add	x0, x0, #0xc
  425eb8:	mov	x4, x0
  425ebc:	ldr	w3, [sp, #40]
  425ec0:	mov	x0, x5
  425ec4:	bl	425810 <_ZdlPvm@@Base+0x1090>
  425ec8:	mov	x1, x0
  425ecc:	ldr	x0, [sp, #24]
  425ed0:	str	x1, [x0]
  425ed4:	ldr	x0, [sp, #24]
  425ed8:	ldr	x1, [x0]
  425edc:	ldr	x0, [sp, #24]
  425ee0:	ldr	w0, [x0, #8]
  425ee4:	sxtw	x0, w0
  425ee8:	add	x0, x1, x0
  425eec:	ldrsw	x1, [sp, #44]
  425ef0:	mov	x2, x1
  425ef4:	ldr	x1, [sp, #16]
  425ef8:	bl	401850 <memcpy@plt>
  425efc:	ldr	x0, [sp, #24]
  425f00:	ldr	w1, [sp, #40]
  425f04:	str	w1, [x0, #8]
  425f08:	ldr	x0, [sp, #24]
  425f0c:	ldp	x29, x30, [sp], #48
  425f10:	ret
  425f14:	stp	x29, x30, [sp, #-48]!
  425f18:	mov	x29, sp
  425f1c:	str	x0, [sp, #24]
  425f20:	str	x1, [sp, #16]
  425f24:	ldr	x0, [sp, #16]
  425f28:	ldr	w0, [x0, #8]
  425f2c:	cmp	w0, #0x0
  425f30:	b.eq	425fe0 <_ZdlPvm@@Base+0x1860>  // b.none
  425f34:	ldr	x0, [sp, #24]
  425f38:	ldr	w1, [x0, #8]
  425f3c:	ldr	x0, [sp, #16]
  425f40:	ldr	w0, [x0, #8]
  425f44:	add	w0, w1, w0
  425f48:	str	w0, [sp, #44]
  425f4c:	ldr	x0, [sp, #24]
  425f50:	ldr	w0, [x0, #12]
  425f54:	ldr	w1, [sp, #44]
  425f58:	cmp	w1, w0
  425f5c:	b.le	425f9c <_ZdlPvm@@Base+0x181c>
  425f60:	ldr	x0, [sp, #24]
  425f64:	ldr	x5, [x0]
  425f68:	ldr	x0, [sp, #24]
  425f6c:	ldr	w1, [x0, #12]
  425f70:	ldr	x0, [sp, #24]
  425f74:	ldr	w2, [x0, #8]
  425f78:	ldr	x0, [sp, #24]
  425f7c:	add	x0, x0, #0xc
  425f80:	mov	x4, x0
  425f84:	ldr	w3, [sp, #44]
  425f88:	mov	x0, x5
  425f8c:	bl	425810 <_ZdlPvm@@Base+0x1090>
  425f90:	mov	x1, x0
  425f94:	ldr	x0, [sp, #24]
  425f98:	str	x1, [x0]
  425f9c:	ldr	x0, [sp, #24]
  425fa0:	ldr	x1, [x0]
  425fa4:	ldr	x0, [sp, #24]
  425fa8:	ldr	w0, [x0, #8]
  425fac:	sxtw	x0, w0
  425fb0:	add	x3, x1, x0
  425fb4:	ldr	x0, [sp, #16]
  425fb8:	ldr	x1, [x0]
  425fbc:	ldr	x0, [sp, #16]
  425fc0:	ldr	w0, [x0, #8]
  425fc4:	sxtw	x0, w0
  425fc8:	mov	x2, x0
  425fcc:	mov	x0, x3
  425fd0:	bl	401850 <memcpy@plt>
  425fd4:	ldr	x0, [sp, #24]
  425fd8:	ldr	w1, [sp, #44]
  425fdc:	str	w1, [x0, #8]
  425fe0:	ldr	x0, [sp, #24]
  425fe4:	ldp	x29, x30, [sp], #48
  425fe8:	ret
  425fec:	stp	x29, x30, [sp, #-64]!
  425ff0:	mov	x29, sp
  425ff4:	str	x0, [sp, #40]
  425ff8:	str	x1, [sp, #32]
  425ffc:	str	w2, [sp, #28]
  426000:	ldr	w0, [sp, #28]
  426004:	cmp	w0, #0x0
  426008:	b.le	4260a4 <_ZdlPvm@@Base+0x1924>
  42600c:	ldr	x0, [sp, #40]
  426010:	ldr	w0, [x0, #8]
  426014:	ldr	w1, [sp, #28]
  426018:	add	w0, w1, w0
  42601c:	str	w0, [sp, #60]
  426020:	ldr	x0, [sp, #40]
  426024:	ldr	w0, [x0, #12]
  426028:	ldr	w1, [sp, #60]
  42602c:	cmp	w1, w0
  426030:	b.le	426070 <_ZdlPvm@@Base+0x18f0>
  426034:	ldr	x0, [sp, #40]
  426038:	ldr	x5, [x0]
  42603c:	ldr	x0, [sp, #40]
  426040:	ldr	w1, [x0, #12]
  426044:	ldr	x0, [sp, #40]
  426048:	ldr	w2, [x0, #8]
  42604c:	ldr	x0, [sp, #40]
  426050:	add	x0, x0, #0xc
  426054:	mov	x4, x0
  426058:	ldr	w3, [sp, #60]
  42605c:	mov	x0, x5
  426060:	bl	425810 <_ZdlPvm@@Base+0x1090>
  426064:	mov	x1, x0
  426068:	ldr	x0, [sp, #40]
  42606c:	str	x1, [x0]
  426070:	ldr	x0, [sp, #40]
  426074:	ldr	x1, [x0]
  426078:	ldr	x0, [sp, #40]
  42607c:	ldr	w0, [x0, #8]
  426080:	sxtw	x0, w0
  426084:	add	x0, x1, x0
  426088:	ldrsw	x1, [sp, #28]
  42608c:	mov	x2, x1
  426090:	ldr	x1, [sp, #32]
  426094:	bl	401850 <memcpy@plt>
  426098:	ldr	x0, [sp, #40]
  42609c:	ldr	w1, [sp, #60]
  4260a0:	str	w1, [x0, #8]
  4260a4:	nop
  4260a8:	ldp	x29, x30, [sp], #64
  4260ac:	ret
  4260b0:	stp	x29, x30, [sp, #-48]!
  4260b4:	mov	x29, sp
  4260b8:	str	x0, [sp, #40]
  4260bc:	str	x1, [sp, #32]
  4260c0:	str	w2, [sp, #28]
  4260c4:	str	x3, [sp, #16]
  4260c8:	str	w4, [sp, #24]
  4260cc:	ldr	w0, [sp, #28]
  4260d0:	cmp	w0, #0x0
  4260d4:	b.lt	4260ec <_ZdlPvm@@Base+0x196c>  // b.tstop
  4260d8:	ldr	w0, [sp, #24]
  4260dc:	cmp	w0, #0x0
  4260e0:	b.lt	4260ec <_ZdlPvm@@Base+0x196c>  // b.tstop
  4260e4:	mov	w0, #0x1                   	// #1
  4260e8:	b	4260f0 <_ZdlPvm@@Base+0x1970>
  4260ec:	mov	w0, #0x0                   	// #0
  4260f0:	mov	w3, w0
  4260f4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4260f8:	add	x2, x0, #0x498
  4260fc:	mov	w1, #0xd7                  	// #215
  426100:	mov	w0, w3
  426104:	bl	4109f0 <printf@plt+0xed90>
  426108:	ldr	w1, [sp, #28]
  42610c:	ldr	w0, [sp, #24]
  426110:	add	w1, w1, w0
  426114:	ldr	x0, [sp, #40]
  426118:	str	w1, [x0, #8]
  42611c:	ldr	x0, [sp, #40]
  426120:	ldr	w0, [x0, #8]
  426124:	cmp	w0, #0x0
  426128:	b.ne	426140 <_ZdlPvm@@Base+0x19c0>  // b.any
  42612c:	ldr	x0, [sp, #40]
  426130:	str	wzr, [x0, #12]
  426134:	ldr	x0, [sp, #40]
  426138:	str	xzr, [x0]
  42613c:	b	4261d4 <_ZdlPvm@@Base+0x1a54>
  426140:	ldr	x0, [sp, #40]
  426144:	ldr	w2, [x0, #8]
  426148:	ldr	x0, [sp, #40]
  42614c:	add	x0, x0, #0xc
  426150:	mov	x1, x0
  426154:	mov	w0, w2
  426158:	bl	4256f8 <_ZdlPvm@@Base+0xf78>
  42615c:	mov	x1, x0
  426160:	ldr	x0, [sp, #40]
  426164:	str	x1, [x0]
  426168:	ldr	w0, [sp, #28]
  42616c:	cmp	w0, #0x0
  426170:	b.ne	426190 <_ZdlPvm@@Base+0x1a10>  // b.any
  426174:	ldr	x0, [sp, #40]
  426178:	ldr	x0, [x0]
  42617c:	ldrsw	x1, [sp, #24]
  426180:	mov	x2, x1
  426184:	ldr	x1, [sp, #16]
  426188:	bl	401850 <memcpy@plt>
  42618c:	b	4261d4 <_ZdlPvm@@Base+0x1a54>
  426190:	ldr	x0, [sp, #40]
  426194:	ldr	x0, [x0]
  426198:	ldrsw	x1, [sp, #28]
  42619c:	mov	x2, x1
  4261a0:	ldr	x1, [sp, #32]
  4261a4:	bl	401850 <memcpy@plt>
  4261a8:	ldr	w0, [sp, #24]
  4261ac:	cmp	w0, #0x0
  4261b0:	b.eq	4261d4 <_ZdlPvm@@Base+0x1a54>  // b.none
  4261b4:	ldr	x0, [sp, #40]
  4261b8:	ldr	x1, [x0]
  4261bc:	ldrsw	x0, [sp, #28]
  4261c0:	add	x0, x1, x0
  4261c4:	ldrsw	x1, [sp, #24]
  4261c8:	mov	x2, x1
  4261cc:	ldr	x1, [sp, #16]
  4261d0:	bl	401850 <memcpy@plt>
  4261d4:	nop
  4261d8:	ldp	x29, x30, [sp], #48
  4261dc:	ret
  4261e0:	stp	x29, x30, [sp, #-32]!
  4261e4:	mov	x29, sp
  4261e8:	str	x0, [sp, #24]
  4261ec:	str	x1, [sp, #16]
  4261f0:	ldr	x0, [sp, #24]
  4261f4:	ldr	w1, [x0, #8]
  4261f8:	ldr	x0, [sp, #16]
  4261fc:	ldr	w0, [x0, #8]
  426200:	cmp	w1, w0
  426204:	b.gt	426258 <_ZdlPvm@@Base+0x1ad8>
  426208:	ldr	x0, [sp, #24]
  42620c:	ldr	w0, [x0, #8]
  426210:	cmp	w0, #0x0
  426214:	b.eq	426248 <_ZdlPvm@@Base+0x1ac8>  // b.none
  426218:	ldr	x0, [sp, #24]
  42621c:	ldr	x3, [x0]
  426220:	ldr	x0, [sp, #16]
  426224:	ldr	x1, [x0]
  426228:	ldr	x0, [sp, #24]
  42622c:	ldr	w0, [x0, #8]
  426230:	sxtw	x0, w0
  426234:	mov	x2, x0
  426238:	mov	x0, x3
  42623c:	bl	4018f0 <memcmp@plt>
  426240:	cmp	w0, #0x0
  426244:	b.gt	426250 <_ZdlPvm@@Base+0x1ad0>
  426248:	mov	w0, #0x1                   	// #1
  42624c:	b	426254 <_ZdlPvm@@Base+0x1ad4>
  426250:	mov	w0, #0x0                   	// #0
  426254:	b	4262a4 <_ZdlPvm@@Base+0x1b24>
  426258:	ldr	x0, [sp, #16]
  42625c:	ldr	w0, [x0, #8]
  426260:	cmp	w0, #0x0
  426264:	b.eq	4262a0 <_ZdlPvm@@Base+0x1b20>  // b.none
  426268:	ldr	x0, [sp, #24]
  42626c:	ldr	x3, [x0]
  426270:	ldr	x0, [sp, #16]
  426274:	ldr	x1, [x0]
  426278:	ldr	x0, [sp, #16]
  42627c:	ldr	w0, [x0, #8]
  426280:	sxtw	x0, w0
  426284:	mov	x2, x0
  426288:	mov	x0, x3
  42628c:	bl	4018f0 <memcmp@plt>
  426290:	cmp	w0, #0x0
  426294:	b.ge	4262a0 <_ZdlPvm@@Base+0x1b20>  // b.tcont
  426298:	mov	w0, #0x1                   	// #1
  42629c:	b	4262a4 <_ZdlPvm@@Base+0x1b24>
  4262a0:	mov	w0, #0x0                   	// #0
  4262a4:	ldp	x29, x30, [sp], #32
  4262a8:	ret
  4262ac:	stp	x29, x30, [sp, #-32]!
  4262b0:	mov	x29, sp
  4262b4:	str	x0, [sp, #24]
  4262b8:	str	x1, [sp, #16]
  4262bc:	ldr	x0, [sp, #24]
  4262c0:	ldr	w1, [x0, #8]
  4262c4:	ldr	x0, [sp, #16]
  4262c8:	ldr	w0, [x0, #8]
  4262cc:	cmp	w1, w0
  4262d0:	b.ge	426324 <_ZdlPvm@@Base+0x1ba4>  // b.tcont
  4262d4:	ldr	x0, [sp, #24]
  4262d8:	ldr	w0, [x0, #8]
  4262dc:	cmp	w0, #0x0
  4262e0:	b.eq	426314 <_ZdlPvm@@Base+0x1b94>  // b.none
  4262e4:	ldr	x0, [sp, #24]
  4262e8:	ldr	x3, [x0]
  4262ec:	ldr	x0, [sp, #16]
  4262f0:	ldr	x1, [x0]
  4262f4:	ldr	x0, [sp, #24]
  4262f8:	ldr	w0, [x0, #8]
  4262fc:	sxtw	x0, w0
  426300:	mov	x2, x0
  426304:	mov	x0, x3
  426308:	bl	4018f0 <memcmp@plt>
  42630c:	cmp	w0, #0x0
  426310:	b.gt	42631c <_ZdlPvm@@Base+0x1b9c>
  426314:	mov	w0, #0x1                   	// #1
  426318:	b	426320 <_ZdlPvm@@Base+0x1ba0>
  42631c:	mov	w0, #0x0                   	// #0
  426320:	b	426370 <_ZdlPvm@@Base+0x1bf0>
  426324:	ldr	x0, [sp, #16]
  426328:	ldr	w0, [x0, #8]
  42632c:	cmp	w0, #0x0
  426330:	b.eq	42636c <_ZdlPvm@@Base+0x1bec>  // b.none
  426334:	ldr	x0, [sp, #24]
  426338:	ldr	x3, [x0]
  42633c:	ldr	x0, [sp, #16]
  426340:	ldr	x1, [x0]
  426344:	ldr	x0, [sp, #16]
  426348:	ldr	w0, [x0, #8]
  42634c:	sxtw	x0, w0
  426350:	mov	x2, x0
  426354:	mov	x0, x3
  426358:	bl	4018f0 <memcmp@plt>
  42635c:	cmp	w0, #0x0
  426360:	b.ge	42636c <_ZdlPvm@@Base+0x1bec>  // b.tcont
  426364:	mov	w0, #0x1                   	// #1
  426368:	b	426370 <_ZdlPvm@@Base+0x1bf0>
  42636c:	mov	w0, #0x0                   	// #0
  426370:	ldp	x29, x30, [sp], #32
  426374:	ret
  426378:	stp	x29, x30, [sp, #-32]!
  42637c:	mov	x29, sp
  426380:	str	x0, [sp, #24]
  426384:	str	x1, [sp, #16]
  426388:	ldr	x0, [sp, #24]
  42638c:	ldr	w1, [x0, #8]
  426390:	ldr	x0, [sp, #16]
  426394:	ldr	w0, [x0, #8]
  426398:	cmp	w1, w0
  42639c:	b.lt	4263f0 <_ZdlPvm@@Base+0x1c70>  // b.tstop
  4263a0:	ldr	x0, [sp, #16]
  4263a4:	ldr	w0, [x0, #8]
  4263a8:	cmp	w0, #0x0
  4263ac:	b.eq	4263e0 <_ZdlPvm@@Base+0x1c60>  // b.none
  4263b0:	ldr	x0, [sp, #24]
  4263b4:	ldr	x3, [x0]
  4263b8:	ldr	x0, [sp, #16]
  4263bc:	ldr	x1, [x0]
  4263c0:	ldr	x0, [sp, #16]
  4263c4:	ldr	w0, [x0, #8]
  4263c8:	sxtw	x0, w0
  4263cc:	mov	x2, x0
  4263d0:	mov	x0, x3
  4263d4:	bl	4018f0 <memcmp@plt>
  4263d8:	cmp	w0, #0x0
  4263dc:	b.lt	4263e8 <_ZdlPvm@@Base+0x1c68>  // b.tstop
  4263e0:	mov	w0, #0x1                   	// #1
  4263e4:	b	4263ec <_ZdlPvm@@Base+0x1c6c>
  4263e8:	mov	w0, #0x0                   	// #0
  4263ec:	b	42643c <_ZdlPvm@@Base+0x1cbc>
  4263f0:	ldr	x0, [sp, #24]
  4263f4:	ldr	w0, [x0, #8]
  4263f8:	cmp	w0, #0x0
  4263fc:	b.eq	426438 <_ZdlPvm@@Base+0x1cb8>  // b.none
  426400:	ldr	x0, [sp, #24]
  426404:	ldr	x3, [x0]
  426408:	ldr	x0, [sp, #16]
  42640c:	ldr	x1, [x0]
  426410:	ldr	x0, [sp, #24]
  426414:	ldr	w0, [x0, #8]
  426418:	sxtw	x0, w0
  42641c:	mov	x2, x0
  426420:	mov	x0, x3
  426424:	bl	4018f0 <memcmp@plt>
  426428:	cmp	w0, #0x0
  42642c:	b.le	426438 <_ZdlPvm@@Base+0x1cb8>
  426430:	mov	w0, #0x1                   	// #1
  426434:	b	42643c <_ZdlPvm@@Base+0x1cbc>
  426438:	mov	w0, #0x0                   	// #0
  42643c:	ldp	x29, x30, [sp], #32
  426440:	ret
  426444:	stp	x29, x30, [sp, #-32]!
  426448:	mov	x29, sp
  42644c:	str	x0, [sp, #24]
  426450:	str	x1, [sp, #16]
  426454:	ldr	x0, [sp, #24]
  426458:	ldr	w1, [x0, #8]
  42645c:	ldr	x0, [sp, #16]
  426460:	ldr	w0, [x0, #8]
  426464:	cmp	w1, w0
  426468:	b.le	4264bc <_ZdlPvm@@Base+0x1d3c>
  42646c:	ldr	x0, [sp, #16]
  426470:	ldr	w0, [x0, #8]
  426474:	cmp	w0, #0x0
  426478:	b.eq	4264ac <_ZdlPvm@@Base+0x1d2c>  // b.none
  42647c:	ldr	x0, [sp, #24]
  426480:	ldr	x3, [x0]
  426484:	ldr	x0, [sp, #16]
  426488:	ldr	x1, [x0]
  42648c:	ldr	x0, [sp, #16]
  426490:	ldr	w0, [x0, #8]
  426494:	sxtw	x0, w0
  426498:	mov	x2, x0
  42649c:	mov	x0, x3
  4264a0:	bl	4018f0 <memcmp@plt>
  4264a4:	cmp	w0, #0x0
  4264a8:	b.lt	4264b4 <_ZdlPvm@@Base+0x1d34>  // b.tstop
  4264ac:	mov	w0, #0x1                   	// #1
  4264b0:	b	4264b8 <_ZdlPvm@@Base+0x1d38>
  4264b4:	mov	w0, #0x0                   	// #0
  4264b8:	b	426508 <_ZdlPvm@@Base+0x1d88>
  4264bc:	ldr	x0, [sp, #24]
  4264c0:	ldr	w0, [x0, #8]
  4264c4:	cmp	w0, #0x0
  4264c8:	b.eq	426504 <_ZdlPvm@@Base+0x1d84>  // b.none
  4264cc:	ldr	x0, [sp, #24]
  4264d0:	ldr	x3, [x0]
  4264d4:	ldr	x0, [sp, #16]
  4264d8:	ldr	x1, [x0]
  4264dc:	ldr	x0, [sp, #24]
  4264e0:	ldr	w0, [x0, #8]
  4264e4:	sxtw	x0, w0
  4264e8:	mov	x2, x0
  4264ec:	mov	x0, x3
  4264f0:	bl	4018f0 <memcmp@plt>
  4264f4:	cmp	w0, #0x0
  4264f8:	b.le	426504 <_ZdlPvm@@Base+0x1d84>
  4264fc:	mov	w0, #0x1                   	// #1
  426500:	b	426508 <_ZdlPvm@@Base+0x1d88>
  426504:	mov	w0, #0x0                   	// #0
  426508:	ldp	x29, x30, [sp], #32
  42650c:	ret
  426510:	stp	x29, x30, [sp, #-32]!
  426514:	mov	x29, sp
  426518:	str	x0, [sp, #24]
  42651c:	str	w1, [sp, #20]
  426520:	ldr	w0, [sp, #20]
  426524:	mvn	w0, w0
  426528:	lsr	w0, w0, #31
  42652c:	and	w0, w0, #0xff
  426530:	mov	w3, w0
  426534:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426538:	add	x2, x0, #0x498
  42653c:	mov	w1, #0x107                 	// #263
  426540:	mov	w0, w3
  426544:	bl	4109f0 <printf@plt+0xed90>
  426548:	ldr	x0, [sp, #24]
  42654c:	ldr	w0, [x0, #12]
  426550:	ldr	w1, [sp, #20]
  426554:	cmp	w1, w0
  426558:	b.le	426598 <_ZdlPvm@@Base+0x1e18>
  42655c:	ldr	x0, [sp, #24]
  426560:	ldr	x5, [x0]
  426564:	ldr	x0, [sp, #24]
  426568:	ldr	w1, [x0, #12]
  42656c:	ldr	x0, [sp, #24]
  426570:	ldr	w2, [x0, #8]
  426574:	ldr	x0, [sp, #24]
  426578:	add	x0, x0, #0xc
  42657c:	mov	x4, x0
  426580:	ldr	w3, [sp, #20]
  426584:	mov	x0, x5
  426588:	bl	425810 <_ZdlPvm@@Base+0x1090>
  42658c:	mov	x1, x0
  426590:	ldr	x0, [sp, #24]
  426594:	str	x1, [x0]
  426598:	ldr	x0, [sp, #24]
  42659c:	ldr	w1, [sp, #20]
  4265a0:	str	w1, [x0, #8]
  4265a4:	nop
  4265a8:	ldp	x29, x30, [sp], #32
  4265ac:	ret
  4265b0:	sub	sp, sp, #0x10
  4265b4:	str	x0, [sp, #8]
  4265b8:	ldr	x0, [sp, #8]
  4265bc:	str	wzr, [x0, #8]
  4265c0:	nop
  4265c4:	add	sp, sp, #0x10
  4265c8:	ret
  4265cc:	stp	x29, x30, [sp, #-48]!
  4265d0:	mov	x29, sp
  4265d4:	str	x0, [sp, #24]
  4265d8:	strb	w1, [sp, #23]
  4265dc:	ldr	x0, [sp, #24]
  4265e0:	ldr	x0, [x0]
  4265e4:	cmp	x0, #0x0
  4265e8:	b.eq	426614 <_ZdlPvm@@Base+0x1e94>  // b.none
  4265ec:	ldr	x0, [sp, #24]
  4265f0:	ldr	x3, [x0]
  4265f4:	ldrb	w1, [sp, #23]
  4265f8:	ldr	x0, [sp, #24]
  4265fc:	ldr	w0, [x0, #8]
  426600:	sxtw	x0, w0
  426604:	mov	x2, x0
  426608:	mov	x0, x3
  42660c:	bl	4019d0 <memchr@plt>
  426610:	b	426618 <_ZdlPvm@@Base+0x1e98>
  426614:	mov	x0, #0x0                   	// #0
  426618:	str	x0, [sp, #40]
  42661c:	ldr	x0, [sp, #40]
  426620:	cmp	x0, #0x0
  426624:	b.eq	42663c <_ZdlPvm@@Base+0x1ebc>  // b.none
  426628:	ldr	x0, [sp, #24]
  42662c:	ldr	x0, [x0]
  426630:	ldr	x1, [sp, #40]
  426634:	sub	x0, x1, x0
  426638:	b	426640 <_ZdlPvm@@Base+0x1ec0>
  42663c:	mov	w0, #0xffffffff            	// #-1
  426640:	ldp	x29, x30, [sp], #48
  426644:	ret
  426648:	stp	x29, x30, [sp, #-80]!
  42664c:	mov	x29, sp
  426650:	str	x0, [sp, #24]
  426654:	ldr	x0, [sp, #24]
  426658:	ldr	x0, [x0]
  42665c:	str	x0, [sp, #56]
  426660:	ldr	x0, [sp, #24]
  426664:	ldr	w0, [x0, #8]
  426668:	str	w0, [sp, #52]
  42666c:	str	wzr, [sp, #76]
  426670:	str	wzr, [sp, #72]
  426674:	ldr	w1, [sp, #72]
  426678:	ldr	w0, [sp, #52]
  42667c:	cmp	w1, w0
  426680:	b.ge	4266b8 <_ZdlPvm@@Base+0x1f38>  // b.tcont
  426684:	ldrsw	x0, [sp, #72]
  426688:	ldr	x1, [sp, #56]
  42668c:	add	x0, x1, x0
  426690:	ldrb	w0, [x0]
  426694:	cmp	w0, #0x0
  426698:	b.ne	4266a8 <_ZdlPvm@@Base+0x1f28>  // b.any
  42669c:	ldr	w0, [sp, #76]
  4266a0:	add	w0, w0, #0x1
  4266a4:	str	w0, [sp, #76]
  4266a8:	ldr	w0, [sp, #72]
  4266ac:	add	w0, w0, #0x1
  4266b0:	str	w0, [sp, #72]
  4266b4:	b	426674 <_ZdlPvm@@Base+0x1ef4>
  4266b8:	ldr	w0, [sp, #52]
  4266bc:	add	w1, w0, #0x1
  4266c0:	ldr	w0, [sp, #76]
  4266c4:	sub	w0, w1, w0
  4266c8:	sxtw	x0, w0
  4266cc:	bl	401b40 <malloc@plt>
  4266d0:	str	x0, [sp, #40]
  4266d4:	ldr	x0, [sp, #40]
  4266d8:	str	x0, [sp, #64]
  4266dc:	str	wzr, [sp, #72]
  4266e0:	ldr	w1, [sp, #72]
  4266e4:	ldr	w0, [sp, #52]
  4266e8:	cmp	w1, w0
  4266ec:	b.ge	426738 <_ZdlPvm@@Base+0x1fb8>  // b.tcont
  4266f0:	ldrsw	x0, [sp, #72]
  4266f4:	ldr	x1, [sp, #56]
  4266f8:	add	x0, x1, x0
  4266fc:	ldrb	w0, [x0]
  426700:	cmp	w0, #0x0
  426704:	b.eq	426728 <_ZdlPvm@@Base+0x1fa8>  // b.none
  426708:	ldrsw	x0, [sp, #72]
  42670c:	ldr	x1, [sp, #56]
  426710:	add	x1, x1, x0
  426714:	ldr	x0, [sp, #64]
  426718:	add	x2, x0, #0x1
  42671c:	str	x2, [sp, #64]
  426720:	ldrb	w1, [x1]
  426724:	strb	w1, [x0]
  426728:	ldr	w0, [sp, #72]
  42672c:	add	w0, w0, #0x1
  426730:	str	w0, [sp, #72]
  426734:	b	4266e0 <_ZdlPvm@@Base+0x1f60>
  426738:	ldr	x0, [sp, #64]
  42673c:	strb	wzr, [x0]
  426740:	ldr	x0, [sp, #40]
  426744:	ldp	x29, x30, [sp], #80
  426748:	ret
  42674c:	stp	x29, x30, [sp, #-64]!
  426750:	mov	x29, sp
  426754:	str	x0, [sp, #24]
  426758:	ldr	x0, [sp, #24]
  42675c:	ldr	w0, [x0, #8]
  426760:	sub	w0, w0, #0x1
  426764:	str	w0, [sp, #60]
  426768:	ldr	w0, [sp, #60]
  42676c:	cmp	w0, #0x0
  426770:	b.lt	4267a0 <_ZdlPvm@@Base+0x2020>  // b.tstop
  426774:	ldr	x0, [sp, #24]
  426778:	ldr	x1, [x0]
  42677c:	ldrsw	x0, [sp, #60]
  426780:	add	x0, x1, x0
  426784:	ldrb	w0, [x0]
  426788:	cmp	w0, #0x20
  42678c:	b.ne	4267a0 <_ZdlPvm@@Base+0x2020>  // b.any
  426790:	ldr	w0, [sp, #60]
  426794:	sub	w0, w0, #0x1
  426798:	str	w0, [sp, #60]
  42679c:	b	426768 <_ZdlPvm@@Base+0x1fe8>
  4267a0:	ldr	x0, [sp, #24]
  4267a4:	ldr	x0, [x0]
  4267a8:	str	x0, [sp, #48]
  4267ac:	ldr	w0, [sp, #60]
  4267b0:	cmp	w0, #0x0
  4267b4:	b.le	4267e4 <_ZdlPvm@@Base+0x2064>
  4267b8:	ldr	x0, [sp, #48]
  4267bc:	ldrb	w0, [x0]
  4267c0:	cmp	w0, #0x20
  4267c4:	b.ne	4267e4 <_ZdlPvm@@Base+0x2064>  // b.any
  4267c8:	ldr	x0, [sp, #48]
  4267cc:	add	x0, x0, #0x1
  4267d0:	str	x0, [sp, #48]
  4267d4:	ldr	w0, [sp, #60]
  4267d8:	sub	w0, w0, #0x1
  4267dc:	str	w0, [sp, #60]
  4267e0:	b	4267b8 <_ZdlPvm@@Base+0x2038>
  4267e4:	ldr	x0, [sp, #24]
  4267e8:	ldr	w0, [x0, #8]
  4267ec:	sub	w0, w0, #0x1
  4267f0:	ldr	w1, [sp, #60]
  4267f4:	cmp	w1, w0
  4267f8:	b.eq	4268b8 <_ZdlPvm@@Base+0x2138>  // b.none
  4267fc:	ldr	w0, [sp, #60]
  426800:	cmp	w0, #0x0
  426804:	b.lt	426874 <_ZdlPvm@@Base+0x20f4>  // b.tstop
  426808:	ldr	w0, [sp, #60]
  42680c:	add	w1, w0, #0x1
  426810:	ldr	x0, [sp, #24]
  426814:	str	w1, [x0, #8]
  426818:	ldr	x0, [sp, #24]
  42681c:	ldr	w0, [x0, #12]
  426820:	sxtw	x0, w0
  426824:	bl	401830 <_Znam@plt>
  426828:	str	x0, [sp, #40]
  42682c:	ldr	x0, [sp, #24]
  426830:	ldr	w0, [x0, #8]
  426834:	sxtw	x0, w0
  426838:	mov	x2, x0
  42683c:	ldr	x1, [sp, #48]
  426840:	ldr	x0, [sp, #40]
  426844:	bl	401850 <memcpy@plt>
  426848:	ldr	x0, [sp, #24]
  42684c:	ldr	x0, [x0]
  426850:	cmp	x0, #0x0
  426854:	b.eq	426864 <_ZdlPvm@@Base+0x20e4>  // b.none
  426858:	ldr	x0, [sp, #24]
  42685c:	ldr	x0, [x0]
  426860:	bl	401ac0 <_ZdaPv@plt>
  426864:	ldr	x0, [sp, #24]
  426868:	ldr	x1, [sp, #40]
  42686c:	str	x1, [x0]
  426870:	b	4268b8 <_ZdlPvm@@Base+0x2138>
  426874:	ldr	x0, [sp, #24]
  426878:	str	wzr, [x0, #8]
  42687c:	ldr	x0, [sp, #24]
  426880:	ldr	x0, [x0]
  426884:	cmp	x0, #0x0
  426888:	b.eq	4268b8 <_ZdlPvm@@Base+0x2138>  // b.none
  42688c:	ldr	x0, [sp, #24]
  426890:	ldr	x0, [x0]
  426894:	cmp	x0, #0x0
  426898:	b.eq	4268a8 <_ZdlPvm@@Base+0x2128>  // b.none
  42689c:	ldr	x0, [sp, #24]
  4268a0:	ldr	x0, [x0]
  4268a4:	bl	401ac0 <_ZdaPv@plt>
  4268a8:	ldr	x0, [sp, #24]
  4268ac:	str	xzr, [x0]
  4268b0:	ldr	x0, [sp, #24]
  4268b4:	str	wzr, [x0, #12]
  4268b8:	nop
  4268bc:	ldp	x29, x30, [sp], #64
  4268c0:	ret
  4268c4:	stp	x29, x30, [sp, #-48]!
  4268c8:	mov	x29, sp
  4268cc:	str	x0, [sp, #24]
  4268d0:	str	x1, [sp, #16]
  4268d4:	ldr	x0, [sp, #24]
  4268d8:	bl	410b30 <printf@plt+0xeed0>
  4268dc:	str	w0, [sp, #40]
  4268e0:	ldr	x0, [sp, #24]
  4268e4:	bl	410b6c <printf@plt+0xef0c>
  4268e8:	str	x0, [sp, #32]
  4268ec:	str	wzr, [sp, #44]
  4268f0:	ldr	w1, [sp, #44]
  4268f4:	ldr	w0, [sp, #40]
  4268f8:	cmp	w1, w0
  4268fc:	b.ge	426928 <_ZdlPvm@@Base+0x21a8>  // b.tcont
  426900:	ldrsw	x0, [sp, #44]
  426904:	ldr	x1, [sp, #32]
  426908:	add	x0, x1, x0
  42690c:	ldrb	w0, [x0]
  426910:	ldr	x1, [sp, #16]
  426914:	bl	4018b0 <putc@plt>
  426918:	ldr	w0, [sp, #44]
  42691c:	add	w0, w0, #0x1
  426920:	str	w0, [sp, #44]
  426924:	b	4268f0 <_ZdlPvm@@Base+0x2170>
  426928:	nop
  42692c:	ldp	x29, x30, [sp], #48
  426930:	ret
  426934:	stp	x29, x30, [sp, #-48]!
  426938:	mov	x29, sp
  42693c:	str	x19, [sp, #16]
  426940:	mov	x19, x8
  426944:	str	w0, [sp, #44]
  426948:	ldr	w2, [sp, #44]
  42694c:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426950:	add	x1, x0, #0x4b8
  426954:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426958:	add	x0, x0, #0x68
  42695c:	bl	401980 <sprintf@plt>
  426960:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426964:	add	x1, x0, #0x68
  426968:	mov	x0, x19
  42696c:	bl	4259b8 <_ZdlPvm@@Base+0x1238>
  426970:	mov	x0, x19
  426974:	ldr	x19, [sp, #16]
  426978:	ldp	x29, x30, [sp], #48
  42697c:	ret
  426980:	stp	x29, x30, [sp, #-48]!
  426984:	mov	x29, sp
  426988:	str	x0, [sp, #24]
  42698c:	ldr	x0, [sp, #24]
  426990:	cmp	x0, #0x0
  426994:	b.ne	4269a0 <_ZdlPvm@@Base+0x2220>  // b.any
  426998:	mov	x0, #0x0                   	// #0
  42699c:	b	4269c4 <_ZdlPvm@@Base+0x2244>
  4269a0:	ldr	x0, [sp, #24]
  4269a4:	bl	401880 <strlen@plt>
  4269a8:	add	x0, x0, #0x1
  4269ac:	bl	401b40 <malloc@plt>
  4269b0:	str	x0, [sp, #40]
  4269b4:	ldr	x1, [sp, #24]
  4269b8:	ldr	x0, [sp, #40]
  4269bc:	bl	401960 <strcpy@plt>
  4269c0:	ldr	x0, [sp, #40]
  4269c4:	ldp	x29, x30, [sp], #48
  4269c8:	ret
  4269cc:	sub	sp, sp, #0x20
  4269d0:	str	x0, [sp, #8]
  4269d4:	str	wzr, [sp, #28]
  4269d8:	ldr	x0, [sp, #8]
  4269dc:	ldrb	w0, [x0]
  4269e0:	cmp	w0, #0x0
  4269e4:	b.eq	426ac4 <_ZdlPvm@@Base+0x2344>  // b.none
  4269e8:	ldr	x0, [sp, #8]
  4269ec:	add	x1, x0, #0x1
  4269f0:	str	x1, [sp, #8]
  4269f4:	ldrb	w0, [x0]
  4269f8:	str	w0, [sp, #28]
  4269fc:	ldr	x0, [sp, #8]
  426a00:	ldrb	w0, [x0]
  426a04:	cmp	w0, #0x0
  426a08:	b.eq	426ac4 <_ZdlPvm@@Base+0x2344>  // b.none
  426a0c:	ldr	w0, [sp, #28]
  426a10:	lsl	w0, w0, #7
  426a14:	str	w0, [sp, #28]
  426a18:	ldr	x0, [sp, #8]
  426a1c:	add	x1, x0, #0x1
  426a20:	str	x1, [sp, #8]
  426a24:	ldrb	w0, [x0]
  426a28:	mov	w1, w0
  426a2c:	ldr	w0, [sp, #28]
  426a30:	add	w0, w0, w1
  426a34:	str	w0, [sp, #28]
  426a38:	ldr	x0, [sp, #8]
  426a3c:	ldrb	w0, [x0]
  426a40:	cmp	w0, #0x0
  426a44:	b.eq	426ac4 <_ZdlPvm@@Base+0x2344>  // b.none
  426a48:	ldr	w0, [sp, #28]
  426a4c:	lsl	w0, w0, #4
  426a50:	str	w0, [sp, #28]
  426a54:	ldr	x0, [sp, #8]
  426a58:	ldrb	w0, [x0]
  426a5c:	mov	w1, w0
  426a60:	ldr	w0, [sp, #28]
  426a64:	add	w0, w0, w1
  426a68:	str	w0, [sp, #28]
  426a6c:	ldr	w0, [sp, #28]
  426a70:	and	w0, w0, #0xf0000000
  426a74:	str	w0, [sp, #24]
  426a78:	ldr	w0, [sp, #24]
  426a7c:	cmp	w0, #0x0
  426a80:	cset	w0, eq  // eq = none
  426a84:	and	w0, w0, #0xff
  426a88:	cmp	w0, #0x0
  426a8c:	b.eq	426ab4 <_ZdlPvm@@Base+0x2334>  // b.none
  426a90:	ldr	w0, [sp, #24]
  426a94:	lsr	w0, w0, #24
  426a98:	ldr	w1, [sp, #28]
  426a9c:	eor	w0, w1, w0
  426aa0:	str	w0, [sp, #28]
  426aa4:	ldr	w1, [sp, #28]
  426aa8:	ldr	w0, [sp, #24]
  426aac:	eor	w0, w1, w0
  426ab0:	str	w0, [sp, #28]
  426ab4:	ldr	x0, [sp, #8]
  426ab8:	add	x0, x0, #0x1
  426abc:	str	x0, [sp, #8]
  426ac0:	b	426a38 <_ZdlPvm@@Base+0x22b8>
  426ac4:	ldr	w0, [sp, #28]
  426ac8:	add	sp, sp, #0x20
  426acc:	ret
  426ad0:	stp	x29, x30, [sp, #-112]!
  426ad4:	mov	x29, sp
  426ad8:	str	x0, [sp, #40]
  426adc:	str	x1, [sp, #32]
  426ae0:	str	w2, [sp, #28]
  426ae4:	ldr	x0, [sp, #32]
  426ae8:	cmp	x0, #0x0
  426aec:	b.ne	426afc <_ZdlPvm@@Base+0x237c>  // b.any
  426af0:	ldr	x0, [sp, #40]
  426af4:	str	xzr, [x0]
  426af8:	b	4270c4 <_ZdlPvm@@Base+0x2944>
  426afc:	ldr	x0, [sp, #32]
  426b00:	ldrb	w0, [x0]
  426b04:	cmp	w0, #0x0
  426b08:	b.ne	426b20 <_ZdlPvm@@Base+0x23a0>  // b.any
  426b0c:	ldr	x0, [sp, #40]
  426b10:	adrp	x1, 42e000 <_ZdlPvm@@Base+0x9880>
  426b14:	add	x1, x1, #0x520
  426b18:	str	x1, [x0]
  426b1c:	b	4270c4 <_ZdlPvm@@Base+0x2944>
  426b20:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426b24:	add	x0, x0, #0x78
  426b28:	ldr	x0, [x0]
  426b2c:	cmp	x0, #0x0
  426b30:	b.ne	426bd8 <_ZdlPvm@@Base+0x2458>  // b.any
  426b34:	mov	w0, #0x65                  	// #101
  426b38:	mov	w1, w0
  426b3c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426b40:	add	x0, x0, #0x84
  426b44:	str	w1, [x0]
  426b48:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426b4c:	add	x0, x0, #0x84
  426b50:	ldr	w0, [x0]
  426b54:	sxtw	x0, w0
  426b58:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  426b5c:	cmp	x0, x1
  426b60:	b.hi	426b84 <_ZdlPvm@@Base+0x2404>  // b.pmore
  426b64:	lsl	x0, x0, #3
  426b68:	bl	401830 <_Znam@plt>
  426b6c:	mov	x1, x0
  426b70:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426b74:	add	x0, x0, #0x78
  426b78:	str	x1, [x0]
  426b7c:	str	wzr, [sp, #100]
  426b80:	b	426b88 <_ZdlPvm@@Base+0x2408>
  426b84:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  426b88:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426b8c:	add	x0, x0, #0x84
  426b90:	ldr	w0, [x0]
  426b94:	ldr	w1, [sp, #100]
  426b98:	cmp	w1, w0
  426b9c:	b.ge	426bcc <_ZdlPvm@@Base+0x244c>  // b.tcont
  426ba0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426ba4:	add	x0, x0, #0x78
  426ba8:	ldr	x1, [x0]
  426bac:	ldrsw	x0, [sp, #100]
  426bb0:	lsl	x0, x0, #3
  426bb4:	add	x0, x1, x0
  426bb8:	str	xzr, [x0]
  426bbc:	ldr	w0, [sp, #100]
  426bc0:	add	w0, w0, #0x1
  426bc4:	str	w0, [sp, #100]
  426bc8:	b	426b88 <_ZdlPvm@@Base+0x2408>
  426bcc:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426bd0:	add	x0, x0, #0x80
  426bd4:	str	wzr, [x0]
  426bd8:	ldr	x0, [sp, #32]
  426bdc:	bl	4269cc <_ZdlPvm@@Base+0x224c>
  426be0:	str	w0, [sp, #92]
  426be4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426be8:	add	x0, x0, #0x78
  426bec:	ldr	x2, [x0]
  426bf0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426bf4:	add	x0, x0, #0x84
  426bf8:	ldr	w0, [x0]
  426bfc:	mov	w1, w0
  426c00:	ldr	w0, [sp, #92]
  426c04:	udiv	w3, w0, w1
  426c08:	mul	w1, w3, w1
  426c0c:	sub	w0, w0, w1
  426c10:	mov	w0, w0
  426c14:	lsl	x0, x0, #3
  426c18:	add	x0, x2, x0
  426c1c:	str	x0, [sp, #104]
  426c20:	ldr	x0, [sp, #104]
  426c24:	ldr	x0, [x0]
  426c28:	cmp	x0, #0x0
  426c2c:	b.eq	426cb8 <_ZdlPvm@@Base+0x2538>  // b.none
  426c30:	ldr	x0, [sp, #104]
  426c34:	ldr	x0, [x0]
  426c38:	mov	x1, x0
  426c3c:	ldr	x0, [sp, #32]
  426c40:	bl	401b10 <strcmp@plt>
  426c44:	cmp	w0, #0x0
  426c48:	b.ne	426c60 <_ZdlPvm@@Base+0x24e0>  // b.any
  426c4c:	ldr	x0, [sp, #104]
  426c50:	ldr	x1, [x0]
  426c54:	ldr	x0, [sp, #40]
  426c58:	str	x1, [x0]
  426c5c:	b	4270c4 <_ZdlPvm@@Base+0x2944>
  426c60:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426c64:	add	x0, x0, #0x78
  426c68:	ldr	x0, [x0]
  426c6c:	ldr	x1, [sp, #104]
  426c70:	cmp	x1, x0
  426c74:	b.ne	426ca8 <_ZdlPvm@@Base+0x2528>  // b.any
  426c78:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426c7c:	add	x0, x0, #0x78
  426c80:	ldr	x1, [x0]
  426c84:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426c88:	add	x0, x0, #0x84
  426c8c:	ldr	w0, [x0]
  426c90:	sxtw	x0, w0
  426c94:	lsl	x0, x0, #3
  426c98:	sub	x0, x0, #0x8
  426c9c:	add	x0, x1, x0
  426ca0:	str	x0, [sp, #104]
  426ca4:	b	426c20 <_ZdlPvm@@Base+0x24a0>
  426ca8:	ldr	x0, [sp, #104]
  426cac:	sub	x0, x0, #0x8
  426cb0:	str	x0, [sp, #104]
  426cb4:	b	426c20 <_ZdlPvm@@Base+0x24a0>
  426cb8:	ldr	w0, [sp, #28]
  426cbc:	cmp	w0, #0x2
  426cc0:	b.ne	426cd0 <_ZdlPvm@@Base+0x2550>  // b.any
  426cc4:	ldr	x0, [sp, #40]
  426cc8:	str	xzr, [x0]
  426ccc:	b	4270c4 <_ZdlPvm@@Base+0x2944>
  426cd0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426cd4:	add	x0, x0, #0x84
  426cd8:	ldr	w0, [x0]
  426cdc:	sub	w1, w0, #0x1
  426ce0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426ce4:	add	x0, x0, #0x80
  426ce8:	ldr	w0, [x0]
  426cec:	cmp	w1, w0
  426cf0:	b.le	426d2c <_ZdlPvm@@Base+0x25ac>
  426cf4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426cf8:	add	x0, x0, #0x80
  426cfc:	ldr	w0, [x0]
  426d00:	scvtf	d1, w0
  426d04:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426d08:	add	x0, x0, #0x84
  426d0c:	ldr	w0, [x0]
  426d10:	scvtf	d0, w0
  426d14:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  426d18:	movk	x0, #0x3fd3, lsl #48
  426d1c:	fmov	d2, x0
  426d20:	fmul	d0, d0, d2
  426d24:	fcmpe	d1, d0
  426d28:	b.lt	426f78 <_ZdlPvm@@Base+0x27f8>  // b.tstop
  426d2c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426d30:	add	x0, x0, #0x78
  426d34:	ldr	x0, [x0]
  426d38:	str	x0, [sp, #80]
  426d3c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426d40:	add	x0, x0, #0x84
  426d44:	ldr	w0, [x0]
  426d48:	str	w0, [sp, #76]
  426d4c:	mov	w0, #0x1                   	// #1
  426d50:	str	w0, [sp, #96]
  426d54:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426d58:	add	x0, x0, #0x4d0
  426d5c:	ldrsw	x1, [sp, #96]
  426d60:	ldr	w0, [x0, x1, lsl #2]
  426d64:	ldr	w1, [sp, #76]
  426d68:	cmp	w1, w0
  426d6c:	b.cc	426dbc <_ZdlPvm@@Base+0x263c>  // b.lo, b.ul, b.last
  426d70:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426d74:	add	x0, x0, #0x4d0
  426d78:	ldrsw	x1, [sp, #96]
  426d7c:	ldr	w0, [x0, x1, lsl #2]
  426d80:	cmp	w0, #0x0
  426d84:	b.ne	426dac <_ZdlPvm@@Base+0x262c>  // b.any
  426d88:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  426d8c:	add	x3, x0, #0xb38
  426d90:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  426d94:	add	x2, x0, #0xb38
  426d98:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  426d9c:	add	x1, x0, #0xb38
  426da0:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426da4:	add	x0, x0, #0x528
  426da8:	bl	41bfec <printf@plt+0x1a38c>
  426dac:	ldr	w0, [sp, #96]
  426db0:	add	w0, w0, #0x1
  426db4:	str	w0, [sp, #96]
  426db8:	b	426d54 <_ZdlPvm@@Base+0x25d4>
  426dbc:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  426dc0:	add	x0, x0, #0x4d0
  426dc4:	ldrsw	x1, [sp, #96]
  426dc8:	ldr	w0, [x0, x1, lsl #2]
  426dcc:	mov	w1, w0
  426dd0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426dd4:	add	x0, x0, #0x84
  426dd8:	str	w1, [x0]
  426ddc:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426de0:	add	x0, x0, #0x80
  426de4:	str	wzr, [x0]
  426de8:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426dec:	add	x0, x0, #0x84
  426df0:	ldr	w0, [x0]
  426df4:	sxtw	x0, w0
  426df8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  426dfc:	cmp	x0, x1
  426e00:	b.hi	426e24 <_ZdlPvm@@Base+0x26a4>  // b.pmore
  426e04:	lsl	x0, x0, #3
  426e08:	bl	401830 <_Znam@plt>
  426e0c:	mov	x1, x0
  426e10:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426e14:	add	x0, x0, #0x78
  426e18:	str	x1, [x0]
  426e1c:	str	wzr, [sp, #96]
  426e20:	b	426e28 <_ZdlPvm@@Base+0x26a8>
  426e24:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  426e28:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426e2c:	add	x0, x0, #0x84
  426e30:	ldr	w0, [x0]
  426e34:	ldr	w1, [sp, #96]
  426e38:	cmp	w1, w0
  426e3c:	b.ge	426e6c <_ZdlPvm@@Base+0x26ec>  // b.tcont
  426e40:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426e44:	add	x0, x0, #0x78
  426e48:	ldr	x1, [x0]
  426e4c:	ldrsw	x0, [sp, #96]
  426e50:	lsl	x0, x0, #3
  426e54:	add	x0, x1, x0
  426e58:	str	xzr, [x0]
  426e5c:	ldr	w0, [sp, #96]
  426e60:	add	w0, w0, #0x1
  426e64:	str	w0, [sp, #96]
  426e68:	b	426e28 <_ZdlPvm@@Base+0x26a8>
  426e6c:	ldr	w0, [sp, #76]
  426e70:	lsl	x0, x0, #3
  426e74:	sub	x0, x0, #0x8
  426e78:	ldr	x1, [sp, #80]
  426e7c:	add	x0, x1, x0
  426e80:	str	x0, [sp, #104]
  426e84:	ldr	x1, [sp, #104]
  426e88:	ldr	x0, [sp, #80]
  426e8c:	cmp	x1, x0
  426e90:	b.cc	426ec0 <_ZdlPvm@@Base+0x2740>  // b.lo, b.ul, b.last
  426e94:	ldr	x0, [sp, #104]
  426e98:	ldr	x1, [x0]
  426e9c:	add	x0, sp, #0x40
  426ea0:	mov	w2, #0x1                   	// #1
  426ea4:	bl	426ad0 <_ZdlPvm@@Base+0x2350>
  426ea8:	add	x0, sp, #0x40
  426eac:	bl	427210 <_ZdlPvm@@Base+0x2a90>
  426eb0:	ldr	x0, [sp, #104]
  426eb4:	sub	x0, x0, #0x8
  426eb8:	str	x0, [sp, #104]
  426ebc:	b	426e84 <_ZdlPvm@@Base+0x2704>
  426ec0:	ldr	x0, [sp, #80]
  426ec4:	cmp	x0, #0x0
  426ec8:	b.eq	426ed4 <_ZdlPvm@@Base+0x2754>  // b.none
  426ecc:	ldr	x0, [sp, #80]
  426ed0:	bl	401ac0 <_ZdaPv@plt>
  426ed4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426ed8:	add	x0, x0, #0x78
  426edc:	ldr	x2, [x0]
  426ee0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426ee4:	add	x0, x0, #0x84
  426ee8:	ldr	w0, [x0]
  426eec:	mov	w1, w0
  426ef0:	ldr	w0, [sp, #92]
  426ef4:	udiv	w3, w0, w1
  426ef8:	mul	w1, w3, w1
  426efc:	sub	w0, w0, w1
  426f00:	mov	w0, w0
  426f04:	lsl	x0, x0, #3
  426f08:	add	x0, x2, x0
  426f0c:	str	x0, [sp, #104]
  426f10:	ldr	x0, [sp, #104]
  426f14:	ldr	x0, [x0]
  426f18:	cmp	x0, #0x0
  426f1c:	b.eq	426f78 <_ZdlPvm@@Base+0x27f8>  // b.none
  426f20:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426f24:	add	x0, x0, #0x78
  426f28:	ldr	x0, [x0]
  426f2c:	ldr	x1, [sp, #104]
  426f30:	cmp	x1, x0
  426f34:	b.ne	426f68 <_ZdlPvm@@Base+0x27e8>  // b.any
  426f38:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426f3c:	add	x0, x0, #0x78
  426f40:	ldr	x1, [x0]
  426f44:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426f48:	add	x0, x0, #0x84
  426f4c:	ldr	w0, [x0]
  426f50:	sxtw	x0, w0
  426f54:	lsl	x0, x0, #3
  426f58:	sub	x0, x0, #0x8
  426f5c:	add	x0, x1, x0
  426f60:	str	x0, [sp, #104]
  426f64:	b	426f10 <_ZdlPvm@@Base+0x2790>
  426f68:	ldr	x0, [sp, #104]
  426f6c:	sub	x0, x0, #0x8
  426f70:	str	x0, [sp, #104]
  426f74:	b	426f10 <_ZdlPvm@@Base+0x2790>
  426f78:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426f7c:	add	x0, x0, #0x80
  426f80:	ldr	w0, [x0]
  426f84:	add	w1, w0, #0x1
  426f88:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426f8c:	add	x0, x0, #0x80
  426f90:	str	w1, [x0]
  426f94:	ldr	w0, [sp, #28]
  426f98:	cmp	w0, #0x1
  426f9c:	b.ne	426fc0 <_ZdlPvm@@Base+0x2840>  // b.any
  426fa0:	ldr	x0, [sp, #104]
  426fa4:	ldr	x1, [sp, #32]
  426fa8:	str	x1, [x0]
  426fac:	ldr	x0, [sp, #104]
  426fb0:	ldr	x1, [x0]
  426fb4:	ldr	x0, [sp, #40]
  426fb8:	str	x1, [x0]
  426fbc:	b	4270c4 <_ZdlPvm@@Base+0x2944>
  426fc0:	ldr	x0, [sp, #32]
  426fc4:	bl	401880 <strlen@plt>
  426fc8:	add	w0, w0, #0x1
  426fcc:	str	w0, [sp, #60]
  426fd0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426fd4:	add	x0, x0, #0x88
  426fd8:	ldr	x0, [x0]
  426fdc:	cmp	x0, #0x0
  426fe0:	b.eq	426ffc <_ZdlPvm@@Base+0x287c>  // b.none
  426fe4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  426fe8:	add	x0, x0, #0x90
  426fec:	ldr	w1, [x0]
  426ff0:	ldr	w0, [sp, #60]
  426ff4:	cmp	w1, w0
  426ff8:	b.ge	427048 <_ZdlPvm@@Base+0x28c8>  // b.tcont
  426ffc:	ldr	w0, [sp, #60]
  427000:	cmp	w0, #0x400
  427004:	b.le	427014 <_ZdlPvm@@Base+0x2894>
  427008:	add	x0, sp, #0x3c
  42700c:	ldr	w0, [x0]
  427010:	b	427018 <_ZdlPvm@@Base+0x2898>
  427014:	mov	w0, #0x400                 	// #1024
  427018:	adrp	x1, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  42701c:	add	x1, x1, #0x90
  427020:	str	w0, [x1]
  427024:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427028:	add	x0, x0, #0x90
  42702c:	ldr	w0, [x0]
  427030:	sxtw	x0, w0
  427034:	bl	401830 <_Znam@plt>
  427038:	mov	x1, x0
  42703c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427040:	add	x0, x0, #0x88
  427044:	str	x1, [x0]
  427048:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  42704c:	add	x0, x0, #0x88
  427050:	ldr	x0, [x0]
  427054:	ldr	x1, [sp, #32]
  427058:	bl	401960 <strcpy@plt>
  42705c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427060:	add	x0, x0, #0x88
  427064:	ldr	x1, [x0]
  427068:	ldr	x0, [sp, #104]
  42706c:	str	x1, [x0]
  427070:	ldr	x0, [sp, #104]
  427074:	ldr	x1, [x0]
  427078:	ldr	x0, [sp, #40]
  42707c:	str	x1, [x0]
  427080:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427084:	add	x0, x0, #0x88
  427088:	ldr	x1, [x0]
  42708c:	ldr	w0, [sp, #60]
  427090:	sxtw	x0, w0
  427094:	add	x1, x1, x0
  427098:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  42709c:	add	x0, x0, #0x88
  4270a0:	str	x1, [x0]
  4270a4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4270a8:	add	x0, x0, #0x90
  4270ac:	ldr	w1, [x0]
  4270b0:	ldr	w0, [sp, #60]
  4270b4:	sub	w1, w1, w0
  4270b8:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4270bc:	add	x0, x0, #0x90
  4270c0:	str	w1, [x0]
  4270c4:	ldp	x29, x30, [sp], #112
  4270c8:	ret
  4270cc:	stp	x29, x30, [sp, #-64]!
  4270d0:	mov	x29, sp
  4270d4:	str	x19, [sp, #16]
  4270d8:	str	x0, [sp, #40]
  4270dc:	str	x1, [sp, #32]
  4270e0:	add	x0, sp, #0x28
  4270e4:	bl	4271f8 <_ZdlPvm@@Base+0x2a78>
  4270e8:	bl	401880 <strlen@plt>
  4270ec:	mov	x19, x0
  4270f0:	add	x0, sp, #0x20
  4270f4:	bl	4271f8 <_ZdlPvm@@Base+0x2a78>
  4270f8:	bl	401880 <strlen@plt>
  4270fc:	add	x0, x19, x0
  427100:	add	x0, x0, #0x1
  427104:	bl	401830 <_Znam@plt>
  427108:	str	x0, [sp, #56]
  42710c:	add	x0, sp, #0x28
  427110:	bl	4271f8 <_ZdlPvm@@Base+0x2a78>
  427114:	mov	x1, x0
  427118:	ldr	x0, [sp, #56]
  42711c:	bl	401960 <strcpy@plt>
  427120:	add	x0, sp, #0x20
  427124:	bl	4271f8 <_ZdlPvm@@Base+0x2a78>
  427128:	mov	x1, x0
  42712c:	ldr	x0, [sp, #56]
  427130:	bl	401c40 <strcat@plt>
  427134:	add	x0, sp, #0x30
  427138:	mov	w2, #0x0                   	// #0
  42713c:	ldr	x1, [sp, #56]
  427140:	bl	426ad0 <_ZdlPvm@@Base+0x2350>
  427144:	ldr	x0, [sp, #56]
  427148:	cmp	x0, #0x0
  42714c:	b.eq	427158 <_ZdlPvm@@Base+0x29d8>  // b.none
  427150:	ldr	x0, [sp, #56]
  427154:	bl	401ac0 <_ZdaPv@plt>
  427158:	ldr	x0, [sp, #48]
  42715c:	ldr	x19, [sp, #16]
  427160:	ldp	x29, x30, [sp], #64
  427164:	ret
  427168:	stp	x29, x30, [sp, #-32]!
  42716c:	mov	x29, sp
  427170:	str	w0, [sp, #28]
  427174:	str	w1, [sp, #24]
  427178:	ldr	w0, [sp, #28]
  42717c:	cmp	w0, #0x1
  427180:	b.ne	4271d0 <_ZdlPvm@@Base+0x2a50>  // b.any
  427184:	ldr	w1, [sp, #24]
  427188:	mov	w0, #0xffff                	// #65535
  42718c:	cmp	w1, w0
  427190:	b.ne	4271d0 <_ZdlPvm@@Base+0x2a50>  // b.any
  427194:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427198:	add	x0, x0, #0x98
  42719c:	bl	41b080 <printf@plt+0x19420>
  4271a0:	mov	w2, #0x0                   	// #0
  4271a4:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4271a8:	add	x1, x0, #0x520
  4271ac:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4271b0:	add	x0, x0, #0xa0
  4271b4:	bl	426ad0 <_ZdlPvm@@Base+0x2350>
  4271b8:	mov	w2, #0x0                   	// #0
  4271bc:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4271c0:	add	x1, x0, #0x540
  4271c4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4271c8:	add	x0, x0, #0xa8
  4271cc:	bl	426ad0 <_ZdlPvm@@Base+0x2350>
  4271d0:	nop
  4271d4:	ldp	x29, x30, [sp], #32
  4271d8:	ret
  4271dc:	stp	x29, x30, [sp, #-16]!
  4271e0:	mov	x29, sp
  4271e4:	mov	w1, #0xffff                	// #65535
  4271e8:	mov	w0, #0x1                   	// #1
  4271ec:	bl	427168 <_ZdlPvm@@Base+0x29e8>
  4271f0:	ldp	x29, x30, [sp], #16
  4271f4:	ret
  4271f8:	sub	sp, sp, #0x10
  4271fc:	str	x0, [sp, #8]
  427200:	ldr	x0, [sp, #8]
  427204:	ldr	x0, [x0]
  427208:	add	sp, sp, #0x10
  42720c:	ret
  427210:	sub	sp, sp, #0x10
  427214:	str	x0, [sp, #8]
  427218:	nop
  42721c:	add	sp, sp, #0x10
  427220:	ret
  427224:	stp	x29, x30, [sp, #-96]!
  427228:	mov	x29, sp
  42722c:	str	x19, [sp, #16]
  427230:	str	x0, [sp, #40]
  427234:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427238:	add	x0, x0, #0x550
  42723c:	bl	401b80 <getenv@plt>
  427240:	str	x0, [sp, #88]
  427244:	ldr	x0, [sp, #88]
  427248:	cmp	x0, #0x0
  42724c:	b.ne	427274 <_ZdlPvm@@Base+0x2af4>  // b.any
  427250:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427254:	add	x0, x0, #0x560
  427258:	bl	401b80 <getenv@plt>
  42725c:	str	x0, [sp, #88]
  427260:	ldr	x0, [sp, #88]
  427264:	cmp	x0, #0x0
  427268:	b.ne	427274 <_ZdlPvm@@Base+0x2af4>  // b.any
  42726c:	mov	w0, #0x1                   	// #1
  427270:	b	427278 <_ZdlPvm@@Base+0x2af8>
  427274:	mov	w0, #0x0                   	// #0
  427278:	cmp	w0, #0x0
  42727c:	b.eq	42728c <_ZdlPvm@@Base+0x2b0c>  // b.none
  427280:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427284:	add	x0, x0, #0x568
  427288:	str	x0, [sp, #88]
  42728c:	ldr	x0, [sp, #88]
  427290:	bl	401880 <strlen@plt>
  427294:	str	x0, [sp, #72]
  427298:	ldr	x0, [sp, #72]
  42729c:	sub	x0, x0, #0x1
  4272a0:	ldr	x1, [sp, #88]
  4272a4:	add	x0, x1, x0
  4272a8:	str	x0, [sp, #64]
  4272ac:	ldr	x0, [sp, #64]
  4272b0:	ldrb	w0, [x0]
  4272b4:	mov	w1, w0
  4272b8:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4272bc:	add	x0, x0, #0x570
  4272c0:	bl	401920 <strchr@plt>
  4272c4:	cmp	x0, #0x0
  4272c8:	b.ne	4272d4 <_ZdlPvm@@Base+0x2b54>  // b.any
  4272cc:	mov	w0, #0x1                   	// #1
  4272d0:	b	4272d8 <_ZdlPvm@@Base+0x2b58>
  4272d4:	mov	w0, #0x0                   	// #0
  4272d8:	str	w0, [sp, #60]
  4272dc:	ldrsw	x1, [sp, #60]
  4272e0:	ldr	x0, [sp, #72]
  4272e4:	add	x0, x1, x0
  4272e8:	add	x0, x0, #0x1
  4272ec:	bl	401830 <_Znam@plt>
  4272f0:	str	x0, [sp, #48]
  4272f4:	ldr	x1, [sp, #88]
  4272f8:	ldr	x0, [sp, #48]
  4272fc:	bl	401960 <strcpy@plt>
  427300:	ldr	w0, [sp, #60]
  427304:	cmp	w0, #0x0
  427308:	b.eq	427328 <_ZdlPvm@@Base+0x2ba8>  // b.none
  42730c:	ldr	x0, [sp, #48]
  427310:	bl	401880 <strlen@plt>
  427314:	mov	x1, x0
  427318:	ldr	x0, [sp, #48]
  42731c:	add	x0, x0, x1
  427320:	mov	w1, #0x2f                  	// #47
  427324:	strh	w1, [x0]
  427328:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  42732c:	add	x0, x0, #0x578
  427330:	str	x0, [sp, #80]
  427334:	ldr	x0, [sp, #48]
  427338:	bl	427ae4 <_ZdlPvm@@Base+0x3364>
  42733c:	cmp	x0, #0xe
  427340:	cset	w0, ls  // ls = plast
  427344:	and	w0, w0, #0xff
  427348:	cmp	w0, #0x0
  42734c:	b.eq	42736c <_ZdlPvm@@Base+0x2bec>  // b.none
  427350:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427354:	add	x0, x0, #0x580
  427358:	str	x0, [sp, #80]
  42735c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427360:	add	x0, x0, #0xc0
  427364:	mov	w1, #0x1                   	// #1
  427368:	str	w1, [x0]
  42736c:	ldrsw	x1, [sp, #60]
  427370:	ldr	x0, [sp, #72]
  427374:	add	x19, x1, x0
  427378:	ldr	x0, [sp, #80]
  42737c:	bl	401880 <strlen@plt>
  427380:	add	x1, x19, x0
  427384:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427388:	add	x0, x0, #0xb8
  42738c:	str	x1, [x0]
  427390:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427394:	add	x0, x0, #0xb8
  427398:	ldr	x0, [x0]
  42739c:	add	x0, x0, #0x1
  4273a0:	bl	401830 <_Znam@plt>
  4273a4:	mov	x1, x0
  4273a8:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4273ac:	add	x0, x0, #0xb0
  4273b0:	str	x1, [x0]
  4273b4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4273b8:	add	x0, x0, #0xb0
  4273bc:	ldr	x0, [x0]
  4273c0:	ldr	x1, [sp, #48]
  4273c4:	bl	401960 <strcpy@plt>
  4273c8:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4273cc:	add	x0, x0, #0xb0
  4273d0:	ldr	x0, [x0]
  4273d4:	ldr	x1, [sp, #80]
  4273d8:	bl	401c40 <strcat@plt>
  4273dc:	ldr	x0, [sp, #48]
  4273e0:	cmp	x0, #0x0
  4273e4:	b.eq	4273f0 <_ZdlPvm@@Base+0x2c70>  // b.none
  4273e8:	ldr	x0, [sp, #48]
  4273ec:	bl	401ac0 <_ZdaPv@plt>
  4273f0:	nop
  4273f4:	ldr	x19, [sp, #16]
  4273f8:	ldp	x29, x30, [sp], #96
  4273fc:	ret
  427400:	stp	x29, x30, [sp, #-32]!
  427404:	mov	x29, sp
  427408:	str	x0, [sp, #24]
  42740c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427410:	add	x0, x0, #0xb0
  427414:	ldr	x0, [x0]
  427418:	cmp	x0, #0x0
  42741c:	b.eq	427430 <_ZdlPvm@@Base+0x2cb0>  // b.none
  427420:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427424:	add	x0, x0, #0xb0
  427428:	ldr	x0, [x0]
  42742c:	bl	401ac0 <_ZdaPv@plt>
  427430:	nop
  427434:	ldp	x29, x30, [sp], #32
  427438:	ret
  42743c:	stp	x29, x30, [sp, #-64]!
  427440:	mov	x29, sp
  427444:	str	x0, [sp, #24]
  427448:	str	x1, [sp, #16]
  42744c:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427450:	add	x0, x0, #0xc0
  427454:	ldr	w0, [x0]
  427458:	cmp	w0, #0x0
  42745c:	b.eq	427468 <_ZdlPvm@@Base+0x2ce8>  // b.none
  427460:	ldr	x0, [sp, #16]
  427464:	b	42746c <_ZdlPvm@@Base+0x2cec>
  427468:	ldr	x0, [sp, #24]
  42746c:	str	x0, [sp, #48]
  427470:	str	wzr, [sp, #60]
  427474:	ldr	x0, [sp, #48]
  427478:	cmp	x0, #0x0
  42747c:	b.eq	42748c <_ZdlPvm@@Base+0x2d0c>  // b.none
  427480:	ldr	x0, [sp, #48]
  427484:	bl	401880 <strlen@plt>
  427488:	str	w0, [sp, #60]
  42748c:	ldrsw	x1, [sp, #60]
  427490:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427494:	add	x0, x0, #0xb8
  427498:	ldr	x0, [x0]
  42749c:	add	x0, x1, x0
  4274a0:	add	x0, x0, #0x7
  4274a4:	bl	401830 <_Znam@plt>
  4274a8:	str	x0, [sp, #40]
  4274ac:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4274b0:	add	x0, x0, #0xb0
  4274b4:	ldr	x0, [x0]
  4274b8:	mov	x1, x0
  4274bc:	ldr	x0, [sp, #40]
  4274c0:	bl	401960 <strcpy@plt>
  4274c4:	ldr	w0, [sp, #60]
  4274c8:	cmp	w0, #0x0
  4274cc:	b.le	4274dc <_ZdlPvm@@Base+0x2d5c>
  4274d0:	ldr	x1, [sp, #48]
  4274d4:	ldr	x0, [sp, #40]
  4274d8:	bl	401c40 <strcat@plt>
  4274dc:	ldr	x0, [sp, #40]
  4274e0:	bl	401880 <strlen@plt>
  4274e4:	mov	x1, x0
  4274e8:	ldr	x0, [sp, #40]
  4274ec:	add	x2, x0, x1
  4274f0:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4274f4:	add	x1, x0, #0x588
  4274f8:	mov	x0, x2
  4274fc:	ldr	w2, [x1]
  427500:	str	w2, [x0]
  427504:	ldur	w1, [x1, #3]
  427508:	stur	w1, [x0, #3]
  42750c:	ldr	x0, [sp, #40]
  427510:	ldp	x29, x30, [sp], #64
  427514:	ret
  427518:	stp	x29, x30, [sp, #-80]!
  42751c:	mov	x29, sp
  427520:	str	x0, [sp, #24]
  427524:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427528:	add	x0, x0, #0xd0
  42752c:	ldr	x0, [x0]
  427530:	str	x0, [sp, #72]
  427534:	ldr	x0, [sp, #72]
  427538:	cmp	x0, #0x0
  42753c:	b.eq	4275e8 <_ZdlPvm@@Base+0x2e68>  // b.none
  427540:	ldr	x0, [sp, #72]
  427544:	ldr	x0, [x0]
  427548:	bl	4019a0 <unlink@plt>
  42754c:	lsr	w0, w0, #31
  427550:	and	w0, w0, #0xff
  427554:	cmp	w0, #0x0
  427558:	b.eq	4275a0 <_ZdlPvm@@Base+0x2e20>  // b.none
  42755c:	ldr	x0, [sp, #72]
  427560:	ldr	x1, [x0]
  427564:	add	x0, sp, #0x20
  427568:	bl	41b7e4 <printf@plt+0x19b84>
  42756c:	bl	401ad0 <__errno_location@plt>
  427570:	ldr	w0, [x0]
  427574:	bl	401950 <strerror@plt>
  427578:	mov	x1, x0
  42757c:	add	x0, sp, #0x30
  427580:	bl	41b7e4 <printf@plt+0x19b84>
  427584:	add	x2, sp, #0x30
  427588:	add	x1, sp, #0x20
  42758c:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  427590:	add	x3, x0, #0xb38
  427594:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427598:	add	x0, x0, #0x590
  42759c:	bl	41bf74 <printf@plt+0x1a314>
  4275a0:	ldr	x0, [sp, #72]
  4275a4:	str	x0, [sp, #64]
  4275a8:	ldr	x0, [sp, #72]
  4275ac:	ldr	x0, [x0, #8]
  4275b0:	str	x0, [sp, #72]
  4275b4:	ldr	x0, [sp, #64]
  4275b8:	ldr	x0, [x0]
  4275bc:	cmp	x0, #0x0
  4275c0:	b.eq	4275d0 <_ZdlPvm@@Base+0x2e50>  // b.none
  4275c4:	ldr	x0, [sp, #64]
  4275c8:	ldr	x0, [x0]
  4275cc:	bl	401ac0 <_ZdaPv@plt>
  4275d0:	ldr	x0, [sp, #64]
  4275d4:	cmp	x0, #0x0
  4275d8:	b.eq	427534 <_ZdlPvm@@Base+0x2db4>  // b.none
  4275dc:	mov	x1, #0x10                  	// #16
  4275e0:	bl	424780 <_ZdlPvm@@Base>
  4275e4:	b	427534 <_ZdlPvm@@Base+0x2db4>
  4275e8:	nop
  4275ec:	ldp	x29, x30, [sp], #80
  4275f0:	ret
  4275f4:	stp	x29, x30, [sp, #-64]!
  4275f8:	mov	x29, sp
  4275fc:	str	x19, [sp, #16]
  427600:	str	x0, [sp, #40]
  427604:	ldr	x0, [sp, #40]
  427608:	bl	401880 <strlen@plt>
  42760c:	add	x0, x0, #0x1
  427610:	bl	401830 <_Znam@plt>
  427614:	str	x0, [sp, #56]
  427618:	ldr	x1, [sp, #40]
  42761c:	ldr	x0, [sp, #56]
  427620:	bl	401960 <strcpy@plt>
  427624:	mov	x0, #0x10                  	// #16
  427628:	bl	4246c4 <_Znwm@@Base>
  42762c:	mov	x19, x0
  427630:	ldr	x1, [sp, #56]
  427634:	mov	x0, x19
  427638:	bl	42783c <_ZdlPvm@@Base+0x30bc>
  42763c:	str	x19, [sp, #48]
  427640:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427644:	add	x0, x0, #0xd0
  427648:	ldr	x1, [x0]
  42764c:	ldr	x0, [sp, #48]
  427650:	str	x1, [x0, #8]
  427654:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427658:	add	x0, x0, #0xd0
  42765c:	ldr	x1, [sp, #48]
  427660:	str	x1, [x0]
  427664:	nop
  427668:	ldr	x19, [sp, #16]
  42766c:	ldp	x29, x30, [sp], #64
  427670:	ret
  427674:	stp	x29, x30, [sp, #-112]!
  427678:	mov	x29, sp
  42767c:	str	x0, [sp, #40]
  427680:	str	x1, [sp, #32]
  427684:	str	x2, [sp, #24]
  427688:	str	w3, [sp, #20]
  42768c:	ldr	x1, [sp, #24]
  427690:	ldr	x0, [sp, #32]
  427694:	bl	42743c <_ZdlPvm@@Base+0x2cbc>
  427698:	str	x0, [sp, #104]
  42769c:	bl	401ad0 <__errno_location@plt>
  4276a0:	str	wzr, [x0]
  4276a4:	ldr	x0, [sp, #104]
  4276a8:	bl	4019e0 <mkstemp@plt>
  4276ac:	str	w0, [sp, #100]
  4276b0:	ldr	w0, [sp, #100]
  4276b4:	cmp	w0, #0x0
  4276b8:	b.ge	4276f4 <_ZdlPvm@@Base+0x2f74>  // b.tcont
  4276bc:	bl	401ad0 <__errno_location@plt>
  4276c0:	ldr	w0, [x0]
  4276c4:	bl	401950 <strerror@plt>
  4276c8:	mov	x1, x0
  4276cc:	add	x0, sp, #0x38
  4276d0:	bl	41b7e4 <printf@plt+0x19b84>
  4276d4:	add	x1, sp, #0x38
  4276d8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4276dc:	add	x3, x0, #0xb38
  4276e0:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4276e4:	add	x2, x0, #0xb38
  4276e8:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  4276ec:	add	x0, x0, #0x5a8
  4276f0:	bl	41bfec <printf@plt+0x1a38c>
  4276f4:	bl	401ad0 <__errno_location@plt>
  4276f8:	str	wzr, [x0]
  4276fc:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  427700:	add	x1, x0, #0x5d0
  427704:	ldr	w0, [sp, #100]
  427708:	bl	401c00 <fdopen@plt>
  42770c:	str	x0, [sp, #88]
  427710:	ldr	x0, [sp, #88]
  427714:	cmp	x0, #0x0
  427718:	b.ne	427754 <_ZdlPvm@@Base+0x2fd4>  // b.any
  42771c:	bl	401ad0 <__errno_location@plt>
  427720:	ldr	w0, [x0]
  427724:	bl	401950 <strerror@plt>
  427728:	mov	x1, x0
  42772c:	add	x0, sp, #0x48
  427730:	bl	41b7e4 <printf@plt+0x19b84>
  427734:	add	x1, sp, #0x48
  427738:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42773c:	add	x3, x0, #0xb38
  427740:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  427744:	add	x2, x0, #0xb38
  427748:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x9880>
  42774c:	add	x0, x0, #0x5d8
  427750:	bl	41bfec <printf@plt+0x1a38c>
  427754:	ldr	w0, [sp, #20]
  427758:	cmp	w0, #0x0
  42775c:	b.eq	427768 <_ZdlPvm@@Base+0x2fe8>  // b.none
  427760:	ldr	x0, [sp, #104]
  427764:	bl	4275f4 <_ZdlPvm@@Base+0x2e74>
  427768:	ldr	x0, [sp, #40]
  42776c:	cmp	x0, #0x0
  427770:	b.eq	427784 <_ZdlPvm@@Base+0x3004>  // b.none
  427774:	ldr	x0, [sp, #40]
  427778:	ldr	x1, [sp, #104]
  42777c:	str	x1, [x0]
  427780:	b	427798 <_ZdlPvm@@Base+0x3018>
  427784:	ldr	x0, [sp, #104]
  427788:	cmp	x0, #0x0
  42778c:	b.eq	427798 <_ZdlPvm@@Base+0x3018>  // b.none
  427790:	ldr	x0, [sp, #104]
  427794:	bl	401ac0 <_ZdaPv@plt>
  427798:	ldr	x0, [sp, #88]
  42779c:	ldp	x29, x30, [sp], #112
  4277a0:	ret
  4277a4:	stp	x29, x30, [sp, #-32]!
  4277a8:	mov	x29, sp
  4277ac:	str	w0, [sp, #28]
  4277b0:	str	w1, [sp, #24]
  4277b4:	ldr	w0, [sp, #28]
  4277b8:	cmp	w0, #0x1
  4277bc:	b.ne	427814 <_ZdlPvm@@Base+0x3094>  // b.any
  4277c0:	ldr	w1, [sp, #24]
  4277c4:	mov	w0, #0xffff                	// #65535
  4277c8:	cmp	w1, w0
  4277cc:	b.ne	427814 <_ZdlPvm@@Base+0x3094>  // b.any
  4277d0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4277d4:	add	x0, x0, #0xc8
  4277d8:	bl	427224 <_ZdlPvm@@Base+0x2aa4>
  4277dc:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4277e0:	add	x2, x0, #0x228
  4277e4:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  4277e8:	add	x1, x0, #0xc8
  4277ec:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  4277f0:	add	x0, x0, #0x400
  4277f4:	bl	401a70 <__cxa_atexit@plt>
  4277f8:	adrp	x0, 446000 <_Znam@GLIBCXX_3.4>
  4277fc:	add	x2, x0, #0x228
  427800:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427804:	add	x1, x0, #0xd8
  427808:	adrp	x0, 427000 <_ZdlPvm@@Base+0x2880>
  42780c:	add	x0, x0, #0x518
  427810:	bl	401a70 <__cxa_atexit@plt>
  427814:	nop
  427818:	ldp	x29, x30, [sp], #32
  42781c:	ret
  427820:	stp	x29, x30, [sp, #-16]!
  427824:	mov	x29, sp
  427828:	mov	w1, #0xffff                	// #65535
  42782c:	mov	w0, #0x1                   	// #1
  427830:	bl	4277a4 <_ZdlPvm@@Base+0x3024>
  427834:	ldp	x29, x30, [sp], #16
  427838:	ret
  42783c:	sub	sp, sp, #0x10
  427840:	str	x0, [sp, #8]
  427844:	str	x1, [sp]
  427848:	ldr	x0, [sp, #8]
  42784c:	ldr	x1, [sp]
  427850:	str	x1, [x0]
  427854:	ldr	x0, [sp, #8]
  427858:	str	xzr, [x0, #8]
  42785c:	nop
  427860:	add	sp, sp, #0x10
  427864:	ret
  427868:	stp	x29, x30, [sp, #-64]!
  42786c:	mov	x29, sp
  427870:	str	x0, [sp, #24]
  427874:	ldr	x0, [sp, #24]
  427878:	ldrb	w0, [x0]
  42787c:	cmp	w0, #0x75
  427880:	b.eq	42788c <_ZdlPvm@@Base+0x310c>  // b.none
  427884:	mov	x0, #0x0                   	// #0
  427888:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  42788c:	ldr	x0, [sp, #24]
  427890:	add	x0, x0, #0x1
  427894:	str	x0, [sp, #24]
  427898:	ldr	x0, [sp, #24]
  42789c:	str	x0, [sp, #56]
  4278a0:	str	wzr, [sp, #52]
  4278a4:	ldr	x0, [sp, #56]
  4278a8:	str	x0, [sp, #40]
  4278ac:	ldr	x0, [sp, #56]
  4278b0:	ldrb	w0, [x0]
  4278b4:	mov	w1, w0
  4278b8:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4278bc:	add	x0, x0, #0x428
  4278c0:	bl	41b09c <printf@plt+0x1943c>
  4278c4:	cmp	w0, #0x0
  4278c8:	cset	w0, eq  // eq = none
  4278cc:	and	w0, w0, #0xff
  4278d0:	cmp	w0, #0x0
  4278d4:	b.eq	4278e0 <_ZdlPvm@@Base+0x3160>  // b.none
  4278d8:	mov	x0, #0x0                   	// #0
  4278dc:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  4278e0:	ldr	x0, [sp, #56]
  4278e4:	ldrb	w0, [x0]
  4278e8:	mov	w1, w0
  4278ec:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  4278f0:	add	x0, x0, #0x328
  4278f4:	bl	41b09c <printf@plt+0x1943c>
  4278f8:	cmp	w0, #0x0
  4278fc:	cset	w0, ne  // ne = any
  427900:	and	w0, w0, #0xff
  427904:	cmp	w0, #0x0
  427908:	b.eq	42792c <_ZdlPvm@@Base+0x31ac>  // b.none
  42790c:	ldr	w0, [sp, #52]
  427910:	lsl	w1, w0, #4
  427914:	ldr	x0, [sp, #56]
  427918:	ldrb	w0, [x0]
  42791c:	sub	w0, w0, #0x30
  427920:	add	w0, w1, w0
  427924:	str	w0, [sp, #52]
  427928:	b	427980 <_ZdlPvm@@Base+0x3200>
  42792c:	ldr	x0, [sp, #56]
  427930:	ldrb	w0, [x0]
  427934:	mov	w1, w0
  427938:	adrp	x0, 44a000 <stderr@@GLIBC_2.17+0x20d8>
  42793c:	add	x0, x0, #0x128
  427940:	bl	41b09c <printf@plt+0x1943c>
  427944:	cmp	w0, #0x0
  427948:	cset	w0, ne  // ne = any
  42794c:	and	w0, w0, #0xff
  427950:	cmp	w0, #0x0
  427954:	b.eq	427978 <_ZdlPvm@@Base+0x31f8>  // b.none
  427958:	ldr	w0, [sp, #52]
  42795c:	lsl	w1, w0, #4
  427960:	ldr	x0, [sp, #56]
  427964:	ldrb	w0, [x0]
  427968:	sub	w0, w0, #0x37
  42796c:	add	w0, w1, w0
  427970:	str	w0, [sp, #52]
  427974:	b	427980 <_ZdlPvm@@Base+0x3200>
  427978:	mov	x0, #0x0                   	// #0
  42797c:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  427980:	ldr	w1, [sp, #52]
  427984:	mov	w0, #0x10ffff              	// #1114111
  427988:	cmp	w1, w0
  42798c:	b.le	427998 <_ZdlPvm@@Base+0x3218>
  427990:	mov	x0, #0x0                   	// #0
  427994:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  427998:	ldr	x0, [sp, #56]
  42799c:	add	x0, x0, #0x1
  4279a0:	str	x0, [sp, #56]
  4279a4:	ldr	x0, [sp, #56]
  4279a8:	ldrb	w0, [x0]
  4279ac:	cmp	w0, #0x0
  4279b0:	b.eq	4279c8 <_ZdlPvm@@Base+0x3248>  // b.none
  4279b4:	ldr	x0, [sp, #56]
  4279b8:	ldrb	w0, [x0]
  4279bc:	cmp	w0, #0x5f
  4279c0:	b.eq	4279c8 <_ZdlPvm@@Base+0x3248>  // b.none
  4279c4:	b	4278ac <_ZdlPvm@@Base+0x312c>
  4279c8:	ldr	w1, [sp, #52]
  4279cc:	mov	w0, #0xd7ff                	// #55295
  4279d0:	cmp	w1, w0
  4279d4:	b.le	4279e8 <_ZdlPvm@@Base+0x3268>
  4279d8:	ldr	w1, [sp, #52]
  4279dc:	mov	w0, #0xdbff                	// #56319
  4279e0:	cmp	w1, w0
  4279e4:	b.le	427a08 <_ZdlPvm@@Base+0x3288>
  4279e8:	ldr	w1, [sp, #52]
  4279ec:	mov	w0, #0xdbff                	// #56319
  4279f0:	cmp	w1, w0
  4279f4:	b.le	427a10 <_ZdlPvm@@Base+0x3290>
  4279f8:	ldr	w1, [sp, #52]
  4279fc:	mov	w0, #0xdfff                	// #57343
  427a00:	cmp	w1, w0
  427a04:	b.gt	427a10 <_ZdlPvm@@Base+0x3290>
  427a08:	mov	x0, #0x0                   	// #0
  427a0c:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  427a10:	ldr	w1, [sp, #52]
  427a14:	mov	w0, #0xffff                	// #65535
  427a18:	cmp	w1, w0
  427a1c:	b.le	427a38 <_ZdlPvm@@Base+0x32b8>
  427a20:	ldr	x0, [sp, #40]
  427a24:	ldrb	w0, [x0]
  427a28:	cmp	w0, #0x30
  427a2c:	b.ne	427a54 <_ZdlPvm@@Base+0x32d4>  // b.any
  427a30:	mov	x0, #0x0                   	// #0
  427a34:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  427a38:	ldr	x1, [sp, #56]
  427a3c:	ldr	x0, [sp, #40]
  427a40:	sub	x0, x1, x0
  427a44:	cmp	x0, #0x4
  427a48:	b.eq	427a54 <_ZdlPvm@@Base+0x32d4>  // b.none
  427a4c:	mov	x0, #0x0                   	// #0
  427a50:	b	427a7c <_ZdlPvm@@Base+0x32fc>
  427a54:	ldr	x0, [sp, #56]
  427a58:	ldrb	w0, [x0]
  427a5c:	cmp	w0, #0x0
  427a60:	b.eq	427a74 <_ZdlPvm@@Base+0x32f4>  // b.none
  427a64:	ldr	x0, [sp, #56]
  427a68:	add	x0, x0, #0x1
  427a6c:	str	x0, [sp, #56]
  427a70:	b	4278a0 <_ZdlPvm@@Base+0x3120>
  427a74:	nop
  427a78:	ldr	x0, [sp, #24]
  427a7c:	ldp	x29, x30, [sp], #64
  427a80:	ret
  427a84:	stp	x29, x30, [sp, #-32]!
  427a88:	mov	x29, sp
  427a8c:	str	w0, [sp, #28]
  427a90:	str	w1, [sp, #24]
  427a94:	ldr	w0, [sp, #28]
  427a98:	cmp	w0, #0x1
  427a9c:	b.ne	427abc <_ZdlPvm@@Base+0x333c>  // b.any
  427aa0:	ldr	w1, [sp, #24]
  427aa4:	mov	w0, #0xffff                	// #65535
  427aa8:	cmp	w1, w0
  427aac:	b.ne	427abc <_ZdlPvm@@Base+0x333c>  // b.any
  427ab0:	adrp	x0, 44c000 <stderr@@GLIBC_2.17+0x40d8>
  427ab4:	add	x0, x0, #0xe0
  427ab8:	bl	41b250 <printf@plt+0x195f0>
  427abc:	nop
  427ac0:	ldp	x29, x30, [sp], #32
  427ac4:	ret
  427ac8:	stp	x29, x30, [sp, #-16]!
  427acc:	mov	x29, sp
  427ad0:	mov	w1, #0xffff                	// #65535
  427ad4:	mov	w0, #0x1                   	// #1
  427ad8:	bl	427a84 <_ZdlPvm@@Base+0x3304>
  427adc:	ldp	x29, x30, [sp], #16
  427ae0:	ret
  427ae4:	stp	x29, x30, [sp, #-32]!
  427ae8:	mov	x29, sp
  427aec:	str	x0, [sp, #24]
  427af0:	mov	w1, #0x3                   	// #3
  427af4:	ldr	x0, [sp, #24]
  427af8:	bl	401a90 <pathconf@plt>
  427afc:	ldp	x29, x30, [sp], #32
  427b00:	ret
  427b04:	nop
  427b08:	stp	x29, x30, [sp, #-64]!
  427b0c:	mov	x29, sp
  427b10:	stp	x19, x20, [sp, #16]
  427b14:	adrp	x20, 445000 <_ZdlPvm@@Base+0x20880>
  427b18:	add	x20, x20, #0xd10
  427b1c:	stp	x21, x22, [sp, #32]
  427b20:	adrp	x21, 445000 <_ZdlPvm@@Base+0x20880>
  427b24:	add	x21, x21, #0xc90
  427b28:	sub	x20, x20, x21
  427b2c:	mov	w22, w0
  427b30:	stp	x23, x24, [sp, #48]
  427b34:	mov	x23, x1
  427b38:	mov	x24, x2
  427b3c:	bl	4017f0 <_Znam@plt-0x40>
  427b40:	cmp	xzr, x20, asr #3
  427b44:	b.eq	427b70 <_ZdlPvm@@Base+0x33f0>  // b.none
  427b48:	asr	x20, x20, #3
  427b4c:	mov	x19, #0x0                   	// #0
  427b50:	ldr	x3, [x21, x19, lsl #3]
  427b54:	mov	x2, x24
  427b58:	add	x19, x19, #0x1
  427b5c:	mov	x1, x23
  427b60:	mov	w0, w22
  427b64:	blr	x3
  427b68:	cmp	x20, x19
  427b6c:	b.ne	427b50 <_ZdlPvm@@Base+0x33d0>  // b.any
  427b70:	ldp	x19, x20, [sp, #16]
  427b74:	ldp	x21, x22, [sp, #32]
  427b78:	ldp	x23, x24, [sp, #48]
  427b7c:	ldp	x29, x30, [sp], #64
  427b80:	ret
  427b84:	nop
  427b88:	ret

Disassembly of section .fini:

0000000000427b8c <.fini>:
  427b8c:	stp	x29, x30, [sp, #-16]!
  427b90:	mov	x29, sp
  427b94:	ldp	x29, x30, [sp], #16
  427b98:	ret
