Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 16:49:30 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.350        0.000                      0                   43        0.230        0.000                      0                   43        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.350        0.000                      0                   43        0.230        0.000                      0                   43        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.704ns (20.785%)  route 2.683ns (79.215%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.804     7.401    U_UART/U_UART_TX/state[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.525 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.403     7.928    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.052 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.476     8.528    U_UART/U_UART_TX/tick_count_next
    SLICE_X59Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.878    U_UART/U_UART_TX/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.704ns (21.640%)  route 2.549ns (78.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.804     7.401    U_UART/U_UART_TX/state[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.525 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.403     7.928    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.052 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.342     8.395    U_UART/U_UART_TX/tick_count_next
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.878    U_UART/U_UART_TX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.704ns (21.640%)  route 2.549ns (78.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.804     7.401    U_UART/U_UART_TX/state[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.525 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.403     7.928    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.052 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.342     8.395    U_UART/U_UART_TX/tick_count_next
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.878    U_UART/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.704ns (21.640%)  route 2.549ns (78.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.804     7.401    U_UART/U_UART_TX/state[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.525 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.403     7.928    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.052 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.342     8.395    U_UART/U_UART_TX/tick_count_next
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.878    U_UART/U_UART_TX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.890ns (25.637%)  route 2.582ns (74.363%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_UART_RX/tick_count_reg_reg[2]/Q
                         net (fo=10, routed)          1.490     7.148    U_UART/U_UART_RX/tick_count_reg[2]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.272 f  U_UART/U_UART_RX/tick_count_reg[4]_i_4/O
                         net (fo=5, routed)           0.513     7.785    U_UART/U_UART_RX/tick_count_reg[4]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  U_UART/U_UART_RX/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.579     8.488    U_UART/U_UART_RX/FSM_sequential_state[1]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  U_UART/U_UART_RX/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.612    U_UART/U_UART_RX/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.102    U_UART/U_UART_RX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.897ns (28.886%)  route 2.208ns (71.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  U_UART/U_UART_RX/tick_count_reg_reg[4]/Q
                         net (fo=13, routed)          1.188     6.808    U_UART/U_UART_RX/tick_count_reg[4]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.295     7.103 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.302     7.405    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.529 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.718     8.247    U_UART/U_UART_RX/tick_count_next
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.897ns (28.759%)  route 2.222ns (71.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  U_UART/U_UART_RX/tick_count_reg_reg[4]/Q
                         net (fo=13, routed)          1.188     6.808    U_UART/U_UART_RX/tick_count_reg[4]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.295     7.103 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.302     7.405    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.529 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.731     8.260    U_UART/U_UART_RX/tick_count_next
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.937    U_UART/U_UART_RX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.897ns (28.759%)  route 2.222ns (71.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  U_UART/U_UART_RX/tick_count_reg_reg[4]/Q
                         net (fo=13, routed)          1.188     6.808    U_UART/U_UART_RX/tick_count_reg[4]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.295     7.103 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.302     7.405    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.529 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.731     8.260    U_UART/U_UART_RX/tick_count_next
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.937    U_UART/U_UART_RX/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.889%)  route 2.512ns (78.111%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.847     7.445    U_UART/U_UART_TX/state[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.569 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.665     8.234    U_UART/U_UART_TX/next__0[2]
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124     8.358 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.358    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.135    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.897ns (30.220%)  route 2.071ns (69.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  U_UART/U_UART_RX/tick_count_reg_reg[4]/Q
                         net (fo=13, routed)          1.188     6.808    U_UART/U_UART_RX/tick_count_reg[4]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.295     7.103 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.302     7.405    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.529 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.581     8.109    U_UART/U_UART_RX/tick_count_next
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.914    U_UART/U_UART_RX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.148     1.756    U_UART/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  U_UART/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_UART/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.091     1.571    U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  U_UART/U_UART_RX/tick_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.150     1.779    U_UART/U_UART_RX/tick_count_reg[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  U_UART/U_UART_RX/tick_count_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    U_UART/U_UART_RX/tick_count_reg[0]_i_1__0_n_0
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.586    U_UART/U_UART_RX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.532%)  route 0.155ns (45.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.155     1.761    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  U_UART/U_UART_TX/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_UART/U_UART_TX/tick_count_reg[1]_i_1_n_0
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     1.557    U_UART/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.308%)  route 0.170ns (47.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.170     1.779    U_UART/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  U_UART/U_BAUD_Tick_Gen/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.824    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    U_UART/U_BAUD_Tick_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.170     1.778    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  U_UART/U_BAUD_Tick_Gen/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_UART/U_BAUD_Tick_Gen/count_next[1]
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.092     1.572    U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.171     1.780    U_UART/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X59Y20         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.091     1.572    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.276%)  route 0.177ns (48.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.177     1.786    U_UART/U_UART_RX/state[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  U_UART/U_UART_RX/tick_count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    U_UART/U_UART_RX/tick_count_reg[1]_i_1__0_n_0
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.573    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.168     1.776    U_UART/U_UART_TX/state[2]
    SLICE_X61Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.558    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.231ns (62.653%)  route 0.138ns (37.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_UART/U_UART_RX/rx_data_reg_reg[3]/Q
                         net (fo=11, routed)          0.087     1.694    U_UART/U_UART_RX/rx_data_reg[3]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  U_UART/U_UART_RX/tx_reg_i_3/O
                         net (fo=1, routed)           0.050     1.789    U_UART/U_UART_TX/tx_reg_reg_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X63Y24         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y24         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDPE (Hold_fdpe_C_D)         0.092     1.570    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.425%)  route 0.139ns (37.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.081     1.689    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_2/O
                         net (fo=1, routed)           0.058     1.792    U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X58Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.092     1.572    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_UART/U_UART_RX/bit_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_UART/U_UART_RX/bit_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_UART/U_UART_RX/bit_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_UART/U_UART_RX/rx_data_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_UART/U_UART_RX/rx_data_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_UART/U_UART_RX/rx_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_UART/U_UART_RX/rx_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_UART/U_UART_RX/rx_data_reg_reg[3]/C



