==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ff_rgb24toyv12_c' into 'main' (extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:98) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21816 ; free virtual = 44531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.8 seconds; current allocated memory: 220.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 220.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 220.598 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21815 ; free virtual = 44531
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversisdnhardwareeiconcapidtmf.c_capidtmf_goertzel_result_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversisdnhardwareeiconcapidtmf.c_capidtmf_goertzel_result_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversisdnhardwareeiconcapidtmf.c_capidtmf_goertzel_result_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:50 ; elapsed = 00:13:17 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26799 ; free virtual = 37139
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:50 ; elapsed = 00:13:17 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26799 ; free virtual = 37139
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:51 ; elapsed = 00:13:18 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26799 ; free virtual = 37139
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:31: unsupported memory access on variable 'rgb2yuv' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:14:38 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26798 ; free virtual = 37138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:14:38 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26798 ; free virtual = 37138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:06 ; elapsed = 00:14:40 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26798 ; free virtual = 37139
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40: unsupported memory access on variable 'src' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:18 ; elapsed = 00:15:49 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:18 ; elapsed = 00:15:49 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:20 ; elapsed = 00:15:51 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37140
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:48: unsupported memory access on variable 'udst' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:34 ; elapsed = 00:17:05 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:34 ; elapsed = 00:17:05 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:36 ; elapsed = 00:17:07 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:36 ; elapsed = 00:17:07 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26800 ; free virtual = 37141
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:17:07 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26783 ; free virtual = 37124
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:17:07 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26790 ; free virtual = 37131
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ff_rgb24toyv12_c' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ff_rgb24toyv12_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 753.45 seconds; current allocated memory: 435.229 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 436.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ff_rgb24toyv12_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/ydst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/udst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/vdst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/lumStride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/chromStride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/srcStride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ff_rgb24toyv12_c/rgb2yuv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ff_rgb24toyv12_c' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ff_rgb24toyv12_c'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 436.945 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:39 ; elapsed = 00:17:10 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26780 ; free virtual = 37124
INFO: [VHDL 208-304] Generating VHDL RTL for ff_rgb24toyv12_c.
INFO: [VLOG 209-307] Generating Verilog RTL for ff_rgb24toyv12_c.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.gitcompatmingw.c_xutftowcsn_with_main.c'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.gitcompatmingw.c_xutftowcsn_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.gitcompatmingw.c_xutftowcsn_with_main.c/solution1'.
