{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1456786547089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1456786547091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 17:55:46 2016 " "Processing started: Mon Feb 29 17:55:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1456786547091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1456786547091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1456786547091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1456786547333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2a_7SegController.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab2a_7SegController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/lab2a_7SegController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547617 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDigit " "Found entity 2: SevenSegmentDigit" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/lab2a_7SegController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547617 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegmentControl " "Found entity 3: SevenSegmentControl" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/lab2a_7SegController.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547617 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/lab2a_7SegController.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1456786547617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myMoreAbstractFSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file myMoreAbstractFSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myMoreAbstractFSM " "Found entity 1: myMoreAbstractFSM" {  } { { "myMoreAbstractFSM.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/myMoreAbstractFSM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1456786547620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1456786547622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1456786547622 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR ChipInterface.sv(23) " "Verilog HDL error at ChipInterface.sv(23): object \"LEDR\" is not declared" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3/abstract/ChipInterface.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1456786547630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1456786547707 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 29 17:55:47 2016 " "Processing ended: Mon Feb 29 17:55:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1456786547707 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1456786547707 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1456786547707 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1456786547707 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1456786547779 ""}
