INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/synth_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlc33e
INFO: [VRFC 10-311] analyzing module synth_reg
INFO: [VRFC 10-311] analyzing module synth_reg_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_reg_w_init
INFO: [VRFC 10-311] analyzing module single_reg_w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/convert_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast
INFO: [VRFC 10-311] analyzing module shift_division_result
INFO: [VRFC 10-311] analyzing module shift_op
INFO: [VRFC 10-311] analyzing module pad_lsb
INFO: [VRFC 10-311] analyzing module zero_ext
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module extend_msb
INFO: [VRFC 10-311] analyzing module align_input
INFO: [VRFC 10-311] analyzing module round_towards_inf
INFO: [VRFC 10-311] analyzing module round_towards_even
INFO: [VRFC 10-311] analyzing module trunc
INFO: [VRFC 10-311] analyzing module saturation_arith
INFO: [VRFC 10-311] analyzing module wrap_arith
INFO: [VRFC 10-311] analyzing module convert_type
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlclockdriver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/cic_x10_entity_declarations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_x10_xlconvert
INFO: [VRFC 10-311] analyzing module cic_x10_xlregister
INFO: [VRFC 10-311] analyzing module sysgen_shift_a5a7fbd1a7
INFO: [VRFC 10-311] analyzing module cic_x10_xlcmult
INFO: [VRFC 10-311] analyzing module xlcic_compiler_a84f534b3cc58f1caa9dc6578992cae4
INFO: [VRFC 10-311] analyzing module xlfir_compiler_544235f8561a15c6184741340b8d6da7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ipstatic/work/hdl/cic_x10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_x10_struct
INFO: [VRFC 10-311] analyzing module cic_x10_default_clock_driver
INFO: [VRFC 10-311] analyzing module cic_x10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.ip_user_files/ip/cic_x10_0/sim/cic_x10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_x10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/cic_int_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_int_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/cic_int_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_int_param
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/fir_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_param
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/top_simulink.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/new/top_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
