ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              		.cfi_def_cfa_offset 28
  33              		.cfi_offset 4, -28
  34              		.cfi_offset 5, -24
  35              		.cfi_offset 6, -20
  36              		.cfi_offset 7, -16
  37              		.cfi_offset 8, -12
  38              		.cfi_offset 9, -8
  39              		.cfi_offset 14, -4
  40 0004 89B0     		sub	sp, sp, #36
  41              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 45 3 view .LVU1
  43              		.loc 1 45 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 3C4B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F01002 		orr	r2, r2, #16
  56 0018 9A61     		str	r2, [r3, #24]
  57              		.loc 1 48 3 view .LVU6
  58 001a 9A69     		ldr	r2, [r3, #24]
  59 001c 02F01002 		and	r2, r2, #16
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 48 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 0024 9A69     		ldr	r2, [r3, #24]
  70 0026 42F02002 		orr	r2, r2, #32
  71 002a 9A61     		str	r2, [r3, #24]
  72              		.loc 1 49 3 view .LVU12
  73 002c 9A69     		ldr	r2, [r3, #24]
  74 002e 02F02002 		and	r2, r2, #32
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 49 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0036 9A69     		ldr	r2, [r3, #24]
  85 0038 42F00402 		orr	r2, r2, #4
  86 003c 9A61     		str	r2, [r3, #24]
  87              		.loc 1 50 3 view .LVU18
  88 003e 9A69     		ldr	r2, [r3, #24]
  89 0040 02F00402 		and	r2, r2, #4
  90 0044 0292     		str	r2, [sp, #8]
  91              		.loc 1 50 3 view .LVU19
  92 0046 029A     		ldr	r2, [sp, #8]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 51 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 51 3 view .LVU22
  98              		.loc 1 51 3 view .LVU23
  99 0048 9A69     		ldr	r2, [r3, #24]
 100 004a 42F00802 		orr	r2, r2, #8
 101 004e 9A61     		str	r2, [r3, #24]
 102              		.loc 1 51 3 view .LVU24
 103 0050 9B69     		ldr	r3, [r3, #24]
 104 0052 03F00803 		and	r3, r3, #8
 105 0056 0393     		str	r3, [sp, #12]
 106              		.loc 1 51 3 view .LVU25
 107 0058 039B     		ldr	r3, [sp, #12]
 108              	.LBE5:
 109              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, BRIDGESLEEP2_Pin|DRVOFF2_Pin|SPI1_SS2_Pin|SPI1_SS3_Pin, GPIO_PIN_RESET);
 110              		.loc 1 54 3 view .LVU27
 111 005a DFF8AC90 		ldr	r9, .L3+4
 112 005e 2246     		mov	r2, r4
 113 0060 3C21     		movs	r1, #60
 114 0062 4846     		mov	r0, r9
 115 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 4


  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, DIR2_1_Pin|SPI1_SS1_Pin, GPIO_PIN_RESET);
 117              		.loc 1 57 3 view .LVU28
 118 0068 284D     		ldr	r5, .L3+8
 119 006a 2246     		mov	r2, r4
 120 006c 1221     		movs	r1, #18
 121 006e 2846     		mov	r0, r5
 122 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, SPI1_SS4_Pin|DIR1_1_Pin|DRVOFF1_Pin|BRIDGESLEEP1_Pin
 124              		.loc 1 60 3 view .LVU29
 125 0074 264E     		ldr	r6, .L3+12
 126 0076 2246     		mov	r2, r4
 127 0078 43F21301 		movw	r1, #12307
 128 007c 3046     		mov	r0, r6
 129 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 130              	.LVL2:
  61:Core/Src/gpio.c ****                           |IND_LED_Pin, GPIO_PIN_RESET);
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pins : nFAULT_L2_Pin nFAULT_R2_Pin ENC1_Z_Pin ENC2_Z_Pin */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = nFAULT_L2_Pin|nFAULT_R2_Pin|ENC1_Z_Pin|ENC2_Z_Pin;
 131              		.loc 1 64 3 view .LVU30
 132              		.loc 1 64 23 is_stmt 0 view .LVU31
 133 0082 40F20333 		movw	r3, #771
 134 0086 0493     		str	r3, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 135              		.loc 1 65 3 is_stmt 1 view .LVU32
 136              		.loc 1 65 24 is_stmt 0 view .LVU33
 137 0088 0594     		str	r4, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 66 3 is_stmt 1 view .LVU34
 139              		.loc 1 66 24 is_stmt 0 view .LVU35
 140 008a 0694     		str	r4, [sp, #24]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 141              		.loc 1 67 3 is_stmt 1 view .LVU36
 142 008c 04A9     		add	r1, sp, #16
 143 008e 4846     		mov	r0, r9
 144 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 145              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : BRIDGESLEEP2_Pin DRVOFF2_Pin SPI1_SS2_Pin SPI1_SS3_Pin */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BRIDGESLEEP2_Pin|DRVOFF2_Pin|SPI1_SS2_Pin|SPI1_SS3_Pin;
 146              		.loc 1 70 3 view .LVU37
 147              		.loc 1 70 23 is_stmt 0 view .LVU38
 148 0094 3C23     		movs	r3, #60
 149 0096 0493     		str	r3, [sp, #16]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 150              		.loc 1 71 3 is_stmt 1 view .LVU39
 151              		.loc 1 71 24 is_stmt 0 view .LVU40
 152 0098 4FF00108 		mov	r8, #1
 153 009c CDF81480 		str	r8, [sp, #20]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 72 3 is_stmt 1 view .LVU41
 155              		.loc 1 72 24 is_stmt 0 view .LVU42
 156 00a0 0694     		str	r4, [sp, #24]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 5


 157              		.loc 1 73 3 is_stmt 1 view .LVU43
 158              		.loc 1 73 25 is_stmt 0 view .LVU44
 159 00a2 0227     		movs	r7, #2
 160 00a4 0797     		str	r7, [sp, #28]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 161              		.loc 1 74 3 is_stmt 1 view .LVU45
 162 00a6 04A9     		add	r1, sp, #16
 163 00a8 4846     		mov	r0, r9
 164 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pins : DIR2_1_Pin SPI1_SS1_Pin */
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DIR2_1_Pin|SPI1_SS1_Pin;
 166              		.loc 1 77 3 view .LVU46
 167              		.loc 1 77 23 is_stmt 0 view .LVU47
 168 00ae 1223     		movs	r3, #18
 169 00b0 0493     		str	r3, [sp, #16]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 78 3 is_stmt 1 view .LVU48
 171              		.loc 1 78 24 is_stmt 0 view .LVU49
 172 00b2 CDF81480 		str	r8, [sp, #20]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 79 3 is_stmt 1 view .LVU50
 174              		.loc 1 79 24 is_stmt 0 view .LVU51
 175 00b6 0694     		str	r4, [sp, #24]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 80 3 is_stmt 1 view .LVU52
 177              		.loc 1 80 25 is_stmt 0 view .LVU53
 178 00b8 0797     		str	r7, [sp, #28]
  81:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179              		.loc 1 81 3 is_stmt 1 view .LVU54
 180 00ba 04A9     		add	r1, sp, #16
 181 00bc 2846     		mov	r0, r5
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c ****   /*Configure GPIO pins : SPI1_SS4_Pin DIR1_1_Pin DRVOFF1_Pin BRIDGESLEEP1_Pin
  84:Core/Src/gpio.c ****                            IND_LED_Pin */
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI1_SS4_Pin|DIR1_1_Pin|DRVOFF1_Pin|BRIDGESLEEP1_Pin
 184              		.loc 1 85 3 view .LVU55
 185              		.loc 1 85 23 is_stmt 0 view .LVU56
 186 00c2 43F21303 		movw	r3, #12307
 187 00c6 0493     		str	r3, [sp, #16]
  86:Core/Src/gpio.c ****                           |IND_LED_Pin;
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 188              		.loc 1 87 3 is_stmt 1 view .LVU57
 189              		.loc 1 87 24 is_stmt 0 view .LVU58
 190 00c8 CDF81480 		str	r8, [sp, #20]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 88 3 is_stmt 1 view .LVU59
 192              		.loc 1 88 24 is_stmt 0 view .LVU60
 193 00cc 0694     		str	r4, [sp, #24]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 89 3 is_stmt 1 view .LVU61
 195              		.loc 1 89 25 is_stmt 0 view .LVU62
 196 00ce 0797     		str	r7, [sp, #28]
  90:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 6


 197              		.loc 1 90 3 is_stmt 1 view .LVU63
 198 00d0 04A9     		add	r1, sp, #16
 199 00d2 3046     		mov	r0, r6
 200 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
  91:Core/Src/gpio.c **** 
  92:Core/Src/gpio.c ****   /*Configure GPIO pins : nFAULT_R1_Pin nFAULT_L1_Pin RS485_CTRL_Pin */
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = nFAULT_R1_Pin|nFAULT_L1_Pin|RS485_CTRL_Pin;
 202              		.loc 1 93 3 view .LVU64
 203              		.loc 1 93 23 is_stmt 0 view .LVU65
 204 00d8 4CF22003 		movw	r3, #49184
 205 00dc 0493     		str	r3, [sp, #16]
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 206              		.loc 1 94 3 is_stmt 1 view .LVU66
 207              		.loc 1 94 24 is_stmt 0 view .LVU67
 208 00de 0594     		str	r4, [sp, #20]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 95 3 is_stmt 1 view .LVU68
 210              		.loc 1 95 24 is_stmt 0 view .LVU69
 211 00e0 0694     		str	r4, [sp, #24]
  96:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 96 3 is_stmt 1 view .LVU70
 213 00e2 04A9     		add	r1, sp, #16
 214 00e4 3046     		mov	r0, r6
 215 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c ****   /*Configure GPIO pin : USB_ID_Pin */
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_ID_Pin;
 217              		.loc 1 99 3 view .LVU71
 218              		.loc 1 99 23 is_stmt 0 view .LVU72
 219 00ea 4FF48063 		mov	r3, #1024
 220 00ee 0493     		str	r3, [sp, #16]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 221              		.loc 1 100 3 is_stmt 1 view .LVU73
 222              		.loc 1 100 24 is_stmt 0 view .LVU74
 223 00f0 0594     		str	r4, [sp, #20]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 101 3 is_stmt 1 view .LVU75
 225              		.loc 1 101 24 is_stmt 0 view .LVU76
 226 00f2 0694     		str	r4, [sp, #24]
 102:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_ID_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 102 3 is_stmt 1 view .LVU77
 228 00f4 04A9     		add	r1, sp, #16
 229 00f6 2846     		mov	r0, r5
 230 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL8:
 103:Core/Src/gpio.c **** 
 104:Core/Src/gpio.c **** }
 232              		.loc 1 104 1 is_stmt 0 view .LVU78
 233 00fc 09B0     		add	sp, sp, #36
 234              		.cfi_def_cfa_offset 28
 235              		@ sp needed
 236 00fe BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 237              	.L4:
 238 0102 00BF     		.align	2
 239              	.L3:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 7


 240 0104 00100240 		.word	1073876992
 241 0108 00100140 		.word	1073811456
 242 010c 00080140 		.word	1073809408
 243 0110 000C0140 		.word	1073810432
 244              		.cfi_endproc
 245              	.LFE65:
 247              		.text
 248              	.Letext0:
 249              		.file 2 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 250              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 251              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 252              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\zhmis\AppData\Local\Temp\ccpqg3Oc.s:240    .text.MX_GPIO_Init:00000104 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
