// Seed: 3890730104
module module_0;
  logic [7:0][-1] id_1 (
      1,
      (id_2),
      id_3,
      1'h0,
      1 !=? id_2,
      id_3
  );
  wire id_4;
  logic [7:0] id_5, id_6, id_7 = id_5;
  wire id_8;
  assign id_6[-1 :-1] = -1'd0;
  assign id_7 = id_6;
  assign module_1.id_2 = 0;
  timeunit 1ps;
endmodule
module module_1 (
    output logic id_0
);
  always @(id_2 or posedge 1 or id_2) id_0 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1
);
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri id_7
);
  wire id_9;
  module_2 modCall_1 (
      id_3,
      id_1
  );
endmodule
