<tei>
	<teiHeader>
	<fileDesc xml:id="287"/>
	</teiHeader>
<text xml:lang="en">
		<front>
		<docTitle>
			<titlePart type="main">Evaluation of Architectural Support for Global Address-Based Communication <lb/>in Large-Scale Parallel Machines <lb/></titlePart>
		</docTitle>
		<byline><docAuthor>Arvind Krishnamurthy , Klaus E. Schauser , Chris J. Scheiman , <lb/>Randolph Y. Wang , David E. Culler , and Katherine Yelick <lb/></docAuthor></byline>
		<div type="abstract">Abstract <lb/>Large-scale parallel machines are incorporating increasingly sophisticated architectural support for user-level messaging and global memory access. We provide a systematic <lb/>evaluation of a broad spectrum of current design alternatives <lb/>based on our implementations of a global address language <lb/>on the Thinking Machines CM-5, Intel Paragon, Meiko CS-2, Cray T3D, and Berkeley NOW. This evaluation includes <lb/>a range of compilation strategies that make varying use of <lb/>the network processor; each is optimized for the target architecture and the particular strategy. We analyze a family <lb/>of interacting issues that determine the performance tradeoffs in each implementation, quantify the resulting latency, <lb/>overhead, and bandwidth of the global access operations, <lb/>and demonstrate the effects on application performance. <lb/></div>
		<div type="intro">1 Introduction</div>
		</front>
</text>
</tei>