/*
 * 
 * $Id: ppe_c.stg,v 1.27 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * t3p1_ppe_rule_encode.c: Guadalupe3k V1.0 PPE rule encoding functions
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from sdk/caladan_ucode/t3p1/src/t3p1_ppe_cfg.lrp.
 * Edits to this file will be lost when it is regenerated.
 *
 */

#if defined(BCM_CALADAN3_SUPPORT) && defined(BCM_CALADAN3_T3P1_SUPPORT) 

#include <soc/sbx/t3p1/t3p1_int.h> 
#include <soc/error.h>
#include <soc/sbx/caladan3/ppe.h>

#define RULE_CAMRAM_WRITE(unit, r) for (j=r.cam_id_first; j<=r.cam_id_last; j++) { soc_sbx_caladan3_ppe_camram_entry_write(unit, j, r.rule_id, &r.camram); }  
#define RULE_TCAM_WRITE(unit, r) for (j=r.cam_id_first; j<=r.cam_id_last; j++) { soc_sbx_caladan3_ppe_tcam_entry_write(unit, j, r.rule_id, &r.tcam, SOC_SBX_CALADAN3_PPE_TCAM_ENTRY_VALID);} 

soc_sbx_caladan3_ppe_iqsm_t   *iqsm;
soc_sbx_t3p1_ppe_hash_t       *hentry;
soc_sbx_t3p1_ppe_rule_t       *rule;
soc_sbx_caladan3_ppe_sqdm_t    *sqdm;

soc_sbx_t3p1_ppe_rule_t global_rule_struct;
 
int soc_sbx_t3p1_ppe_init(int unit) {
    int i=0;
    int j=0;
    uint32 hash_mem[SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH];
    int err=SOC_E_NONE;


































    /*
     * Source Queue Configuration"
     */        
    {
        soc_sbx_caladan3_ppe_sqdm_t ing_src_queue_sqdm =
            { 
                0x0,  /* PPE_HDR_DESC_B */
                0x0,  /* PPE_HDR_DESC_C */
                0x10400000,  /* PPE_HDR_DESC_D */
                0x0,  /* PPE_HDR_DESC_E */
                0x0   /* PPE_HDR_DESC_F */
            };
        sqdm = &ing_src_queue_sqdm;  
                
        for(i=0; i < 63; i++) {
            soc_sbx_caladan3_ppe_sqdm_entry_write(unit, i, sqdm);
        }
    }
    /*
     * Source Queue Configuration"
     */        
    {
        soc_sbx_caladan3_ppe_sqdm_t egr_src_queue_sqdm =
            { 
                0x0,  /* PPE_HDR_DESC_B */
                0x0,  /* PPE_HDR_DESC_C */
                0x0,  /* PPE_HDR_DESC_D */
                0x0,  /* PPE_HDR_DESC_E */
                0x0   /* PPE_HDR_DESC_F */
            };
        sqdm = &egr_src_queue_sqdm;  
                
        for(i=64; i < 127; i++) {
            soc_sbx_caladan3_ppe_sqdm_entry_write(unit, i, sqdm);
        }
    }









    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hVLAN_PRI_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hVLAN_PRI_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BIT,
            0,
            {
              0x0,0x0,0xe0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hVLAN_PRI_hentry;
        if (0 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hETH_MAC_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hETH_MAC_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            4,
            {
              0xff,0xf0,0x0,0x0,0x0
            }
        };
        hentry = &hETH_MAC_hentry;
        if (4 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hETH_DMAC_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hETH_DMAC_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            5,
            {
              0xfc,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hETH_DMAC_hentry;
        if (5 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hETH_SMAC_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hETH_SMAC_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            6,
            {
              0x3,0xf0,0x0,0x0,0x0
            }
        };
        hentry = &hETH_SMAC_hentry;
        if (6 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hETH_DMAC_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hETH_DMAC_IPV4_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            7,
            {
              0xfc,0xc,0x0,0x0,0x0
            }
        };
        hentry = &hETH_DMAC_IPV4_hentry;
        if (7 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hVLAN_VID_TWO_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hVLAN_VID_TWO_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            8,
            {
              0x33,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hVLAN_VID_TWO_hentry;
        if (8 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hVLAN_VID_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hVLAN_VID_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            9,
            {
              0x30,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hVLAN_VID_hentry;
        if (9 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hVLAN_VID_C_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hVLAN_VID_C_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            10,
            {
              0x3,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hVLAN_VID_C_hentry;
        if (10 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV4_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            11,
            {
              0x0,0xf,0xf0,0x0,0x0
            }
        };
        hentry = &hIPV4_hentry;
        if (11 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV4_DA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV4_DA_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            12,
            {
              0x0,0x0,0xf0,0x0,0x0
            }
        };
        hentry = &hIPV4_DA_hentry;
        if (12 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV4_SA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV4_SA_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            13,
            {
              0x0,0xf,0x0,0x0,0x0
            }
        };
        hentry = &hIPV4_SA_hentry;
        if (13 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV6_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            14,
            {
              0x0,0xff,0xff,0xff,0xff
            }
        };
        hentry = &hIPV6_hentry;
        if (14 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV6_DA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV6_DA_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            15,
            {
              0x0,0x0,0x0,0xff,0xff
            }
        };
        hentry = &hIPV6_DA_hentry;
        if (15 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hIPV6_SA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hIPV6_SA_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            16,
            {
              0x0,0xff,0xff,0x0,0x0
            }
        };
        hentry = &hIPV6_SA_hentry;
        if (16 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hL4_PORT_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hL4_PORT_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            17,
            {
              0xf0,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hL4_PORT_hentry;
        if (17 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hL4_DPORT_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hL4_DPORT_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            18,
            {
              0x30,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hL4_DPORT_hentry;
        if (18 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    /*
     * Hash Template Config for
     *   SOC_CALADAN3_PPE_HASH_hL4_SPORT_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_hash_t hL4_SPORT_hentry =
        { 
            SOC_SBX_CALADAN3_PPE_HASH_TYPE_BYTE,
            19,
            {
              0xc0,0x0,0x0,0x0,0x0
            }
        };
        hentry = &hL4_SPORT_hentry;
        if (19 >= SOC_SBX_CALADAN3_PPE_HASH_BYTE_TEMPLATE_START) {
            hash_mem[1] =  hentry->mem[0];
            hash_mem[0] = (hentry->mem[1] << 24) +
                          (hentry->mem[2] << 16) +
                          (hentry->mem[3] << 8)  +
                           hentry->mem[4];
        }else {
            for (i=SOC_SBX_CALADAN3_PPE_HASH_BIT_LENGTH - 1,j=0; i>=0; i--,j+=4) {
                hash_mem[i] = (hentry->mem[j + 0] << 24) +
                              (hentry->mem[j + 1] << 16) +
                              (hentry->mem[j + 2] << 8)  +
                               hentry->mem[j + 3];
            }
        }
        err = soc_sbx_caladan3_ppe_hash_template_alloc(unit, hentry->type, &hentry->id);
        if(err == SOC_E_NONE) {
            err = soc_sbx_caladan3_ppe_hash_template_set(unit, hentry->id, hash_mem);
        }
        if(err != SOC_E_NONE) {
            return(err);
        }
    }
    {
        {
          soc_sbx_caladan3_ppe_iqsm_t iqEp2e_iqsm = {
            48,  /* INITIAL_TYPE */
            0,  /* INITIAL_SHIFT */
            12,  /* SHIFT */
            { 
                0,  /* LEN_UNIT */
                
            0,  /* LEN_MASK */
                
            0,  /* LEN_SHIFT */
                0   /* LEN_SHIFT_PTR */
            },
            {0, 128, 0},   /* STATE */
            0x0,   /* PARSE_VAR */
            4,  /* STREAM */
            4032,  /* INITIAL_LOAD_SQ_DATA */
            0,  /* HASH_TEMP_DISABLE */
            { 
                0,  /* CHECKER_ENABLE */
                
            4,  /* CHECKER */
                0   /* CHECKER_OFFSET */
            },
            { 
                0,  /* HASH_ENABLE */
                6   /* HASH_TEMPLATE */
            },
            { 
                0,  /* PROPERTY_ENABLE */
                
            1,  /* PROPERTY_SEGMENT */
                
            20,  /* PROPERTY_INDEX_SIZE */
                0   /* PROPERTY_INDEX_START */
            },
          };
          
          iqsm = &iqEp2e_iqsm;
          for (i = 64; i <= 127; i++)
          {
            soc_sbx_caladan3_ppe_iqsm_entry_write(unit, i, iqsm);
          }
        }
    }
    {
        {
          soc_sbx_caladan3_ppe_iqsm_t iqP2e_iqsm = {
            1,  /* INITIAL_TYPE */
            0,  /* INITIAL_SHIFT */
            12,  /* SHIFT */
            { 
                0,  /* LEN_UNIT */
                
            0,  /* LEN_MASK */
                
            0,  /* LEN_SHIFT */
                0   /* LEN_SHIFT_PTR */
            },
            {0, 0, 0},   /* STATE */
            0x0,   /* PARSE_VAR */
            1,  /* STREAM */
            3840,  /* INITIAL_LOAD_SQ_DATA */
            0,  /* HASH_TEMP_DISABLE */
            { 
                1,  /* CHECKER_ENABLE */
                
            4,  /* CHECKER */
                0   /* CHECKER_OFFSET */
            },
            { 
                1,  /* HASH_ENABLE */
                4   /* HASH_TEMPLATE */
            },
            { 
                0,  /* PROPERTY_ENABLE */
                
            1,  /* PROPERTY_SEGMENT */
                
            4,  /* PROPERTY_INDEX_SIZE */
                1   /* PROPERTY_INDEX_START */
            },
          };
          
          iqsm = &iqP2e_iqsm;
          for (i = 0; i <= 63; i++)
          {
            soc_sbx_caladan3_ppe_iqsm_entry_write(unit, i, iqsm);
          }
        }
    }
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_INGRESS_LOOPBACK_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_INGRESS_LOOPBACK_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x70;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 11;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_EGRESS_LOOPBACK_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_EGRESS_LOOPBACK_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x71;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 11;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_L2CP_SLOW_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_L2CP_SLOW_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x01;
            rule_struct->tcam.data[1] = 0x80;
            rule_struct->tcam.data[2] = 0xc2;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x02;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x88;
            rule_struct->tcam.data[13] = 0x09;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0xff;
            rule_struct->tcam.mask[13] = 0xff;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x380000;   /* variable */
            rule_struct->camram.variable_mask = 0x3c0000;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_L2CP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_L2CP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x01;
            rule_struct->tcam.data[1] = 0x80;
            rule_struct->tcam.data[2] = 0xc2;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x180000;   /* variable */
            rule_struct->camram.variable_mask = 0x1c0000;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_VRRP_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_VRRP_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x5e;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x01;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x200;   /* variable */
            rule_struct->camram.variable_mask = 0x200;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_VRRP_IPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_VRRP_IPV6_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x5e;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x02;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x200;   /* variable */
            rule_struct->camram.variable_mask = 0x200;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_LSM_00_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_LSM_00_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0xaa;
            rule_struct->tcam.data[2] = 0x99;
            rule_struct->tcam.data[3] = 0x88;
            rule_struct->tcam.data[4] = 0x77;
            rule_struct->tcam.data[5] = 0x66;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x1;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x1;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x2;   /* variable */
            rule_struct->camram.variable_mask = 0x2;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_BROADCAST_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_BROADCAST_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0xff;
            rule_struct->tcam.data[1] = 0xff;
            rule_struct->tcam.data[2] = 0xff;
            rule_struct->tcam.data[3] = 0xff;
            rule_struct->tcam.data[4] = 0xff;
            rule_struct->tcam.data[5] = 0xff;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0xc0000;   /* variable */
            rule_struct->camram.variable_mask = 0xc0000;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_MULTICAST_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_MULTICAST_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x01;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x01;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x80000;   /* variable */
            rule_struct->camram.variable_mask = 0xc0000;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_ETH_COMMON_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_ETH_COMMON_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_LLC_SNAP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_LLC_SNAP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0xaa;
            rule_struct->tcam.data[3] = 0xaa;
            rule_struct->tcam.data[4] = 0x03;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xf8;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0xff;
            rule_struct->tcam.mask[7] = 0xff;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 34;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_LLC_RAW_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_LLC_RAW_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xf8;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 33;  /* hdr_type */
            rule_struct->camram.shift = 2;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xb;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID0_TPID_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID0_TPID_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x40;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xa8;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x81;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x3;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 6;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 8;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID1_TPID_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID1_TPID_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x50;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x91;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x81;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x3;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 6;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 8;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID2_TPID_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID2_TPID_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x48;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x81;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x81;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0xff;
            rule_struct->tcam.mask[5] = 0xff;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x3;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 6;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 8;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID0_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID0_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x40;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xa8;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 5;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 9;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x50;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x91;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 5;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 9;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x48;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x81;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 5;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 9;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x80;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0xd8;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x81;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 5;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 9;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_TPID_UNKNOWN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_TPID_UNKNOWN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x2;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS2_VLAN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 2;  /* cam_id_first */
        rule_struct->cam_id_last  = 2;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS2_VLAN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x2;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xa;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS2_VLAN_VLAN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 2;  /* cam_id_first */
        rule_struct->cam_id_last  = 2;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS2_VLAN_VLAN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x3;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xa;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS3_ETYPE_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 3;  /* cam_id_first */
        rule_struct->cam_id_last  = 3;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS3_ETYPE_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xa;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 3;  /* hdr_type */
            rule_struct->camram.shift = 2;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xb;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x08;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 4;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 2;  /* units */
            rule_struct->camram.var_len_hdr.mask = 4;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xc;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 2;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 11;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_IPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_IPV6_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x86;
            rule_struct->tcam.data[1] = 0xdd;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 5;  /* hdr_type */
            rule_struct->camram.shift = 40;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xd;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 1;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 3;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 14;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x1;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x1;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0x47;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x01;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x01;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xe;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 6;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 1;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 20;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 236;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x1;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x1;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0x47;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x01;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x01;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x01;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xe;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 6;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 1;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 20;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 204;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_MPLS3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x1;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x1;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0x47;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x01;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x01;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xe;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 6;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 20;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 204;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_ETHOAM_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_ETHOAM_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x89;
            rule_struct->tcam.data[1] = 0x02;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x28;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 2;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_PTP0_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_PTP0_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xf7;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x0f;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x28;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_PTP1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_PTP1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xf7;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x0f;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x28;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_ETYPE_UNKNOWN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_ETYPE_UNKNOWN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xb;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x28;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV4_UDP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV4_UDP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xc;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x11;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0xff;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 10;  /* hdr_type */
            rule_struct->camram.shift = 8;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0xf;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 17;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV4_TCP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV4_TCP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xc;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x06;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0xff;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 11;  /* hdr_type */
            rule_struct->camram.shift = 20;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 17;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV4_PIM_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV4_PIM_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xc;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x67;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0xff;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x400000;   /* variable */
            rule_struct->camram.variable_mask = 0x400000;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV4_IGMP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV4_IGMP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xc;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x02;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0xff;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x800000;   /* variable */
            rule_struct->camram.variable_mask = 0x800000;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xc;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV6_UDP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV6_UDP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xd;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x11;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0xff;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 10;  /* hdr_type */
            rule_struct->camram.shift = 20;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 17;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV6_TCP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV6_TCP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xd;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x06;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0xff;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 11;  /* hdr_type */
            rule_struct->camram.shift = 20;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 1;  /* enable */
            rule_struct->camram.hasher.hash_id = 17;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_IPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_IPV6_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xd;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_MPLS_MPLS_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_MPLS_MPLS_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xe;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x01;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x01;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x14;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x8;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 20;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 236;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_MPLS_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_MPLS_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xe;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x14;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x4;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_MPLS3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_MPLS3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xe;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x01;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1b;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0xc;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_L3_UNKNOWN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_L3_UNKNOWN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x28;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS_ACH_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS_ACH_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 3;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x14;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 9;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x16;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS_NOACH_L2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS_NOACH_L2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 2;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x14;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x18;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS_NOACH_L3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS_NOACH_L3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 1;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x14;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x19;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS_UNKN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS_UNKN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x14;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1b;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x01;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x01;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x15;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0xc;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 1;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 20;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 236;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_MPLS4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_MPLS4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1b;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x01;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 8;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x15;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0xc;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_UDP_PTP0_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_UDP_PTP0_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xf;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x3f;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x0f;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_UDP_PTP1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_UDP_PTP1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xf;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x3f;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x01;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x0f;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_UDP_UNKN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_UDP_UNKN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0xf;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS_ACH_DATA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS_ACH_DATA_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x16;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x10;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1a;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS_ACH_CTRL_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS_ACH_CTRL_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x16;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x10;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x10;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x17;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS_L3_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS_L3_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x19;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x40;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xf0;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 4;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 2;  /* units */
            rule_struct->camram.var_len_hdr.mask = 4;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1e;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 2;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS_L3_UNKN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS_L3_UNKN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x19;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS_NOACH_L2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS_NOACH_L2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x18;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1a;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x15;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x01;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1c;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0xc;   /* variable */
            rule_struct->camram.variable_mask = 0xc;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_MPLS3_MPLS_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_MPLS3_MPLS_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x15;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_LER_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_LER_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1e;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_PWE_ETH_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_PWE_ETH_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1a;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_ACH_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_ACH_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 3;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1c;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 9;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x16;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_NOACH_L2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_NOACH_L2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 2;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1c;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x18;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_NOACH_L3_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_NOACH_L3_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 1;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1c;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x19;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS8_MPLS_UNKN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 8;  /* cam_id_first */
        rule_struct->cam_id_last  = 8;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS8_MPLS_UNKN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 3;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1c;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 9;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x16;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS9_MPLS_ACH_DATA_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 9;  /* cam_id_first */
        rule_struct->cam_id_last  = 9;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS9_MPLS_ACH_DATA_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x16;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x10;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1a;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS9_MPLS_ACH_CTRL_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 9;  /* cam_id_first */
        rule_struct->cam_id_last  = 9;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS9_MPLS_ACH_CTRL_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x16;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x10;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x10;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x17;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS9_MPLS_L3_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 9;  /* cam_id_first */
        rule_struct->cam_id_last  = 9;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS9_MPLS_L3_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x19;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x40;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xf0;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 4;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 2;  /* units */
            rule_struct->camram.var_len_hdr.mask = 4;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1e;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 1;  /* enable */
            rule_struct->camram.checker.id = 2;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS9_MPLS_L3_UNKN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 9;  /* cam_id_first */
        rule_struct->cam_id_last  = 9;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS9_MPLS_L3_UNKN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x19;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS9_MPLS_NOACH_L2_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 9;  /* cam_id_first */
        rule_struct->cam_id_last  = 9;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS9_MPLS_NOACH_L2_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x18;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x1a;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS10_MPLS_LER_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 10;  /* cam_id_first */
        rule_struct->cam_id_last  = 10;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS10_MPLS_LER_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1e;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS10_MPLS_PWE_ETH_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 10;  /* cam_id_first */
        rule_struct->cam_id_last  = 10;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS10_MPLS_PWE_ETH_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x1a;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_EGR_ERH_RAWOI_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_EGR_ERH_RAWOI_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x80;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x80;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x90;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS0_EGR_ERH_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 0;  /* cam_id_first */
        rule_struct->cam_id_last  = 0;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS0_EGR_ERH_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x80;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 1;  /* hdr_type */
            rule_struct->camram.shift = 12;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x81;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS1_EGR_ETH_COMMON_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 1;  /* cam_id_first */
        rule_struct->cam_id_last  = 1;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS1_EGR_ETH_COMMON_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x81;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x82;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS2_EGR_VLAN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 2;  /* cam_id_first */
        rule_struct->cam_id_last  = 2;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS2_EGR_VLAN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x82;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x81;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 2;  /* hdr_type */
            rule_struct->camram.shift = 4;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x83;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS2_EGR_VLAN_COMMON_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 2;  /* cam_id_first */
        rule_struct->cam_id_last  = 2;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS2_EGR_VLAN_COMMON_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x82;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x83;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS3_EGR_NULL_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 3;  /* cam_id_first */
        rule_struct->cam_id_last  = 3;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS3_EGR_NULL_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x80;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0x80;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x0;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0x0;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS4_EGR_ETYPE_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 4;  /* cam_id_first */
        rule_struct->cam_id_last  = 4;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS4_EGR_ETYPE_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x83;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 3;  /* hdr_type */
            rule_struct->camram.shift = 2;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x85;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x08;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 4;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 2;  /* units */
            rule_struct->camram.var_len_hdr.mask = 4;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x86;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_IPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_IPV6_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x86;
            rule_struct->tcam.data[1] = 0xdd;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 5;  /* hdr_type */
            rule_struct->camram.shift = 40;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x87;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_PTP0_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_PTP0_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xf7;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x0f;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_PTP1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_PTP1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x88;
            rule_struct->tcam.data[1] = 0xf7;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x0f;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_ETHOAM_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_ETHOAM_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x89;
            rule_struct->tcam.data[1] = 0x02;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0xff;
            rule_struct->tcam.mask[1] = 0xff;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 0;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 2;  /* stream */
            rule_struct->camram.stream_mask = 0xf;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_UNKNOWN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 5;  /* cam_id_first */
        rule_struct->cam_id_last  = 5;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS5_EGR_ETYPE_UNKNOWN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x85;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV4_UDP_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV4_UDP_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x86;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x00;
            rule_struct->tcam.data[3] = 0x00;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x11;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0x00;
            rule_struct->tcam.mask[3] = 0x00;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x00;
            rule_struct->tcam.mask[9] = 0xff;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 10;  /* hdr_type */
            rule_struct->camram.shift = 8;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x88;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV4_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV4_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x86;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV6_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 6;  /* cam_id_first */
        rule_struct->cam_id_last  = 6;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS6_EGR_IPV6_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x87;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_PTP0_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_PTP0_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x88;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x3f;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x00;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x0f;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_PTP1_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_PTP1_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x88;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;
            rule_struct->tcam.data[0] = 0x00;
            rule_struct->tcam.data[1] = 0x00;
            rule_struct->tcam.data[2] = 0x01;
            rule_struct->tcam.data[3] = 0x3f;
            rule_struct->tcam.data[4] = 0x00;
            rule_struct->tcam.data[5] = 0x00;
            rule_struct->tcam.data[6] = 0x00;
            rule_struct->tcam.data[7] = 0x00;
            rule_struct->tcam.data[8] = 0x01;
            rule_struct->tcam.data[9] = 0x00;
            rule_struct->tcam.data[10] = 0x00;
            rule_struct->tcam.data[11] = 0x00;
            rule_struct->tcam.data[12] = 0x00;
            rule_struct->tcam.data[13] = 0x00;
            rule_struct->tcam.data[14] = 0x00;
            rule_struct->tcam.data[15] = 0x00;
            rule_struct->tcam.data[16] = 0x00;
            rule_struct->tcam.data[17] = 0x00;
            rule_struct->tcam.data[18] = 0x00;
            rule_struct->tcam.data[19] = 0x00;
            rule_struct->tcam.data[20] = 0x00;
            rule_struct->tcam.data[21] = 0x00;
            rule_struct->tcam.data[22] = 0x00;
            rule_struct->tcam.data[23] = 0x00;
            rule_struct->tcam.data[24] = 0x00;
            rule_struct->tcam.mask[0] = 0x00;
            rule_struct->tcam.mask[1] = 0x00;
            rule_struct->tcam.mask[2] = 0xff;
            rule_struct->tcam.mask[3] = 0xff;
            rule_struct->tcam.mask[4] = 0x00;
            rule_struct->tcam.mask[5] = 0x00;
            rule_struct->tcam.mask[6] = 0x00;
            rule_struct->tcam.mask[7] = 0x00;
            rule_struct->tcam.mask[8] = 0x0f;
            rule_struct->tcam.mask[9] = 0x00;
            rule_struct->tcam.mask[10] = 0x00;
            rule_struct->tcam.mask[11] = 0x00;
            rule_struct->tcam.mask[12] = 0x00;
            rule_struct->tcam.mask[13] = 0x00;
            rule_struct->tcam.mask[14] = 0x00;
            rule_struct->tcam.mask[15] = 0x00;
            rule_struct->tcam.mask[16] = 0x00;
            rule_struct->tcam.mask[17] = 0x00;
            rule_struct->tcam.mask[18] = 0x00;
            rule_struct->tcam.mask[19] = 0x00;
            rule_struct->tcam.mask[20] = 0x00;
            rule_struct->tcam.mask[21] = 0x00;
            rule_struct->tcam.mask[22] = 0x00;
            rule_struct->tcam.mask[23] = 0x00;
            rule_struct->tcam.mask[24] = 0x00;

        /* action */
            rule_struct->camram.hdr_type = 16;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_UNKNOWN_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 7;  /* cam_id_first */
        rule_struct->cam_id_last  = 7;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rS7_EGR_UDP_UNKNOWN_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x88;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0xff;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x7f;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0xff;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }   
    /*
     * PPE Cam Rule for
     *   SOC_CALADAN3_PPE_RULE_rSX_SENTINEL_ENTRY 
     */
    {
        soc_sbx_t3p1_ppe_rule_t  *rule_struct = &global_rule_struct; 
        sal_memset(rule_struct, 0, sizeof(soc_sbx_t3p1_ppe_rule_t));
        
        rule_struct->cam_id_first = 13;  /* cam_id_first */
        rule_struct->cam_id_last  = 13;  /* cam_id_last */
        rule_struct->rule_id     = SOC_CALADAN3_PPE_RULE_rSX_SENTINEL_ENTRY;  /* rule_id */
        rule_struct->rule_enable = 1;      /* rule_enable */
        /* filter */
            rule_struct->tcam.property = 0;  /* property */
            rule_struct->tcam.property_mask = 0;  /* property_mask */
            rule_struct->tcam.state[0] = 0x0;
            rule_struct->tcam.state[1] = 0x0;
            rule_struct->tcam.state[2] = 0x0;
            rule_struct->tcam.state_mask[0] = 0x0;
            rule_struct->tcam.state_mask[1] = 0x0;
            rule_struct->tcam.state_mask[2] = 0x0;

        /* action */
            rule_struct->camram.hdr_type = 63;  /* hdr_type */
            rule_struct->camram.shift = 0;  /* shift */
            rule_struct->camram.var_len_hdr.units = 0;  /* units */
            rule_struct->camram.var_len_hdr.mask = 0;  /* mask */
            rule_struct->camram.var_len_hdr.shift_bits = 0;  /* shift_bits */
            rule_struct->camram.var_len_hdr.shift_bytes = 0;  /* shift_bytes */
            rule_struct->camram.state[0] = 0x0;
            rule_struct->camram.state[1] = 0x0;
            rule_struct->camram.state[2] = 0x0;
            rule_struct->camram.state_mask[0] = 0x0;
            rule_struct->camram.state_mask[1] = 0x0;
            rule_struct->camram.state_mask[2] = 0x0;
            rule_struct->camram.variable = 0x0;   /* variable */
            rule_struct->camram.variable_mask = 0x0;   /* variable_mask */
            rule_struct->camram.stream = 0;  /* stream */
            rule_struct->camram.stream_mask = 0;  /* stream_mask */
            rule_struct->camram.keep_timestamp = 0;  /* keep_timestamp */
            rule_struct->camram.keep_procreg = 0;  /* keep_procreg */
            rule_struct->camram.keep_repdata = 0;  /* keep_repdata */
            rule_struct->camram.checker.enable = 0;  /* enable */
            rule_struct->camram.checker.id = 0;  /* id */
            rule_struct->camram.checker.offset = 0;  /* offset */
            rule_struct->camram.hasher.enable = 0;  /* enable */
            rule_struct->camram.hasher.hash_id = 0;  /* hash_id */
            rule_struct->camram.prop.property_enable = 0;  /* property_enable */
            rule_struct->camram.prop.property_segment = 0;  /* property_segment */
            rule_struct->camram.prop.property_index_size = 0;  /* property_index_size */
            rule_struct->camram.prop.property_index_start = 0;  /* property_index_start */

        
        RULE_CAMRAM_WRITE(unit, global_rule_struct);  
        RULE_TCAM_WRITE(unit, global_rule_struct); 
    }    
    return(err);
}

#endif
