|i281_CPU
pin_name1 <= PC_Output[0].DB_MAX_OUTPUT_PORT_TYPE
Board_Clock => Clock_dividers:inst4.Board_Clock
Reset_In => inst40.IN0
Manual_Clock => inst38.IN0
Turbo_Mode => inst39.IN0
Auto_Clock => inst41.IN0
Direct_Video_Map => Block3:inst12.sel
Direct_Video_Map => Video_Card:inst7.Direct_Video_Map
Switch_Input[0] => IMEM:inst22.IMEM_INPUT[0]
Switch_Input[0] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[0]
Switch_Input[1] => IMEM:inst22.IMEM_INPUT[1]
Switch_Input[1] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[1]
Switch_Input[2] => IMEM:inst22.IMEM_INPUT[2]
Switch_Input[2] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[2]
Switch_Input[3] => IMEM:inst22.IMEM_INPUT[3]
Switch_Input[3] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[3]
Switch_Input[4] => IMEM:inst22.IMEM_INPUT[4]
Switch_Input[4] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[4]
Switch_Input[5] => IMEM:inst22.IMEM_INPUT[5]
Switch_Input[5] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[5]
Switch_Input[6] => IMEM:inst22.IMEM_INPUT[6]
Switch_Input[6] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[6]
Switch_Input[7] => IMEM:inst22.IMEM_INPUT[7]
Switch_Input[7] => 8WidWideBusMux:DMEM_Input_Multiplexer.datab[7]
Switch_Input[8] => IMEM:inst22.IMEM_INPUT[8]
Switch_Input[9] => IMEM:inst22.IMEM_INPUT[9]
Switch_Input[10] => IMEM:inst22.IMEM_INPUT[10]
Switch_Input[11] => IMEM:inst22.IMEM_INPUT[11]
Switch_Input[12] => IMEM:inst22.IMEM_INPUT[12]
Switch_Input[13] => IMEM:inst22.IMEM_INPUT[13]
Switch_Input[14] => IMEM:inst22.IMEM_INPUT[14]
Switch_Input[15] => IMEM:inst22.IMEM_INPUT[15]
pin_name2 <= PC_Output[1].DB_MAX_OUTPUT_PORT_TYPE
pin_name3 <= PC_Output[2].DB_MAX_OUTPUT_PORT_TYPE
pin_name4 <= PC_Output[3].DB_MAX_OUTPUT_PORT_TYPE
pin_name5 <= PC_Output[4].DB_MAX_OUTPUT_PORT_TYPE
pin_name6 <= PC_Output[5].DB_MAX_OUTPUT_PORT_TYPE
REG2_ZERO <= IMEM_OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
REG2_ONE <= IMEM_OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
REG1_ZERO <= IMEM_OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
REG1_ONE <= IMEM_OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
Negative_Flag <= ALU:inst6.NegativeFlagOut
Zero_Flag <= ALU:inst6.ZeroFlagOut
Carry_Flag <= ALU:inst6.CarryFlagOut
OverFlow_Flag <= ALU:inst6.OverFlowFlagOut
OPCODE0 <= IMEM_OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OPCODE1 <= IMEM_OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OPCODE2 <= IMEM_OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OPCODE3 <= IMEM_OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL0 <= IMEM_OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL1 <= IMEM_OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL2 <= IMEM_OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL3 <= IMEM_OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL4 <= IMEM_OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL5 <= IMEM_OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL6 <= IMEM_OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL7 <= IMEM_OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_SegOut0[0] <= Video_Card:inst7.Video_Output0[0]
Seven_SegOut0[1] <= Video_Card:inst7.Video_Output0[1]
Seven_SegOut0[2] <= Video_Card:inst7.Video_Output0[2]
Seven_SegOut0[3] <= Video_Card:inst7.Video_Output0[3]
Seven_SegOut0[4] <= Video_Card:inst7.Video_Output0[4]
Seven_SegOut0[5] <= Video_Card:inst7.Video_Output0[5]
Seven_SegOut0[6] <= Video_Card:inst7.Video_Output0[6]
Register_View => Video_Card:inst7.Register_View
Seven_SegOut1[0] <= Video_Card:inst7.Video_Output1[0]
Seven_SegOut1[1] <= Video_Card:inst7.Video_Output1[1]
Seven_SegOut1[2] <= Video_Card:inst7.Video_Output1[2]
Seven_SegOut1[3] <= Video_Card:inst7.Video_Output1[3]
Seven_SegOut1[4] <= Video_Card:inst7.Video_Output1[4]
Seven_SegOut1[5] <= Video_Card:inst7.Video_Output1[5]
Seven_SegOut1[6] <= Video_Card:inst7.Video_Output1[6]
Seven_SegOut2[0] <= Video_Card:inst7.Video_Output2[0]
Seven_SegOut2[1] <= Video_Card:inst7.Video_Output2[1]
Seven_SegOut2[2] <= Video_Card:inst7.Video_Output2[2]
Seven_SegOut2[3] <= Video_Card:inst7.Video_Output2[3]
Seven_SegOut2[4] <= Video_Card:inst7.Video_Output2[4]
Seven_SegOut2[5] <= Video_Card:inst7.Video_Output2[5]
Seven_SegOut2[6] <= Video_Card:inst7.Video_Output2[6]
Seven_SegOut3[0] <= Video_Card:inst7.Video_Output3[0]
Seven_SegOut3[1] <= Video_Card:inst7.Video_Output3[1]
Seven_SegOut3[2] <= Video_Card:inst7.Video_Output3[2]
Seven_SegOut3[3] <= Video_Card:inst7.Video_Output3[3]
Seven_SegOut3[4] <= Video_Card:inst7.Video_Output3[4]
Seven_SegOut3[5] <= Video_Card:inst7.Video_Output3[5]
Seven_SegOut3[6] <= Video_Card:inst7.Video_Output3[6]
Seven_SegOut4[0] <= Video_Card:inst7.Video_Output4[0]
Seven_SegOut4[1] <= Video_Card:inst7.Video_Output4[1]
Seven_SegOut4[2] <= Video_Card:inst7.Video_Output4[2]
Seven_SegOut4[3] <= Video_Card:inst7.Video_Output4[3]
Seven_SegOut4[4] <= Video_Card:inst7.Video_Output4[4]
Seven_SegOut4[5] <= Video_Card:inst7.Video_Output4[5]
Seven_SegOut4[6] <= Video_Card:inst7.Video_Output4[6]
Seven_SegOut5[0] <= Video_Card:inst7.Video_Output5[0]
Seven_SegOut5[1] <= Video_Card:inst7.Video_Output5[1]
Seven_SegOut5[2] <= Video_Card:inst7.Video_Output5[2]
Seven_SegOut5[3] <= Video_Card:inst7.Video_Output5[3]
Seven_SegOut5[4] <= Video_Card:inst7.Video_Output5[4]
Seven_SegOut5[5] <= Video_Card:inst7.Video_Output5[5]
Seven_SegOut5[6] <= Video_Card:inst7.Video_Output5[6]
Seven_SegOut6[0] <= Video_Card:inst7.Video_Output6[0]
Seven_SegOut6[1] <= Video_Card:inst7.Video_Output6[1]
Seven_SegOut6[2] <= Video_Card:inst7.Video_Output6[2]
Seven_SegOut6[3] <= Video_Card:inst7.Video_Output6[3]
Seven_SegOut6[4] <= Video_Card:inst7.Video_Output6[4]
Seven_SegOut6[5] <= Video_Card:inst7.Video_Output6[5]
Seven_SegOut6[6] <= Video_Card:inst7.Video_Output6[6]
Seven_SegOut7[0] <= Video_Card:inst7.Video_Output7[0]
Seven_SegOut7[1] <= Video_Card:inst7.Video_Output7[1]
Seven_SegOut7[2] <= Video_Card:inst7.Video_Output7[2]
Seven_SegOut7[3] <= Video_Card:inst7.Video_Output7[3]
Seven_SegOut7[4] <= Video_Card:inst7.Video_Output7[4]
Seven_SegOut7[5] <= Video_Card:inst7.Video_Output7[5]
Seven_SegOut7[6] <= Video_Card:inst7.Video_Output7[6]


|i281_CPU|ProgramCounter:inst17
PC_Output[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
PC_Output[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
PC_Output[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
PC_Output[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
PC_Output[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
PC_Output[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst2.IN0
Clock => inst.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
PC_Input[0] => Block3:inst1.i1
PC_Input[1] => Block3:inst3.i1
PC_Input[2] => Block3:inst10.i1
PC_Input[3] => Block3:inst11.i1
PC_Input[4] => Block3:inst12.i1
PC_Input[5] => Block3:inst13.i1
Control => Block3:inst1.sel
Control => Block3:inst3.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel


|i281_CPU|ProgramCounter:inst17|Block3:inst1
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ProgramCounter:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ProgramCounter:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ProgramCounter:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ProgramCounter:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ProgramCounter:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Clock_dividers:inst4
Debouncer_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT4
Board_Clock => Clock_divider_512:inst2.CLK_IN
VideoGame_Clock <= Clock_divider_512:inst.CLK_OUT
Auto_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT64
Turbo_Clock <= Clock_divider_4_16_and_64:inst4.CLK_OUT16


|i281_CPU|Clock_dividers:inst4|Clock_divider_4_16_and_64:inst4
CLK_OUT64 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_OUT16 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT4 <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:inst4|Clock_divider_512:inst
CLK_OUT <= inst9.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK


|i281_CPU|Clock_dividers:inst4|Clock_divider_512:inst2
CLK_OUT <= inst9.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK


|i281_CPU|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Block3:inst151
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Control_FSM:inst23
IMEM_WRITE_ENABLE <= inst16.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATAC => inst16.IN0
INPUT_DATAC => inst67.IN2
INPUT_DATACF => inst16.IN1
INPUT_DATACF => inst57.IN2
INPUT_DATACF => inst62.IN2
INPUT_DATACF => inst38.IN2
ALU_SOURCE_MUX <= inst59.DB_MAX_OUTPUT_PORT_TYPE
ADDI => inst58.IN0
ADDI => inst60.IN3
ADDI => inst65.IN3
ADDI => inst47.IN2
ADDI => inst39.IN2
LOADF => inst58.IN1
LOADF => inst45.IN2
LOADF => inst72.IN0
LOADF => inst30.IN3
LOADF => inst35.IN0
STOREF => inst58.IN2
STOREF => inst45.IN0
STOREF => inst71.IN2
STOREF => inst35.IN1
STOREF => inst27.IN0
SUBI => inst58.IN3
SUBI => inst60.IN2
SUBI => inst46.IN3
SUBI => inst65.IN2
SUBI => inst30.IN2
SUBI => inst39.IN1
INPUT_DATADF => inst57.IN0
INPUT_DATADF => inst62.IN0
INPUT_DATADF => inst71.IN3
INPUT_DATADF => inst70.IN0
INPUT_DATADF => inst38.IN0
MOVE => inst57.IN1
MOVE => inst62.IN1
MOVE => inst47.IN0
MOVE => inst35.IN2
ALU_SELECT1 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
ADD => inst60.IN0
ADD => inst65.IN0
ADD => inst47.IN1
ADD => inst38.IN1
ADD => inst22.IN2
SUB => inst60.IN1
SUB => inst46.IN0
SUB => inst65.IN1
SUB => inst30.IN0
SUB => inst39.IN0
SUB => inst22.IN0
CMP => inst45.IN1
CMP => inst46.IN2
CMP => inst37.IN1
CMP => inst40.IN1
CMP => inst22.IN1
DMEM_WRITE_ENABLE <= inst71.DB_MAX_OUTPUT_PORT_TYPE
INPUT_DATAD => inst71.IN0
INPUT_DATAD => inst70.IN1
INPUT_DATAD => inst67.IN0
STORE => inst71.IN1
STORE => inst68.IN0
STORE => inst27.IN1
REG_WRITEBACK_MUX <= inst72.DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst72.IN1
LOAD => inst68.IN1
LOAD => inst30.IN1
ALU_SELECT0 <= inst46.DB_MAX_OUTPUT_PORT_TYPE
SHIFTR => inst46.IN1
SHIFTR => inst37.IN0
SHIFTR => inst30.IN5
SHIFTR => inst40.IN0
PC_WRITE_ENABLE <= <VCC>
PC_MUX <= inst75.DB_MAX_OUTPUT_PORT_TYPE
BRG => inst19.IN0
ZERO_FLAG => inst24.IN0
ZERO_FLAG => inst17.IN1
OVERFLOW_FLAG => inst25.IN0
NEGATIVE_FLAG => inst25.IN1
BRGE => inst20.IN1
BRNE/BRNZ => inst18.IN1
BRE/BRZ => inst17.IN0
JUMP => inst73.IN1
DMEM_INPUT_MUX <= inst70.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_MUX <= inst69.DB_MAX_OUTPUT_PORT_TYPE
LOADI/LOADP => inst67.IN1
LOADI/LOADP => inst47.IN3
FLAGS_WRITE_ENABLE <= inst66.DB_MAX_OUTPUT_PORT_TYPE
SHIFTL => inst37.IN2
SHIFTL => inst30.IN4
SHIFTL => inst40.IN2
REG_WRITE_ENABLE <= inst48.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT0_SELECT[0] <= inst51.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT0_SELECT[1] <= inst49.DB_MAX_OUTPUT_PORT_TYPE
X[0] => Block3:inst50.i0
X[0] => Block3:inst76.i0
X[0] => inst56.IN0
X[1] => Block3:inst43.i0
X[1] => Block3:inst64.i0
X[1] => inst55.IN0
Y[0] => Block3:inst50.i1
Y[0] => Block3:inst76.i1
Y[1] => Block3:inst43.i1
Y[1] => Block3:inst64.i1
REG_PORT1_SELECT[0] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT1_SELECT[1] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[0] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[1] <= inst55.DB_MAX_OUTPUT_PORT_TYPE
NOOP => ~NO_FANOUT~
CARRY_FLAG => ~NO_FANOUT~


|i281_CPU|Control_FSM:inst23|Block3:inst43
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Control_FSM:inst23|Block3:inst50
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Control_FSM:inst23|Block3:inst64
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Control_FSM:inst23|Block3:inst76
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6
ZeroFlagOut <= Flag_Registers:inst1.ZeroFlagOut
Flags_Write_Enable => Flag_Registers:inst1.Write_Enable
Clock => Flag_Registers:inst1.Clock
Reset => Flag_Registers:inst1.Reset
ALU_Select1 => 8WidWideBusMux:inst4.Control
ALU_Select1 => Block3:inst7.sel
ALU_Select1 => Block3:inst6.sel
ALU_Select0 => ShiftNoDff:inst.LRSelect
ALU_Select0 => 8bitAdder:inst5.Sub
ALU_Input0[0] => ShiftNoDff:inst.ShifterInput[0]
ALU_Input0[0] => 8bitAdder:inst5.First_Input[0]
ALU_Input0[1] => ShiftNoDff:inst.ShifterInput[1]
ALU_Input0[1] => 8bitAdder:inst5.First_Input[1]
ALU_Input0[2] => ShiftNoDff:inst.ShifterInput[2]
ALU_Input0[2] => 8bitAdder:inst5.First_Input[2]
ALU_Input0[3] => ShiftNoDff:inst.ShifterInput[3]
ALU_Input0[3] => 8bitAdder:inst5.First_Input[3]
ALU_Input0[4] => ShiftNoDff:inst.ShifterInput[4]
ALU_Input0[4] => 8bitAdder:inst5.First_Input[4]
ALU_Input0[5] => ShiftNoDff:inst.ShifterInput[5]
ALU_Input0[5] => 8bitAdder:inst5.First_Input[5]
ALU_Input0[6] => ShiftNoDff:inst.ShifterInput[6]
ALU_Input0[6] => 8bitAdder:inst5.First_Input[6]
ALU_Input0[7] => ShiftNoDff:inst.ShifterInput[7]
ALU_Input0[7] => 8bitAdder:inst5.First_Input[7]
ALU_Input1[0] => 8bitAdder:inst5.Second_Input[0]
ALU_Input1[1] => 8bitAdder:inst5.Second_Input[1]
ALU_Input1[2] => 8bitAdder:inst5.Second_Input[2]
ALU_Input1[3] => 8bitAdder:inst5.Second_Input[3]
ALU_Input1[4] => 8bitAdder:inst5.Second_Input[4]
ALU_Input1[5] => 8bitAdder:inst5.Second_Input[5]
ALU_Input1[6] => 8bitAdder:inst5.Second_Input[6]
ALU_Input1[7] => 8bitAdder:inst5.Second_Input[7]
NegativeFlagOut <= Flag_Registers:inst1.NegativeFlagOut
OverFlowFlagOut <= Flag_Registers:inst1.OverFlowFlagOut
CarryFlagOut <= Flag_Registers:inst1.CarryFlagOut
ALU_OUTPUT[0] <= 8WidWideBusMux:inst4.result[0]
ALU_OUTPUT[1] <= 8WidWideBusMux:inst4.result[1]
ALU_OUTPUT[2] <= 8WidWideBusMux:inst4.result[2]
ALU_OUTPUT[3] <= 8WidWideBusMux:inst4.result[3]
ALU_OUTPUT[4] <= 8WidWideBusMux:inst4.result[4]
ALU_OUTPUT[5] <= 8WidWideBusMux:inst4.result[5]
ALU_OUTPUT[6] <= 8WidWideBusMux:inst4.result[6]
ALU_OUTPUT[7] <= 8WidWideBusMux:inst4.result[7]


|i281_CPU|ALU:inst6|Flag_Registers:inst1
ZeroFlagOut <= Zero.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst10.IN0
Clock => Zero.CLK
Clock => OverFlow.CLK
Clock => Carry.CLK
Clock => Negative.CLK
ZeroFlag => Block3:inst257.i1
Write_Enable => Block3:inst257.sel
Write_Enable => Block3:inst6.sel
Write_Enable => Block3:inst5.sel
Write_Enable => Block3:inst4.sel
OverFlowFlagOut <= OverFlow.DB_MAX_OUTPUT_PORT_TYPE
OverFlowFlag => Block3:inst6.i1
CarryFlagOut <= Carry.DB_MAX_OUTPUT_PORT_TYPE
CarryFlag => Block3:inst5.i1
NegativeFlagOut <= Negative.DB_MAX_OUTPUT_PORT_TYPE
NegativeFlag => Block3:inst4.i1


|i281_CPU|ALU:inst6|Flag_Registers:inst1|Block3:inst257
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|Flag_Registers:inst1|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|Flag_Registers:inst1|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|Flag_Registers:inst1|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ALU_Flag_Calculator:inst3
Zero <= inst.DB_MAX_OUTPUT_PORT_TYPE
REG_INPUT[0] => inst.IN7
REG_INPUT[1] => inst.IN6
REG_INPUT[2] => inst.IN4
REG_INPUT[3] => inst.IN5
REG_INPUT[4] => inst.IN3
REG_INPUT[5] => inst.IN1
REG_INPUT[6] => inst.IN2
REG_INPUT[7] => inst.IN0
REG_INPUT[7] => Negative.DATAIN
Negative <= REG_INPUT[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8WidWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst
Shift_Out_Bit <= Block3:inst2.mxout
ShifterInput[0] => Block3:inst2.i1
ShifterInput[0] => Block3:inst22.i0
ShifterInput[1] => Block3:inst21.i1
ShifterInput[1] => Block3:inst24.i0
ShifterInput[2] => Block3:inst22.i1
ShifterInput[2] => Block3:inst25.i0
ShifterInput[3] => Block3:inst24.i1
ShifterInput[3] => Block3:inst26.i0
ShifterInput[4] => Block3:inst25.i1
ShifterInput[4] => Block3:inst27.i0
ShifterInput[5] => Block3:inst26.i1
ShifterInput[5] => Block3:inst28.i0
ShifterInput[6] => Block3:inst27.i1
ShifterInput[6] => Block3:inst29.i0
ShifterInput[7] => Block3:inst2.i0
ShifterInput[7] => Block3:inst28.i1
LRSelect => Block3:inst2.sel
LRSelect => Block3:inst21.sel
LRSelect => Block3:inst22.sel
LRSelect => Block3:inst24.sel
LRSelect => Block3:inst25.sel
LRSelect => Block3:inst26.sel
LRSelect => Block3:inst27.sel
LRSelect => Block3:inst28.sel
LRSelect => Block3:inst29.sel
ShifterOutput[0] <= Block3:inst21.mxout
ShifterOutput[1] <= Block3:inst22.mxout
ShifterOutput[2] <= Block3:inst24.mxout
ShifterOutput[3] <= Block3:inst25.mxout
ShifterOutput[4] <= Block3:inst26.mxout
ShifterOutput[5] <= Block3:inst27.mxout
ShifterOutput[6] <= Block3:inst28.mxout
ShifterOutput[7] <= Block3:inst29.mxout


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|ShiftNoDff:inst|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|8bitAdder:inst5
Carry <= FullAdder:inst32.Cout
First_Input[0] => FullAdder:inst28.in1
First_Input[1] => FullAdder:inst25.in1
First_Input[2] => FullAdder:inst26.in1
First_Input[3] => FullAdder:inst27.in1
First_Input[4] => FullAdder:inst29.in1
First_Input[5] => FullAdder:inst30.in1
First_Input[6] => FullAdder:inst31.in1
First_Input[7] => FullAdder:inst32.in1
Second_Input[0] => inst10.IN0
Second_Input[1] => inst11.IN0
Second_Input[2] => inst12.IN0
Second_Input[3] => inst13.IN0
Second_Input[4] => inst14.IN0
Second_Input[5] => inst15.IN0
Second_Input[6] => inst16.IN0
Second_Input[7] => inst17.IN0
Sub => inst17.IN1
Sub => inst16.IN1
Sub => inst15.IN1
Sub => inst14.IN1
Sub => inst13.IN1
Sub => inst12.IN1
Sub => inst11.IN1
Sub => inst10.IN1
Sub => FullAdder:inst28.Cin
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:inst28.S
Adder_Output[1] <= FullAdder:inst25.S
Adder_Output[2] <= FullAdder:inst26.S
Adder_Output[3] <= FullAdder:inst27.S
Adder_Output[4] <= FullAdder:inst29.S
Adder_Output[5] <= FullAdder:inst30.S
Adder_Output[6] <= FullAdder:inst31.S
Adder_Output[7] <= FullAdder:inst32.S


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst32
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst31
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst30
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst29
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst27
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst26
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst25
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|8bitAdder:inst5|FullAdder:inst28
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|ALU:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst
Reg_A[0] <= Registers8bit:A.REG_OUTPUT[0]
Reg_A[1] <= Registers8bit:A.REG_OUTPUT[1]
Reg_A[2] <= Registers8bit:A.REG_OUTPUT[2]
Reg_A[3] <= Registers8bit:A.REG_OUTPUT[3]
Reg_A[4] <= Registers8bit:A.REG_OUTPUT[4]
Reg_A[5] <= Registers8bit:A.REG_OUTPUT[5]
Reg_A[6] <= Registers8bit:A.REG_OUTPUT[6]
Reg_A[7] <= Registers8bit:A.REG_OUTPUT[7]
Write_Enable => 2BitDecoderWithEnable:inst.Enable
Write_Select[0] => 2BitDecoderWithEnable:inst.Decoder_Select[0]
Write_Select[1] => 2BitDecoderWithEnable:inst.Decoder_Select[1]
Clock => Registers8bit:A.Clock
Clock => Registers8bit:B.Clock
Clock => Registers8bit:C.Clock
Clock => Registers8bit:D.Clock
Reset => Registers8bit:A.Reset
Reset => Registers8bit:B.Reset
Reset => Registers8bit:C.Reset
Reset => Registers8bit:D.Reset
REG_INPUT[0] => Registers8bit:A.REG_INPUT[0]
REG_INPUT[0] => Registers8bit:B.REG_INPUT[0]
REG_INPUT[0] => Registers8bit:C.REG_INPUT[0]
REG_INPUT[0] => Registers8bit:D.REG_INPUT[0]
REG_INPUT[1] => Registers8bit:A.REG_INPUT[1]
REG_INPUT[1] => Registers8bit:B.REG_INPUT[1]
REG_INPUT[1] => Registers8bit:C.REG_INPUT[1]
REG_INPUT[1] => Registers8bit:D.REG_INPUT[1]
REG_INPUT[2] => Registers8bit:A.REG_INPUT[2]
REG_INPUT[2] => Registers8bit:B.REG_INPUT[2]
REG_INPUT[2] => Registers8bit:C.REG_INPUT[2]
REG_INPUT[2] => Registers8bit:D.REG_INPUT[2]
REG_INPUT[3] => Registers8bit:A.REG_INPUT[3]
REG_INPUT[3] => Registers8bit:B.REG_INPUT[3]
REG_INPUT[3] => Registers8bit:C.REG_INPUT[3]
REG_INPUT[3] => Registers8bit:D.REG_INPUT[3]
REG_INPUT[4] => Registers8bit:A.REG_INPUT[4]
REG_INPUT[4] => Registers8bit:B.REG_INPUT[4]
REG_INPUT[4] => Registers8bit:C.REG_INPUT[4]
REG_INPUT[4] => Registers8bit:D.REG_INPUT[4]
REG_INPUT[5] => Registers8bit:A.REG_INPUT[5]
REG_INPUT[5] => Registers8bit:B.REG_INPUT[5]
REG_INPUT[5] => Registers8bit:C.REG_INPUT[5]
REG_INPUT[5] => Registers8bit:D.REG_INPUT[5]
REG_INPUT[6] => Registers8bit:A.REG_INPUT[6]
REG_INPUT[6] => Registers8bit:B.REG_INPUT[6]
REG_INPUT[6] => Registers8bit:C.REG_INPUT[6]
REG_INPUT[6] => Registers8bit:D.REG_INPUT[6]
REG_INPUT[7] => Registers8bit:A.REG_INPUT[7]
REG_INPUT[7] => Registers8bit:B.REG_INPUT[7]
REG_INPUT[7] => Registers8bit:C.REG_INPUT[7]
REG_INPUT[7] => Registers8bit:D.REG_INPUT[7]
Reg_B[0] <= Registers8bit:B.REG_OUTPUT[0]
Reg_B[1] <= Registers8bit:B.REG_OUTPUT[1]
Reg_B[2] <= Registers8bit:B.REG_OUTPUT[2]
Reg_B[3] <= Registers8bit:B.REG_OUTPUT[3]
Reg_B[4] <= Registers8bit:B.REG_OUTPUT[4]
Reg_B[5] <= Registers8bit:B.REG_OUTPUT[5]
Reg_B[6] <= Registers8bit:B.REG_OUTPUT[6]
Reg_B[7] <= Registers8bit:B.REG_OUTPUT[7]
Reg_C[0] <= Registers8bit:C.REG_OUTPUT[0]
Reg_C[1] <= Registers8bit:C.REG_OUTPUT[1]
Reg_C[2] <= Registers8bit:C.REG_OUTPUT[2]
Reg_C[3] <= Registers8bit:C.REG_OUTPUT[3]
Reg_C[4] <= Registers8bit:C.REG_OUTPUT[4]
Reg_C[5] <= Registers8bit:C.REG_OUTPUT[5]
Reg_C[6] <= Registers8bit:C.REG_OUTPUT[6]
Reg_C[7] <= Registers8bit:C.REG_OUTPUT[7]
Reg_D[0] <= Registers8bit:D.REG_OUTPUT[0]
Reg_D[1] <= Registers8bit:D.REG_OUTPUT[1]
Reg_D[2] <= Registers8bit:D.REG_OUTPUT[2]
Reg_D[3] <= Registers8bit:D.REG_OUTPUT[3]
Reg_D[4] <= Registers8bit:D.REG_OUTPUT[4]
Reg_D[5] <= Registers8bit:D.REG_OUTPUT[5]
Reg_D[6] <= Registers8bit:D.REG_OUTPUT[6]
Reg_D[7] <= Registers8bit:D.REG_OUTPUT[7]
REG_OUTPUT0[0] <= 8wide4to1BusMUX:inst5.muxresult[0]
REG_OUTPUT0[1] <= 8wide4to1BusMUX:inst5.muxresult[1]
REG_OUTPUT0[2] <= 8wide4to1BusMUX:inst5.muxresult[2]
REG_OUTPUT0[3] <= 8wide4to1BusMUX:inst5.muxresult[3]
REG_OUTPUT0[4] <= 8wide4to1BusMUX:inst5.muxresult[4]
REG_OUTPUT0[5] <= 8wide4to1BusMUX:inst5.muxresult[5]
REG_OUTPUT0[6] <= 8wide4to1BusMUX:inst5.muxresult[6]
REG_OUTPUT0[7] <= 8wide4to1BusMUX:inst5.muxresult[7]
Read_Port0_Select[0] => 8wide4to1BusMUX:inst5.Control[0]
Read_Port0_Select[1] => 8wide4to1BusMUX:inst5.Control[1]
REG_OUTPUT1[0] <= 8wide4to1BusMUX:inst6.muxresult[0]
REG_OUTPUT1[1] <= 8wide4to1BusMUX:inst6.muxresult[1]
REG_OUTPUT1[2] <= 8wide4to1BusMUX:inst6.muxresult[2]
REG_OUTPUT1[3] <= 8wide4to1BusMUX:inst6.muxresult[3]
REG_OUTPUT1[4] <= 8wide4to1BusMUX:inst6.muxresult[4]
REG_OUTPUT1[5] <= 8wide4to1BusMUX:inst6.muxresult[5]
REG_OUTPUT1[6] <= 8wide4to1BusMUX:inst6.muxresult[6]
REG_OUTPUT1[7] <= 8wide4to1BusMUX:inst6.muxresult[7]
Read_Port1_Select[0] => 8wide4to1BusMUX:inst6.Control[0]
Read_Port1_Select[1] => 8wide4to1BusMUX:inst6.Control[1]


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:A|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|2BitDecoderWithEnable:inst
Decoder_Output[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => inst1.IN0
Decoder_Select[1] => inst4.IN0
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:B|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:C|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|Registers8bit:D|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5
muxresult[0] <= 8WidWideBusMux:inst6.result[0]
muxresult[1] <= 8WidWideBusMux:inst6.result[1]
muxresult[2] <= 8WidWideBusMux:inst6.result[2]
muxresult[3] <= 8WidWideBusMux:inst6.result[3]
muxresult[4] <= 8WidWideBusMux:inst6.result[4]
muxresult[5] <= 8WidWideBusMux:inst6.result[5]
muxresult[6] <= 8WidWideBusMux:inst6.result[6]
muxresult[7] <= 8WidWideBusMux:inst6.result[7]
Control[0] => 8WidWideBusMux:inst4.Control
Control[0] => 8WidWideBusMux:inst5.Control
Control[1] => 8WidWideBusMux:inst6.Control
data0in[0] => 8WidWideBusMux:inst4.dataa[0]
data0in[1] => 8WidWideBusMux:inst4.dataa[1]
data0in[2] => 8WidWideBusMux:inst4.dataa[2]
data0in[3] => 8WidWideBusMux:inst4.dataa[3]
data0in[4] => 8WidWideBusMux:inst4.dataa[4]
data0in[5] => 8WidWideBusMux:inst4.dataa[5]
data0in[6] => 8WidWideBusMux:inst4.dataa[6]
data0in[7] => 8WidWideBusMux:inst4.dataa[7]
data1in[0] => 8WidWideBusMux:inst4.datab[0]
data1in[1] => 8WidWideBusMux:inst4.datab[1]
data1in[2] => 8WidWideBusMux:inst4.datab[2]
data1in[3] => 8WidWideBusMux:inst4.datab[3]
data1in[4] => 8WidWideBusMux:inst4.datab[4]
data1in[5] => 8WidWideBusMux:inst4.datab[5]
data1in[6] => 8WidWideBusMux:inst4.datab[6]
data1in[7] => 8WidWideBusMux:inst4.datab[7]
data2in[0] => 8WidWideBusMux:inst5.dataa[0]
data2in[1] => 8WidWideBusMux:inst5.dataa[1]
data2in[2] => 8WidWideBusMux:inst5.dataa[2]
data2in[3] => 8WidWideBusMux:inst5.dataa[3]
data2in[4] => 8WidWideBusMux:inst5.dataa[4]
data2in[5] => 8WidWideBusMux:inst5.dataa[5]
data2in[6] => 8WidWideBusMux:inst5.dataa[6]
data2in[7] => 8WidWideBusMux:inst5.dataa[7]
data3in[0] => 8WidWideBusMux:inst5.datab[0]
data3in[1] => 8WidWideBusMux:inst5.datab[1]
data3in[2] => 8WidWideBusMux:inst5.datab[2]
data3in[3] => 8WidWideBusMux:inst5.datab[3]
data3in[4] => 8WidWideBusMux:inst5.datab[4]
data3in[5] => 8WidWideBusMux:inst5.datab[5]
data3in[6] => 8WidWideBusMux:inst5.datab[6]
data3in[7] => 8WidWideBusMux:inst5.datab[7]


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst5|8WidWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6
muxresult[0] <= 8WidWideBusMux:inst6.result[0]
muxresult[1] <= 8WidWideBusMux:inst6.result[1]
muxresult[2] <= 8WidWideBusMux:inst6.result[2]
muxresult[3] <= 8WidWideBusMux:inst6.result[3]
muxresult[4] <= 8WidWideBusMux:inst6.result[4]
muxresult[5] <= 8WidWideBusMux:inst6.result[5]
muxresult[6] <= 8WidWideBusMux:inst6.result[6]
muxresult[7] <= 8WidWideBusMux:inst6.result[7]
Control[0] => 8WidWideBusMux:inst4.Control
Control[0] => 8WidWideBusMux:inst5.Control
Control[1] => 8WidWideBusMux:inst6.Control
data0in[0] => 8WidWideBusMux:inst4.dataa[0]
data0in[1] => 8WidWideBusMux:inst4.dataa[1]
data0in[2] => 8WidWideBusMux:inst4.dataa[2]
data0in[3] => 8WidWideBusMux:inst4.dataa[3]
data0in[4] => 8WidWideBusMux:inst4.dataa[4]
data0in[5] => 8WidWideBusMux:inst4.dataa[5]
data0in[6] => 8WidWideBusMux:inst4.dataa[6]
data0in[7] => 8WidWideBusMux:inst4.dataa[7]
data1in[0] => 8WidWideBusMux:inst4.datab[0]
data1in[1] => 8WidWideBusMux:inst4.datab[1]
data1in[2] => 8WidWideBusMux:inst4.datab[2]
data1in[3] => 8WidWideBusMux:inst4.datab[3]
data1in[4] => 8WidWideBusMux:inst4.datab[4]
data1in[5] => 8WidWideBusMux:inst4.datab[5]
data1in[6] => 8WidWideBusMux:inst4.datab[6]
data1in[7] => 8WidWideBusMux:inst4.datab[7]
data2in[0] => 8WidWideBusMux:inst5.dataa[0]
data2in[1] => 8WidWideBusMux:inst5.dataa[1]
data2in[2] => 8WidWideBusMux:inst5.dataa[2]
data2in[3] => 8WidWideBusMux:inst5.dataa[3]
data2in[4] => 8WidWideBusMux:inst5.dataa[4]
data2in[5] => 8WidWideBusMux:inst5.dataa[5]
data2in[6] => 8WidWideBusMux:inst5.dataa[6]
data2in[7] => 8WidWideBusMux:inst5.dataa[7]
data3in[0] => 8WidWideBusMux:inst5.datab[0]
data3in[1] => 8WidWideBusMux:inst5.datab[1]
data3in[2] => 8WidWideBusMux:inst5.datab[2]
data3in[3] => 8WidWideBusMux:inst5.datab[3]
data3in[4] => 8WidWideBusMux:inst5.datab[4]
data3in[5] => 8WidWideBusMux:inst5.datab[5]
data3in[6] => 8WidWideBusMux:inst5.datab[6]
data3in[7] => 8WidWideBusMux:inst5.datab[7]


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|4x8BitRegisters:inst|8wide4to1BusMUX:inst6|8WidWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:Register_WriteBack_Multiplexer|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_RESULT_Multiplexer|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22
IMEM_READ_OUTPUT[0] <= 16Wide4To1BusMux:inst252.muxresult[0]
IMEM_READ_OUTPUT[1] <= 16Wide4To1BusMux:inst252.muxresult[1]
IMEM_READ_OUTPUT[2] <= 16Wide4To1BusMux:inst252.muxresult[2]
IMEM_READ_OUTPUT[3] <= 16Wide4To1BusMux:inst252.muxresult[3]
IMEM_READ_OUTPUT[4] <= 16Wide4To1BusMux:inst252.muxresult[4]
IMEM_READ_OUTPUT[5] <= 16Wide4To1BusMux:inst252.muxresult[5]
IMEM_READ_OUTPUT[6] <= 16Wide4To1BusMux:inst252.muxresult[6]
IMEM_READ_OUTPUT[7] <= 16Wide4To1BusMux:inst252.muxresult[7]
IMEM_READ_OUTPUT[8] <= 16Wide4To1BusMux:inst252.muxresult[8]
IMEM_READ_OUTPUT[9] <= 16Wide4To1BusMux:inst252.muxresult[9]
IMEM_READ_OUTPUT[10] <= 16Wide4To1BusMux:inst252.muxresult[10]
IMEM_READ_OUTPUT[11] <= 16Wide4To1BusMux:inst252.muxresult[11]
IMEM_READ_OUTPUT[12] <= 16Wide4To1BusMux:inst252.muxresult[12]
IMEM_READ_OUTPUT[13] <= 16Wide4To1BusMux:inst252.muxresult[13]
IMEM_READ_OUTPUT[14] <= 16Wide4To1BusMux:inst252.muxresult[14]
IMEM_READ_OUTPUT[15] <= 16Wide4To1BusMux:inst252.muxresult[15]
IMEM_WRITE_ENABLE => 2to4DecoderWithEnable:inst7.Enable
IMEM_WRITE_SELECT[0] => ReadOnly_16x16_Register_File_Low:inst2.WRITE_SELECT[0]
IMEM_WRITE_SELECT[0] => ReadOnly_16x16_Register_File_High:inst251.WRITE_SELECT[0]
IMEM_WRITE_SELECT[0] => IMEM_low:inst5.WRITE_SELECT[0]
IMEM_WRITE_SELECT[0] => IMEM_high:inst1.WRITE_SELECT[0]
IMEM_WRITE_SELECT[1] => ReadOnly_16x16_Register_File_Low:inst2.WRITE_SELECT[1]
IMEM_WRITE_SELECT[1] => ReadOnly_16x16_Register_File_High:inst251.WRITE_SELECT[1]
IMEM_WRITE_SELECT[1] => IMEM_low:inst5.WRITE_SELECT[1]
IMEM_WRITE_SELECT[1] => IMEM_high:inst1.WRITE_SELECT[1]
IMEM_WRITE_SELECT[2] => ReadOnly_16x16_Register_File_Low:inst2.WRITE_SELECT[2]
IMEM_WRITE_SELECT[2] => ReadOnly_16x16_Register_File_High:inst251.WRITE_SELECT[2]
IMEM_WRITE_SELECT[2] => IMEM_low:inst5.WRITE_SELECT[2]
IMEM_WRITE_SELECT[2] => IMEM_high:inst1.WRITE_SELECT[2]
IMEM_WRITE_SELECT[3] => ReadOnly_16x16_Register_File_Low:inst2.WRITE_SELECT[3]
IMEM_WRITE_SELECT[3] => ReadOnly_16x16_Register_File_High:inst251.WRITE_SELECT[3]
IMEM_WRITE_SELECT[3] => IMEM_low:inst5.WRITE_SELECT[3]
IMEM_WRITE_SELECT[3] => IMEM_high:inst1.WRITE_SELECT[3]
IMEM_WRITE_SELECT[4] => 2to4DecoderWithEnable:inst7.Decoder_Select[0]
IMEM_WRITE_SELECT[5] => 2to4DecoderWithEnable:inst7.Decoder_Select[1]
Clock => ReadOnly_16x16_Register_File_Low:inst2.CLOCK
Clock => ReadOnly_16x16_Register_File_High:inst251.CLOCK
Clock => IMEM_low:inst5.CLOCK
Clock => IMEM_high:inst1.CLOCK
Reset => ReadOnly_16x16_Register_File_Low:inst2.RESET
Reset => ReadOnly_16x16_Register_File_High:inst251.RESET
Reset => IMEM_low:inst5.RESET
Reset => IMEM_high:inst1.RESET
IMEM_INPUT[0] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[0]
IMEM_INPUT[0] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[0]
IMEM_INPUT[0] => IMEM_low:inst5.IMEM_INPUT[0]
IMEM_INPUT[0] => IMEM_high:inst1.IMEM_INPUT[0]
IMEM_INPUT[1] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[1]
IMEM_INPUT[1] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[1]
IMEM_INPUT[1] => IMEM_low:inst5.IMEM_INPUT[1]
IMEM_INPUT[1] => IMEM_high:inst1.IMEM_INPUT[1]
IMEM_INPUT[2] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[2]
IMEM_INPUT[2] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[2]
IMEM_INPUT[2] => IMEM_low:inst5.IMEM_INPUT[2]
IMEM_INPUT[2] => IMEM_high:inst1.IMEM_INPUT[2]
IMEM_INPUT[3] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[3]
IMEM_INPUT[3] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[3]
IMEM_INPUT[3] => IMEM_low:inst5.IMEM_INPUT[3]
IMEM_INPUT[3] => IMEM_high:inst1.IMEM_INPUT[3]
IMEM_INPUT[4] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[4]
IMEM_INPUT[4] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[4]
IMEM_INPUT[4] => IMEM_low:inst5.IMEM_INPUT[4]
IMEM_INPUT[4] => IMEM_high:inst1.IMEM_INPUT[4]
IMEM_INPUT[5] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[5]
IMEM_INPUT[5] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[5]
IMEM_INPUT[5] => IMEM_low:inst5.IMEM_INPUT[5]
IMEM_INPUT[5] => IMEM_high:inst1.IMEM_INPUT[5]
IMEM_INPUT[6] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[6]
IMEM_INPUT[6] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[6]
IMEM_INPUT[6] => IMEM_low:inst5.IMEM_INPUT[6]
IMEM_INPUT[6] => IMEM_high:inst1.IMEM_INPUT[6]
IMEM_INPUT[7] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[7]
IMEM_INPUT[7] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[7]
IMEM_INPUT[7] => IMEM_low:inst5.IMEM_INPUT[7]
IMEM_INPUT[7] => IMEM_high:inst1.IMEM_INPUT[7]
IMEM_INPUT[8] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[8]
IMEM_INPUT[8] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[8]
IMEM_INPUT[8] => IMEM_low:inst5.IMEM_INPUT[8]
IMEM_INPUT[8] => IMEM_high:inst1.IMEM_INPUT[8]
IMEM_INPUT[9] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[9]
IMEM_INPUT[9] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[9]
IMEM_INPUT[9] => IMEM_low:inst5.IMEM_INPUT[9]
IMEM_INPUT[9] => IMEM_high:inst1.IMEM_INPUT[9]
IMEM_INPUT[10] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[10]
IMEM_INPUT[10] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[10]
IMEM_INPUT[10] => IMEM_low:inst5.IMEM_INPUT[10]
IMEM_INPUT[10] => IMEM_high:inst1.IMEM_INPUT[10]
IMEM_INPUT[11] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[11]
IMEM_INPUT[11] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[11]
IMEM_INPUT[11] => IMEM_low:inst5.IMEM_INPUT[11]
IMEM_INPUT[11] => IMEM_high:inst1.IMEM_INPUT[11]
IMEM_INPUT[12] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[12]
IMEM_INPUT[12] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[12]
IMEM_INPUT[12] => IMEM_low:inst5.IMEM_INPUT[12]
IMEM_INPUT[12] => IMEM_high:inst1.IMEM_INPUT[12]
IMEM_INPUT[13] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[13]
IMEM_INPUT[13] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[13]
IMEM_INPUT[13] => IMEM_low:inst5.IMEM_INPUT[13]
IMEM_INPUT[13] => IMEM_high:inst1.IMEM_INPUT[13]
IMEM_INPUT[14] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[14]
IMEM_INPUT[14] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[14]
IMEM_INPUT[14] => IMEM_low:inst5.IMEM_INPUT[14]
IMEM_INPUT[14] => IMEM_high:inst1.IMEM_INPUT[14]
IMEM_INPUT[15] => ReadOnly_16x16_Register_File_Low:inst2.IMEM_INPUT[15]
IMEM_INPUT[15] => ReadOnly_16x16_Register_File_High:inst251.IMEM_INPUT[15]
IMEM_INPUT[15] => IMEM_low:inst5.IMEM_INPUT[15]
IMEM_INPUT[15] => IMEM_high:inst1.IMEM_INPUT[15]
IMEM_READ_SELECT[0] => ReadOnly_16x16_Register_File_Low:inst2.READ_SELECT[0]
IMEM_READ_SELECT[0] => ReadOnly_16x16_Register_File_High:inst251.READ_SELECT[0]
IMEM_READ_SELECT[0] => IMEM_low:inst5.READ_SELECT[0]
IMEM_READ_SELECT[0] => IMEM_high:inst1.READ_SELECT[0]
IMEM_READ_SELECT[1] => ReadOnly_16x16_Register_File_Low:inst2.READ_SELECT[1]
IMEM_READ_SELECT[1] => ReadOnly_16x16_Register_File_High:inst251.READ_SELECT[1]
IMEM_READ_SELECT[1] => IMEM_low:inst5.READ_SELECT[1]
IMEM_READ_SELECT[1] => IMEM_high:inst1.READ_SELECT[1]
IMEM_READ_SELECT[2] => ReadOnly_16x16_Register_File_Low:inst2.READ_SELECT[2]
IMEM_READ_SELECT[2] => ReadOnly_16x16_Register_File_High:inst251.READ_SELECT[2]
IMEM_READ_SELECT[2] => IMEM_low:inst5.READ_SELECT[2]
IMEM_READ_SELECT[2] => IMEM_high:inst1.READ_SELECT[2]
IMEM_READ_SELECT[3] => ReadOnly_16x16_Register_File_Low:inst2.READ_SELECT[3]
IMEM_READ_SELECT[3] => ReadOnly_16x16_Register_File_High:inst251.READ_SELECT[3]
IMEM_READ_SELECT[3] => IMEM_low:inst5.READ_SELECT[3]
IMEM_READ_SELECT[3] => IMEM_high:inst1.READ_SELECT[3]
IMEM_READ_SELECT[4] => 16Wide4To1BusMux:inst252.Select[0]
IMEM_READ_SELECT[5] => 16Wide4To1BusMux:inst252.Select[1]


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252
muxresult[0] <= SixteenWideBusMux:inst10.result[0]
muxresult[1] <= SixteenWideBusMux:inst10.result[1]
muxresult[2] <= SixteenWideBusMux:inst10.result[2]
muxresult[3] <= SixteenWideBusMux:inst10.result[3]
muxresult[4] <= SixteenWideBusMux:inst10.result[4]
muxresult[5] <= SixteenWideBusMux:inst10.result[5]
muxresult[6] <= SixteenWideBusMux:inst10.result[6]
muxresult[7] <= SixteenWideBusMux:inst10.result[7]
muxresult[8] <= SixteenWideBusMux:inst10.result[8]
muxresult[9] <= SixteenWideBusMux:inst10.result[9]
muxresult[10] <= SixteenWideBusMux:inst10.result[10]
muxresult[11] <= SixteenWideBusMux:inst10.result[11]
muxresult[12] <= SixteenWideBusMux:inst10.result[12]
muxresult[13] <= SixteenWideBusMux:inst10.result[13]
muxresult[14] <= SixteenWideBusMux:inst10.result[14]
muxresult[15] <= SixteenWideBusMux:inst10.result[15]
Select[0] => SixteenWideBusMux:inst4.Control
Select[0] => SixteenWideBusMux:inst5.Control
Select[1] => SixteenWideBusMux:inst10.Control
data0in[0] => SixteenWideBusMux:inst4.dataa[0]
data0in[1] => SixteenWideBusMux:inst4.dataa[1]
data0in[2] => SixteenWideBusMux:inst4.dataa[2]
data0in[3] => SixteenWideBusMux:inst4.dataa[3]
data0in[4] => SixteenWideBusMux:inst4.dataa[4]
data0in[5] => SixteenWideBusMux:inst4.dataa[5]
data0in[6] => SixteenWideBusMux:inst4.dataa[6]
data0in[7] => SixteenWideBusMux:inst4.dataa[7]
data0in[8] => SixteenWideBusMux:inst4.dataa[8]
data0in[9] => SixteenWideBusMux:inst4.dataa[9]
data0in[10] => SixteenWideBusMux:inst4.dataa[10]
data0in[11] => SixteenWideBusMux:inst4.dataa[11]
data0in[12] => SixteenWideBusMux:inst4.dataa[12]
data0in[13] => SixteenWideBusMux:inst4.dataa[13]
data0in[14] => SixteenWideBusMux:inst4.dataa[14]
data0in[15] => SixteenWideBusMux:inst4.dataa[15]
data1in[0] => SixteenWideBusMux:inst4.datab[0]
data1in[1] => SixteenWideBusMux:inst4.datab[1]
data1in[2] => SixteenWideBusMux:inst4.datab[2]
data1in[3] => SixteenWideBusMux:inst4.datab[3]
data1in[4] => SixteenWideBusMux:inst4.datab[4]
data1in[5] => SixteenWideBusMux:inst4.datab[5]
data1in[6] => SixteenWideBusMux:inst4.datab[6]
data1in[7] => SixteenWideBusMux:inst4.datab[7]
data1in[8] => SixteenWideBusMux:inst4.datab[8]
data1in[9] => SixteenWideBusMux:inst4.datab[9]
data1in[10] => SixteenWideBusMux:inst4.datab[10]
data1in[11] => SixteenWideBusMux:inst4.datab[11]
data1in[12] => SixteenWideBusMux:inst4.datab[12]
data1in[13] => SixteenWideBusMux:inst4.datab[13]
data1in[14] => SixteenWideBusMux:inst4.datab[14]
data1in[15] => SixteenWideBusMux:inst4.datab[15]
data2in[0] => SixteenWideBusMux:inst5.dataa[0]
data2in[1] => SixteenWideBusMux:inst5.dataa[1]
data2in[2] => SixteenWideBusMux:inst5.dataa[2]
data2in[3] => SixteenWideBusMux:inst5.dataa[3]
data2in[4] => SixteenWideBusMux:inst5.dataa[4]
data2in[5] => SixteenWideBusMux:inst5.dataa[5]
data2in[6] => SixteenWideBusMux:inst5.dataa[6]
data2in[7] => SixteenWideBusMux:inst5.dataa[7]
data2in[8] => SixteenWideBusMux:inst5.dataa[8]
data2in[9] => SixteenWideBusMux:inst5.dataa[9]
data2in[10] => SixteenWideBusMux:inst5.dataa[10]
data2in[11] => SixteenWideBusMux:inst5.dataa[11]
data2in[12] => SixteenWideBusMux:inst5.dataa[12]
data2in[13] => SixteenWideBusMux:inst5.dataa[13]
data2in[14] => SixteenWideBusMux:inst5.dataa[14]
data2in[15] => SixteenWideBusMux:inst5.dataa[15]
data3in[0] => SixteenWideBusMux:inst5.datab[0]
data3in[1] => SixteenWideBusMux:inst5.datab[1]
data3in[2] => SixteenWideBusMux:inst5.datab[2]
data3in[3] => SixteenWideBusMux:inst5.datab[3]
data3in[4] => SixteenWideBusMux:inst5.datab[4]
data3in[5] => SixteenWideBusMux:inst5.datab[5]
data3in[6] => SixteenWideBusMux:inst5.datab[6]
data3in[7] => SixteenWideBusMux:inst5.datab[7]
data3in[8] => SixteenWideBusMux:inst5.datab[8]
data3in[9] => SixteenWideBusMux:inst5.datab[9]
data3in[10] => SixteenWideBusMux:inst5.datab[10]
data3in[11] => SixteenWideBusMux:inst5.datab[11]
data3in[12] => SixteenWideBusMux:inst5.datab[12]
data3in[13] => SixteenWideBusMux:inst5.datab[13]
data3in[14] => SixteenWideBusMux:inst5.datab[14]
data3in[15] => SixteenWideBusMux:inst5.datab[15]


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2
IMEM_Output[0] <= C16to1BusMUX:inst35.muxresult[0]
IMEM_Output[1] <= C16to1BusMUX:inst35.muxresult[1]
IMEM_Output[2] <= C16to1BusMUX:inst35.muxresult[2]
IMEM_Output[3] <= C16to1BusMUX:inst35.muxresult[3]
IMEM_Output[4] <= C16to1BusMUX:inst35.muxresult[4]
IMEM_Output[5] <= C16to1BusMUX:inst35.muxresult[5]
IMEM_Output[6] <= C16to1BusMUX:inst35.muxresult[6]
IMEM_Output[7] <= C16to1BusMUX:inst35.muxresult[7]
IMEM_Output[8] <= C16to1BusMUX:inst35.muxresult[8]
IMEM_Output[9] <= C16to1BusMUX:inst35.muxresult[9]
IMEM_Output[10] <= C16to1BusMUX:inst35.muxresult[10]
IMEM_Output[11] <= C16to1BusMUX:inst35.muxresult[11]
IMEM_Output[12] <= C16to1BusMUX:inst35.muxresult[12]
IMEM_Output[13] <= C16to1BusMUX:inst35.muxresult[13]
IMEM_Output[14] <= C16to1BusMUX:inst35.muxresult[14]
IMEM_Output[15] <= C16to1BusMUX:inst35.muxresult[15]
RESET => inst5.IN0
RESET => Registers16bit:inst22.Reset
RESET => Registers16bit:inst32.Reset
RESET => Registers16bit:inst33.Reset
RESET => Registers16bit:inst34.Reset
RESET => Registers16bit:inst38.Reset
RESET => Registers16bit:inst41.Reset
RESET => Registers16bit:inst24.Reset
RESET => Registers16bit:inst25.Reset
RESET => Registers16bit:inst26.Reset
RESET => Registers16bit:inst28.Reset
RESET => Registers16bit:inst29.Reset
RESET => Registers16bit:inst30.Reset
RESET => Registers16bit:inst31.Reset
RESET => Registers16bit:inst23.Reset
RESET => Registers16bit:inst36.Reset
RESET => Registers16bit:inst27.Reset
CLOCK => inst39.CLK
CLOCK => Registers16bit:inst22.clk
CLOCK => Registers16bit:inst32.clk
CLOCK => Registers16bit:inst33.clk
CLOCK => Registers16bit:inst34.clk
CLOCK => Registers16bit:inst38.clk
CLOCK => Registers16bit:inst41.clk
CLOCK => Registers16bit:inst24.clk
CLOCK => Registers16bit:inst25.clk
CLOCK => Registers16bit:inst26.clk
CLOCK => Registers16bit:inst28.clk
CLOCK => Registers16bit:inst29.clk
CLOCK => Registers16bit:inst30.clk
CLOCK => Registers16bit:inst31.clk
CLOCK => Registers16bit:inst23.clk
CLOCK => Registers16bit:inst36.clk
CLOCK => Registers16bit:inst27.clk
Write_Enable => 4to16DecoderWithEnable:inst37.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst37.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst37.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst37.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst37.Decoder_Select[3]
IMEM_INPUT[0] => SixteenWideBusMux:inst6.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst16.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst17.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst18.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst20.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst21.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst8.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst9.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst10.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst12.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst13.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst14.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst15.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst7.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst19.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst11.datab[0]
IMEM_INPUT[1] => SixteenWideBusMux:inst6.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst16.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst17.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst18.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst20.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst21.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst8.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst9.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst10.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst12.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst13.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst14.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst15.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst7.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst19.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst11.datab[1]
IMEM_INPUT[2] => SixteenWideBusMux:inst6.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst16.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst17.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst18.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst20.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst21.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst8.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst9.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst10.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst12.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst13.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst14.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst15.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst7.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst19.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst11.datab[2]
IMEM_INPUT[3] => SixteenWideBusMux:inst6.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst16.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst17.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst18.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst20.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst21.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst8.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst9.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst10.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst12.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst13.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst14.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst15.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst7.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst19.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst11.datab[3]
IMEM_INPUT[4] => SixteenWideBusMux:inst6.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst16.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst17.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst18.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst20.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst21.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst8.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst9.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst10.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst12.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst13.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst14.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst15.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst7.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst19.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst11.datab[4]
IMEM_INPUT[5] => SixteenWideBusMux:inst6.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst16.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst17.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst18.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst20.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst21.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst8.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst9.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst10.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst12.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst13.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst14.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst15.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst7.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst19.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst11.datab[5]
IMEM_INPUT[6] => SixteenWideBusMux:inst6.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst16.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst17.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst18.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst20.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst21.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst8.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst9.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst10.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst12.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst13.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst14.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst15.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst7.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst19.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst11.datab[6]
IMEM_INPUT[7] => SixteenWideBusMux:inst6.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst16.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst17.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst18.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst20.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst21.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst8.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst9.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst10.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst12.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst13.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst14.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst15.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst7.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst19.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst11.datab[7]
IMEM_INPUT[8] => SixteenWideBusMux:inst6.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst16.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst17.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst18.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst20.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst21.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst8.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst9.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst10.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst12.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst13.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst14.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst15.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst7.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst19.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst11.datab[8]
IMEM_INPUT[9] => SixteenWideBusMux:inst6.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst16.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst17.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst18.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst20.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst21.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst8.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst9.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst10.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst12.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst13.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst14.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst15.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst7.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst19.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst11.datab[9]
IMEM_INPUT[10] => SixteenWideBusMux:inst6.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst16.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst17.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst18.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst20.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst21.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst8.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst9.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst10.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst12.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst13.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst14.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst15.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst7.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst19.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst11.datab[10]
IMEM_INPUT[11] => SixteenWideBusMux:inst6.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst16.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst17.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst18.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst20.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst21.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst8.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst9.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst10.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst12.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst13.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst14.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst15.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst7.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst19.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst11.datab[11]
IMEM_INPUT[12] => SixteenWideBusMux:inst6.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst16.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst17.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst18.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst20.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst21.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst8.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst9.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst10.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst12.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst13.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst14.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst15.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst7.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst19.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst11.datab[12]
IMEM_INPUT[13] => SixteenWideBusMux:inst6.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst16.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst17.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst18.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst20.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst21.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst8.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst9.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst10.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst12.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst13.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst14.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst15.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst7.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst19.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst11.datab[13]
IMEM_INPUT[14] => SixteenWideBusMux:inst6.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst16.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst17.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst18.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst20.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst21.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst8.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst9.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst10.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst12.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst13.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst14.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst15.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst7.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst19.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst11.datab[14]
IMEM_INPUT[15] => SixteenWideBusMux:inst6.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst16.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst17.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst18.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst20.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst21.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst8.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst9.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst10.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst12.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst13.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst14.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst15.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst7.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst19.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst11.datab[15]
READ_SELECT[0] => C16to1BusMUX:inst35.Select[0]
READ_SELECT[1] => C16to1BusMUX:inst35.Select[1]
READ_SELECT[2] => C16to1BusMUX:inst35.Select[2]
READ_SELECT[3] => C16to1BusMUX:inst35.Select[3]


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35
muxresult[0] <= SixteenWideBusMux:inst10.result[0]
muxresult[1] <= SixteenWideBusMux:inst10.result[1]
muxresult[2] <= SixteenWideBusMux:inst10.result[2]
muxresult[3] <= SixteenWideBusMux:inst10.result[3]
muxresult[4] <= SixteenWideBusMux:inst10.result[4]
muxresult[5] <= SixteenWideBusMux:inst10.result[5]
muxresult[6] <= SixteenWideBusMux:inst10.result[6]
muxresult[7] <= SixteenWideBusMux:inst10.result[7]
muxresult[8] <= SixteenWideBusMux:inst10.result[8]
muxresult[9] <= SixteenWideBusMux:inst10.result[9]
muxresult[10] <= SixteenWideBusMux:inst10.result[10]
muxresult[11] <= SixteenWideBusMux:inst10.result[11]
muxresult[12] <= SixteenWideBusMux:inst10.result[12]
muxresult[13] <= SixteenWideBusMux:inst10.result[13]
muxresult[14] <= SixteenWideBusMux:inst10.result[14]
muxresult[15] <= SixteenWideBusMux:inst10.result[15]
Select[0] => SixteenWideBusMux:inst18.Control
Select[0] => SixteenWideBusMux:inst11.Control
Select[0] => SixteenWideBusMux:inst12.Control
Select[0] => SixteenWideBusMux:inst13.Control
Select[0] => SixteenWideBusMux:inst14.Control
Select[0] => SixteenWideBusMux:inst15.Control
Select[0] => SixteenWideBusMux:inst16.Control
Select[0] => SixteenWideBusMux:inst17.Control
Select[1] => SixteenWideBusMux:inst6.Control
Select[1] => SixteenWideBusMux:inst7.Control
Select[1] => SixteenWideBusMux:inst8.Control
Select[1] => SixteenWideBusMux:inst9.Control
Select[2] => SixteenWideBusMux:inst4.Control
Select[2] => SixteenWideBusMux:inst5.Control
Select[3] => SixteenWideBusMux:inst10.Control
muxinput0[0] => SixteenWideBusMux:inst18.dataa[0]
muxinput0[1] => SixteenWideBusMux:inst18.dataa[1]
muxinput0[2] => SixteenWideBusMux:inst18.dataa[2]
muxinput0[3] => SixteenWideBusMux:inst18.dataa[3]
muxinput0[4] => SixteenWideBusMux:inst18.dataa[4]
muxinput0[5] => SixteenWideBusMux:inst18.dataa[5]
muxinput0[6] => SixteenWideBusMux:inst18.dataa[6]
muxinput0[7] => SixteenWideBusMux:inst18.dataa[7]
muxinput0[8] => SixteenWideBusMux:inst18.dataa[8]
muxinput0[9] => SixteenWideBusMux:inst18.dataa[9]
muxinput0[10] => SixteenWideBusMux:inst18.dataa[10]
muxinput0[11] => SixteenWideBusMux:inst18.dataa[11]
muxinput0[12] => SixteenWideBusMux:inst18.dataa[12]
muxinput0[13] => SixteenWideBusMux:inst18.dataa[13]
muxinput0[14] => SixteenWideBusMux:inst18.dataa[14]
muxinput0[15] => SixteenWideBusMux:inst18.dataa[15]
muxinputone[0] => SixteenWideBusMux:inst18.datab[0]
muxinputone[1] => SixteenWideBusMux:inst18.datab[1]
muxinputone[2] => SixteenWideBusMux:inst18.datab[2]
muxinputone[3] => SixteenWideBusMux:inst18.datab[3]
muxinputone[4] => SixteenWideBusMux:inst18.datab[4]
muxinputone[5] => SixteenWideBusMux:inst18.datab[5]
muxinputone[6] => SixteenWideBusMux:inst18.datab[6]
muxinputone[7] => SixteenWideBusMux:inst18.datab[7]
muxinputone[8] => SixteenWideBusMux:inst18.datab[8]
muxinputone[9] => SixteenWideBusMux:inst18.datab[9]
muxinputone[10] => SixteenWideBusMux:inst18.datab[10]
muxinputone[11] => SixteenWideBusMux:inst18.datab[11]
muxinputone[12] => SixteenWideBusMux:inst18.datab[12]
muxinputone[13] => SixteenWideBusMux:inst18.datab[13]
muxinputone[14] => SixteenWideBusMux:inst18.datab[14]
muxinputone[15] => SixteenWideBusMux:inst18.datab[15]
muxinput2[0] => SixteenWideBusMux:inst11.dataa[0]
muxinput2[1] => SixteenWideBusMux:inst11.dataa[1]
muxinput2[2] => SixteenWideBusMux:inst11.dataa[2]
muxinput2[3] => SixteenWideBusMux:inst11.dataa[3]
muxinput2[4] => SixteenWideBusMux:inst11.dataa[4]
muxinput2[5] => SixteenWideBusMux:inst11.dataa[5]
muxinput2[6] => SixteenWideBusMux:inst11.dataa[6]
muxinput2[7] => SixteenWideBusMux:inst11.dataa[7]
muxinput2[8] => SixteenWideBusMux:inst11.dataa[8]
muxinput2[9] => SixteenWideBusMux:inst11.dataa[9]
muxinput2[10] => SixteenWideBusMux:inst11.dataa[10]
muxinput2[11] => SixteenWideBusMux:inst11.dataa[11]
muxinput2[12] => SixteenWideBusMux:inst11.dataa[12]
muxinput2[13] => SixteenWideBusMux:inst11.dataa[13]
muxinput2[14] => SixteenWideBusMux:inst11.dataa[14]
muxinput2[15] => SixteenWideBusMux:inst11.dataa[15]
muxinput3[0] => SixteenWideBusMux:inst11.datab[0]
muxinput3[1] => SixteenWideBusMux:inst11.datab[1]
muxinput3[2] => SixteenWideBusMux:inst11.datab[2]
muxinput3[3] => SixteenWideBusMux:inst11.datab[3]
muxinput3[4] => SixteenWideBusMux:inst11.datab[4]
muxinput3[5] => SixteenWideBusMux:inst11.datab[5]
muxinput3[6] => SixteenWideBusMux:inst11.datab[6]
muxinput3[7] => SixteenWideBusMux:inst11.datab[7]
muxinput3[8] => SixteenWideBusMux:inst11.datab[8]
muxinput3[9] => SixteenWideBusMux:inst11.datab[9]
muxinput3[10] => SixteenWideBusMux:inst11.datab[10]
muxinput3[11] => SixteenWideBusMux:inst11.datab[11]
muxinput3[12] => SixteenWideBusMux:inst11.datab[12]
muxinput3[13] => SixteenWideBusMux:inst11.datab[13]
muxinput3[14] => SixteenWideBusMux:inst11.datab[14]
muxinput3[15] => SixteenWideBusMux:inst11.datab[15]
muxinput4[0] => SixteenWideBusMux:inst12.dataa[0]
muxinput4[1] => SixteenWideBusMux:inst12.dataa[1]
muxinput4[2] => SixteenWideBusMux:inst12.dataa[2]
muxinput4[3] => SixteenWideBusMux:inst12.dataa[3]
muxinput4[4] => SixteenWideBusMux:inst12.dataa[4]
muxinput4[5] => SixteenWideBusMux:inst12.dataa[5]
muxinput4[6] => SixteenWideBusMux:inst12.dataa[6]
muxinput4[7] => SixteenWideBusMux:inst12.dataa[7]
muxinput4[8] => SixteenWideBusMux:inst12.dataa[8]
muxinput4[9] => SixteenWideBusMux:inst12.dataa[9]
muxinput4[10] => SixteenWideBusMux:inst12.dataa[10]
muxinput4[11] => SixteenWideBusMux:inst12.dataa[11]
muxinput4[12] => SixteenWideBusMux:inst12.dataa[12]
muxinput4[13] => SixteenWideBusMux:inst12.dataa[13]
muxinput4[14] => SixteenWideBusMux:inst12.dataa[14]
muxinput4[15] => SixteenWideBusMux:inst12.dataa[15]
muxintput5[0] => SixteenWideBusMux:inst12.datab[0]
muxintput5[1] => SixteenWideBusMux:inst12.datab[1]
muxintput5[2] => SixteenWideBusMux:inst12.datab[2]
muxintput5[3] => SixteenWideBusMux:inst12.datab[3]
muxintput5[4] => SixteenWideBusMux:inst12.datab[4]
muxintput5[5] => SixteenWideBusMux:inst12.datab[5]
muxintput5[6] => SixteenWideBusMux:inst12.datab[6]
muxintput5[7] => SixteenWideBusMux:inst12.datab[7]
muxintput5[8] => SixteenWideBusMux:inst12.datab[8]
muxintput5[9] => SixteenWideBusMux:inst12.datab[9]
muxintput5[10] => SixteenWideBusMux:inst12.datab[10]
muxintput5[11] => SixteenWideBusMux:inst12.datab[11]
muxintput5[12] => SixteenWideBusMux:inst12.datab[12]
muxintput5[13] => SixteenWideBusMux:inst12.datab[13]
muxintput5[14] => SixteenWideBusMux:inst12.datab[14]
muxintput5[15] => SixteenWideBusMux:inst12.datab[15]
muxinput6[0] => SixteenWideBusMux:inst13.dataa[0]
muxinput6[1] => SixteenWideBusMux:inst13.dataa[1]
muxinput6[2] => SixteenWideBusMux:inst13.dataa[2]
muxinput6[3] => SixteenWideBusMux:inst13.dataa[3]
muxinput6[4] => SixteenWideBusMux:inst13.dataa[4]
muxinput6[5] => SixteenWideBusMux:inst13.dataa[5]
muxinput6[6] => SixteenWideBusMux:inst13.dataa[6]
muxinput6[7] => SixteenWideBusMux:inst13.dataa[7]
muxinput6[8] => SixteenWideBusMux:inst13.dataa[8]
muxinput6[9] => SixteenWideBusMux:inst13.dataa[9]
muxinput6[10] => SixteenWideBusMux:inst13.dataa[10]
muxinput6[11] => SixteenWideBusMux:inst13.dataa[11]
muxinput6[12] => SixteenWideBusMux:inst13.dataa[12]
muxinput6[13] => SixteenWideBusMux:inst13.dataa[13]
muxinput6[14] => SixteenWideBusMux:inst13.dataa[14]
muxinput6[15] => SixteenWideBusMux:inst13.dataa[15]
muxinput7[0] => SixteenWideBusMux:inst13.datab[0]
muxinput7[1] => SixteenWideBusMux:inst13.datab[1]
muxinput7[2] => SixteenWideBusMux:inst13.datab[2]
muxinput7[3] => SixteenWideBusMux:inst13.datab[3]
muxinput7[4] => SixteenWideBusMux:inst13.datab[4]
muxinput7[5] => SixteenWideBusMux:inst13.datab[5]
muxinput7[6] => SixteenWideBusMux:inst13.datab[6]
muxinput7[7] => SixteenWideBusMux:inst13.datab[7]
muxinput7[8] => SixteenWideBusMux:inst13.datab[8]
muxinput7[9] => SixteenWideBusMux:inst13.datab[9]
muxinput7[10] => SixteenWideBusMux:inst13.datab[10]
muxinput7[11] => SixteenWideBusMux:inst13.datab[11]
muxinput7[12] => SixteenWideBusMux:inst13.datab[12]
muxinput7[13] => SixteenWideBusMux:inst13.datab[13]
muxinput7[14] => SixteenWideBusMux:inst13.datab[14]
muxinput7[15] => SixteenWideBusMux:inst13.datab[15]
muxinput8[0] => SixteenWideBusMux:inst14.dataa[0]
muxinput8[1] => SixteenWideBusMux:inst14.dataa[1]
muxinput8[2] => SixteenWideBusMux:inst14.dataa[2]
muxinput8[3] => SixteenWideBusMux:inst14.dataa[3]
muxinput8[4] => SixteenWideBusMux:inst14.dataa[4]
muxinput8[5] => SixteenWideBusMux:inst14.dataa[5]
muxinput8[6] => SixteenWideBusMux:inst14.dataa[6]
muxinput8[7] => SixteenWideBusMux:inst14.dataa[7]
muxinput8[8] => SixteenWideBusMux:inst14.dataa[8]
muxinput8[9] => SixteenWideBusMux:inst14.dataa[9]
muxinput8[10] => SixteenWideBusMux:inst14.dataa[10]
muxinput8[11] => SixteenWideBusMux:inst14.dataa[11]
muxinput8[12] => SixteenWideBusMux:inst14.dataa[12]
muxinput8[13] => SixteenWideBusMux:inst14.dataa[13]
muxinput8[14] => SixteenWideBusMux:inst14.dataa[14]
muxinput8[15] => SixteenWideBusMux:inst14.dataa[15]
muxinput9[0] => SixteenWideBusMux:inst14.datab[0]
muxinput9[1] => SixteenWideBusMux:inst14.datab[1]
muxinput9[2] => SixteenWideBusMux:inst14.datab[2]
muxinput9[3] => SixteenWideBusMux:inst14.datab[3]
muxinput9[4] => SixteenWideBusMux:inst14.datab[4]
muxinput9[5] => SixteenWideBusMux:inst14.datab[5]
muxinput9[6] => SixteenWideBusMux:inst14.datab[6]
muxinput9[7] => SixteenWideBusMux:inst14.datab[7]
muxinput9[8] => SixteenWideBusMux:inst14.datab[8]
muxinput9[9] => SixteenWideBusMux:inst14.datab[9]
muxinput9[10] => SixteenWideBusMux:inst14.datab[10]
muxinput9[11] => SixteenWideBusMux:inst14.datab[11]
muxinput9[12] => SixteenWideBusMux:inst14.datab[12]
muxinput9[13] => SixteenWideBusMux:inst14.datab[13]
muxinput9[14] => SixteenWideBusMux:inst14.datab[14]
muxinput9[15] => SixteenWideBusMux:inst14.datab[15]
muxinput10[0] => SixteenWideBusMux:inst15.dataa[0]
muxinput10[1] => SixteenWideBusMux:inst15.dataa[1]
muxinput10[2] => SixteenWideBusMux:inst15.dataa[2]
muxinput10[3] => SixteenWideBusMux:inst15.dataa[3]
muxinput10[4] => SixteenWideBusMux:inst15.dataa[4]
muxinput10[5] => SixteenWideBusMux:inst15.dataa[5]
muxinput10[6] => SixteenWideBusMux:inst15.dataa[6]
muxinput10[7] => SixteenWideBusMux:inst15.dataa[7]
muxinput10[8] => SixteenWideBusMux:inst15.dataa[8]
muxinput10[9] => SixteenWideBusMux:inst15.dataa[9]
muxinput10[10] => SixteenWideBusMux:inst15.dataa[10]
muxinput10[11] => SixteenWideBusMux:inst15.dataa[11]
muxinput10[12] => SixteenWideBusMux:inst15.dataa[12]
muxinput10[13] => SixteenWideBusMux:inst15.dataa[13]
muxinput10[14] => SixteenWideBusMux:inst15.dataa[14]
muxinput10[15] => SixteenWideBusMux:inst15.dataa[15]
muxinput11[0] => SixteenWideBusMux:inst15.datab[0]
muxinput11[1] => SixteenWideBusMux:inst15.datab[1]
muxinput11[2] => SixteenWideBusMux:inst15.datab[2]
muxinput11[3] => SixteenWideBusMux:inst15.datab[3]
muxinput11[4] => SixteenWideBusMux:inst15.datab[4]
muxinput11[5] => SixteenWideBusMux:inst15.datab[5]
muxinput11[6] => SixteenWideBusMux:inst15.datab[6]
muxinput11[7] => SixteenWideBusMux:inst15.datab[7]
muxinput11[8] => SixteenWideBusMux:inst15.datab[8]
muxinput11[9] => SixteenWideBusMux:inst15.datab[9]
muxinput11[10] => SixteenWideBusMux:inst15.datab[10]
muxinput11[11] => SixteenWideBusMux:inst15.datab[11]
muxinput11[12] => SixteenWideBusMux:inst15.datab[12]
muxinput11[13] => SixteenWideBusMux:inst15.datab[13]
muxinput11[14] => SixteenWideBusMux:inst15.datab[14]
muxinput11[15] => SixteenWideBusMux:inst15.datab[15]
muxinput12[0] => SixteenWideBusMux:inst16.dataa[0]
muxinput12[1] => SixteenWideBusMux:inst16.dataa[1]
muxinput12[2] => SixteenWideBusMux:inst16.dataa[2]
muxinput12[3] => SixteenWideBusMux:inst16.dataa[3]
muxinput12[4] => SixteenWideBusMux:inst16.dataa[4]
muxinput12[5] => SixteenWideBusMux:inst16.dataa[5]
muxinput12[6] => SixteenWideBusMux:inst16.dataa[6]
muxinput12[7] => SixteenWideBusMux:inst16.dataa[7]
muxinput12[8] => SixteenWideBusMux:inst16.dataa[8]
muxinput12[9] => SixteenWideBusMux:inst16.dataa[9]
muxinput12[10] => SixteenWideBusMux:inst16.dataa[10]
muxinput12[11] => SixteenWideBusMux:inst16.dataa[11]
muxinput12[12] => SixteenWideBusMux:inst16.dataa[12]
muxinput12[13] => SixteenWideBusMux:inst16.dataa[13]
muxinput12[14] => SixteenWideBusMux:inst16.dataa[14]
muxinput12[15] => SixteenWideBusMux:inst16.dataa[15]
muxintput13[0] => SixteenWideBusMux:inst16.datab[0]
muxintput13[1] => SixteenWideBusMux:inst16.datab[1]
muxintput13[2] => SixteenWideBusMux:inst16.datab[2]
muxintput13[3] => SixteenWideBusMux:inst16.datab[3]
muxintput13[4] => SixteenWideBusMux:inst16.datab[4]
muxintput13[5] => SixteenWideBusMux:inst16.datab[5]
muxintput13[6] => SixteenWideBusMux:inst16.datab[6]
muxintput13[7] => SixteenWideBusMux:inst16.datab[7]
muxintput13[8] => SixteenWideBusMux:inst16.datab[8]
muxintput13[9] => SixteenWideBusMux:inst16.datab[9]
muxintput13[10] => SixteenWideBusMux:inst16.datab[10]
muxintput13[11] => SixteenWideBusMux:inst16.datab[11]
muxintput13[12] => SixteenWideBusMux:inst16.datab[12]
muxintput13[13] => SixteenWideBusMux:inst16.datab[13]
muxintput13[14] => SixteenWideBusMux:inst16.datab[14]
muxintput13[15] => SixteenWideBusMux:inst16.datab[15]
muxinput14[0] => SixteenWideBusMux:inst17.dataa[0]
muxinput14[1] => SixteenWideBusMux:inst17.dataa[1]
muxinput14[2] => SixteenWideBusMux:inst17.dataa[2]
muxinput14[3] => SixteenWideBusMux:inst17.dataa[3]
muxinput14[4] => SixteenWideBusMux:inst17.dataa[4]
muxinput14[5] => SixteenWideBusMux:inst17.dataa[5]
muxinput14[6] => SixteenWideBusMux:inst17.dataa[6]
muxinput14[7] => SixteenWideBusMux:inst17.dataa[7]
muxinput14[8] => SixteenWideBusMux:inst17.dataa[8]
muxinput14[9] => SixteenWideBusMux:inst17.dataa[9]
muxinput14[10] => SixteenWideBusMux:inst17.dataa[10]
muxinput14[11] => SixteenWideBusMux:inst17.dataa[11]
muxinput14[12] => SixteenWideBusMux:inst17.dataa[12]
muxinput14[13] => SixteenWideBusMux:inst17.dataa[13]
muxinput14[14] => SixteenWideBusMux:inst17.dataa[14]
muxinput14[15] => SixteenWideBusMux:inst17.dataa[15]
muxinput15[0] => SixteenWideBusMux:inst17.datab[0]
muxinput15[1] => SixteenWideBusMux:inst17.datab[1]
muxinput15[2] => SixteenWideBusMux:inst17.datab[2]
muxinput15[3] => SixteenWideBusMux:inst17.datab[3]
muxinput15[4] => SixteenWideBusMux:inst17.datab[4]
muxinput15[5] => SixteenWideBusMux:inst17.datab[5]
muxinput15[6] => SixteenWideBusMux:inst17.datab[6]
muxinput15[7] => SixteenWideBusMux:inst17.datab[7]
muxinput15[8] => SixteenWideBusMux:inst17.datab[8]
muxinput15[9] => SixteenWideBusMux:inst17.datab[9]
muxinput15[10] => SixteenWideBusMux:inst17.datab[10]
muxinput15[11] => SixteenWideBusMux:inst17.datab[11]
muxinput15[12] => SixteenWideBusMux:inst17.datab[12]
muxinput15[13] => SixteenWideBusMux:inst17.datab[13]
muxinput15[14] => SixteenWideBusMux:inst17.datab[14]
muxinput15[15] => SixteenWideBusMux:inst17.datab[15]


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|ONES:inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|4to16DecoderWithEnable:inst37
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|PONG_Code_0:inst2
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <GND>
b0I[13] <= <GND>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <GND>
b1I[13] <= <GND>
b1I[14] <= <GND>
b1I[15] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <GND>
b2I[11] <= <GND>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <VCC>
b3I[11] <= <GND>
b3I[12] <= <VCC>
b3I[13] <= <VCC>
b3I[14] <= <GND>
b3I[15] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <VCC>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <VCC>
b4I[11] <= <VCC>
b4I[12] <= <VCC>
b4I[13] <= <VCC>
b4I[14] <= <GND>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <VCC>
b5I[2] <= <VCC>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <GND>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <VCC>
b6I[1] <= <VCC>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <VCC>
b7I[2] <= <VCC>
b7I[3] <= <VCC>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <VCC>
b7I[11] <= <VCC>
b7I[12] <= <GND>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <VCC>
b8I[9] <= <VCC>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <VCC>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <VCC>
b9I[1] <= <VCC>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <GND>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <VCC>
b10I[0] <= <GND>
b10I[1] <= <VCC>
b10I[2] <= <VCC>
b10I[3] <= <VCC>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <VCC>
b10I[10] <= <GND>
b10I[11] <= <GND>
b10I[12] <= <VCC>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <VCC>
b11I[2] <= <VCC>
b11I[3] <= <VCC>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <VCC>
b11I[11] <= <VCC>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <VCC>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <VCC>
b12I[11] <= <VCC>
b12I[12] <= <VCC>
b12I[13] <= <VCC>
b12I[14] <= <VCC>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <VCC>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <VCC>
b13I[13] <= <VCC>
b13I[14] <= <VCC>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <VCC>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <VCC>
b14I[11] <= <VCC>
b14I[12] <= <VCC>
b14I[13] <= <VCC>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <VCC>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <VCC>
b15I[14] <= <VCC>
b15I[15] <= <VCC>


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst32|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst33|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst34|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst38|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst20|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst41|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst21|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst24|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst25|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst26|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst28|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst29|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst30|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst31|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst23|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst36|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst19|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst27|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|2to4DecoderWithEnable:inst7
Decoder_Output[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => inst1.IN0
Decoder_Select[1] => inst4.IN0
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251
IMEM_Output[0] <= C16to1BusMUX:inst35.muxresult[0]
IMEM_Output[1] <= C16to1BusMUX:inst35.muxresult[1]
IMEM_Output[2] <= C16to1BusMUX:inst35.muxresult[2]
IMEM_Output[3] <= C16to1BusMUX:inst35.muxresult[3]
IMEM_Output[4] <= C16to1BusMUX:inst35.muxresult[4]
IMEM_Output[5] <= C16to1BusMUX:inst35.muxresult[5]
IMEM_Output[6] <= C16to1BusMUX:inst35.muxresult[6]
IMEM_Output[7] <= C16to1BusMUX:inst35.muxresult[7]
IMEM_Output[8] <= C16to1BusMUX:inst35.muxresult[8]
IMEM_Output[9] <= C16to1BusMUX:inst35.muxresult[9]
IMEM_Output[10] <= C16to1BusMUX:inst35.muxresult[10]
IMEM_Output[11] <= C16to1BusMUX:inst35.muxresult[11]
IMEM_Output[12] <= C16to1BusMUX:inst35.muxresult[12]
IMEM_Output[13] <= C16to1BusMUX:inst35.muxresult[13]
IMEM_Output[14] <= C16to1BusMUX:inst35.muxresult[14]
IMEM_Output[15] <= C16to1BusMUX:inst35.muxresult[15]
RESET => inst5.IN0
RESET => Registers16bit:inst22.Reset
RESET => Registers16bit:inst32.Reset
RESET => Registers16bit:inst33.Reset
RESET => Registers16bit:inst34.Reset
RESET => Registers16bit:inst38.Reset
RESET => Registers16bit:inst41.Reset
RESET => Registers16bit:inst24.Reset
RESET => Registers16bit:inst25.Reset
RESET => Registers16bit:inst26.Reset
RESET => Registers16bit:inst28.Reset
RESET => Registers16bit:inst29.Reset
RESET => Registers16bit:inst30.Reset
RESET => Registers16bit:inst31.Reset
RESET => Registers16bit:inst23.Reset
RESET => Registers16bit:inst36.Reset
RESET => Registers16bit:inst27.Reset
CLOCK => inst39.CLK
CLOCK => Registers16bit:inst22.clk
CLOCK => Registers16bit:inst32.clk
CLOCK => Registers16bit:inst33.clk
CLOCK => Registers16bit:inst34.clk
CLOCK => Registers16bit:inst38.clk
CLOCK => Registers16bit:inst41.clk
CLOCK => Registers16bit:inst24.clk
CLOCK => Registers16bit:inst25.clk
CLOCK => Registers16bit:inst26.clk
CLOCK => Registers16bit:inst28.clk
CLOCK => Registers16bit:inst29.clk
CLOCK => Registers16bit:inst30.clk
CLOCK => Registers16bit:inst31.clk
CLOCK => Registers16bit:inst23.clk
CLOCK => Registers16bit:inst36.clk
CLOCK => Registers16bit:inst27.clk
Write_Enable => 4to16DecoderWithEnable:inst37.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst37.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst37.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst37.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst37.Decoder_Select[3]
IMEM_INPUT[0] => SixteenWideBusMux:inst6.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst16.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst17.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst18.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst20.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst21.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst8.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst9.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst10.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst12.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst13.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst14.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst15.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst7.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst19.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst11.datab[0]
IMEM_INPUT[1] => SixteenWideBusMux:inst6.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst16.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst17.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst18.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst20.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst21.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst8.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst9.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst10.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst12.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst13.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst14.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst15.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst7.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst19.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst11.datab[1]
IMEM_INPUT[2] => SixteenWideBusMux:inst6.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst16.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst17.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst18.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst20.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst21.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst8.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst9.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst10.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst12.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst13.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst14.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst15.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst7.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst19.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst11.datab[2]
IMEM_INPUT[3] => SixteenWideBusMux:inst6.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst16.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst17.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst18.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst20.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst21.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst8.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst9.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst10.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst12.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst13.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst14.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst15.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst7.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst19.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst11.datab[3]
IMEM_INPUT[4] => SixteenWideBusMux:inst6.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst16.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst17.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst18.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst20.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst21.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst8.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst9.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst10.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst12.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst13.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst14.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst15.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst7.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst19.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst11.datab[4]
IMEM_INPUT[5] => SixteenWideBusMux:inst6.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst16.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst17.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst18.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst20.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst21.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst8.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst9.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst10.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst12.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst13.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst14.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst15.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst7.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst19.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst11.datab[5]
IMEM_INPUT[6] => SixteenWideBusMux:inst6.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst16.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst17.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst18.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst20.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst21.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst8.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst9.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst10.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst12.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst13.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst14.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst15.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst7.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst19.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst11.datab[6]
IMEM_INPUT[7] => SixteenWideBusMux:inst6.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst16.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst17.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst18.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst20.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst21.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst8.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst9.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst10.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst12.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst13.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst14.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst15.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst7.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst19.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst11.datab[7]
IMEM_INPUT[8] => SixteenWideBusMux:inst6.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst16.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst17.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst18.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst20.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst21.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst8.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst9.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst10.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst12.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst13.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst14.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst15.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst7.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst19.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst11.datab[8]
IMEM_INPUT[9] => SixteenWideBusMux:inst6.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst16.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst17.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst18.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst20.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst21.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst8.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst9.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst10.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst12.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst13.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst14.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst15.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst7.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst19.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst11.datab[9]
IMEM_INPUT[10] => SixteenWideBusMux:inst6.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst16.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst17.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst18.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst20.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst21.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst8.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst9.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst10.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst12.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst13.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst14.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst15.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst7.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst19.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst11.datab[10]
IMEM_INPUT[11] => SixteenWideBusMux:inst6.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst16.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst17.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst18.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst20.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst21.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst8.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst9.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst10.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst12.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst13.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst14.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst15.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst7.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst19.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst11.datab[11]
IMEM_INPUT[12] => SixteenWideBusMux:inst6.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst16.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst17.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst18.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst20.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst21.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst8.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst9.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst10.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst12.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst13.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst14.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst15.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst7.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst19.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst11.datab[12]
IMEM_INPUT[13] => SixteenWideBusMux:inst6.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst16.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst17.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst18.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst20.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst21.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst8.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst9.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst10.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst12.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst13.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst14.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst15.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst7.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst19.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst11.datab[13]
IMEM_INPUT[14] => SixteenWideBusMux:inst6.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst16.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst17.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst18.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst20.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst21.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst8.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst9.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst10.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst12.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst13.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst14.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst15.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst7.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst19.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst11.datab[14]
IMEM_INPUT[15] => SixteenWideBusMux:inst6.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst16.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst17.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst18.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst20.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst21.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst8.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst9.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst10.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst12.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst13.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst14.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst15.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst7.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst19.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst11.datab[15]
READ_SELECT[0] => C16to1BusMUX:inst35.Select[0]
READ_SELECT[1] => C16to1BusMUX:inst35.Select[1]
READ_SELECT[2] => C16to1BusMUX:inst35.Select[2]
READ_SELECT[3] => C16to1BusMUX:inst35.Select[3]


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35
muxresult[0] <= SixteenWideBusMux:inst10.result[0]
muxresult[1] <= SixteenWideBusMux:inst10.result[1]
muxresult[2] <= SixteenWideBusMux:inst10.result[2]
muxresult[3] <= SixteenWideBusMux:inst10.result[3]
muxresult[4] <= SixteenWideBusMux:inst10.result[4]
muxresult[5] <= SixteenWideBusMux:inst10.result[5]
muxresult[6] <= SixteenWideBusMux:inst10.result[6]
muxresult[7] <= SixteenWideBusMux:inst10.result[7]
muxresult[8] <= SixteenWideBusMux:inst10.result[8]
muxresult[9] <= SixteenWideBusMux:inst10.result[9]
muxresult[10] <= SixteenWideBusMux:inst10.result[10]
muxresult[11] <= SixteenWideBusMux:inst10.result[11]
muxresult[12] <= SixteenWideBusMux:inst10.result[12]
muxresult[13] <= SixteenWideBusMux:inst10.result[13]
muxresult[14] <= SixteenWideBusMux:inst10.result[14]
muxresult[15] <= SixteenWideBusMux:inst10.result[15]
Select[0] => SixteenWideBusMux:inst18.Control
Select[0] => SixteenWideBusMux:inst11.Control
Select[0] => SixteenWideBusMux:inst12.Control
Select[0] => SixteenWideBusMux:inst13.Control
Select[0] => SixteenWideBusMux:inst14.Control
Select[0] => SixteenWideBusMux:inst15.Control
Select[0] => SixteenWideBusMux:inst16.Control
Select[0] => SixteenWideBusMux:inst17.Control
Select[1] => SixteenWideBusMux:inst6.Control
Select[1] => SixteenWideBusMux:inst7.Control
Select[1] => SixteenWideBusMux:inst8.Control
Select[1] => SixteenWideBusMux:inst9.Control
Select[2] => SixteenWideBusMux:inst4.Control
Select[2] => SixteenWideBusMux:inst5.Control
Select[3] => SixteenWideBusMux:inst10.Control
muxinput0[0] => SixteenWideBusMux:inst18.dataa[0]
muxinput0[1] => SixteenWideBusMux:inst18.dataa[1]
muxinput0[2] => SixteenWideBusMux:inst18.dataa[2]
muxinput0[3] => SixteenWideBusMux:inst18.dataa[3]
muxinput0[4] => SixteenWideBusMux:inst18.dataa[4]
muxinput0[5] => SixteenWideBusMux:inst18.dataa[5]
muxinput0[6] => SixteenWideBusMux:inst18.dataa[6]
muxinput0[7] => SixteenWideBusMux:inst18.dataa[7]
muxinput0[8] => SixteenWideBusMux:inst18.dataa[8]
muxinput0[9] => SixteenWideBusMux:inst18.dataa[9]
muxinput0[10] => SixteenWideBusMux:inst18.dataa[10]
muxinput0[11] => SixteenWideBusMux:inst18.dataa[11]
muxinput0[12] => SixteenWideBusMux:inst18.dataa[12]
muxinput0[13] => SixteenWideBusMux:inst18.dataa[13]
muxinput0[14] => SixteenWideBusMux:inst18.dataa[14]
muxinput0[15] => SixteenWideBusMux:inst18.dataa[15]
muxinputone[0] => SixteenWideBusMux:inst18.datab[0]
muxinputone[1] => SixteenWideBusMux:inst18.datab[1]
muxinputone[2] => SixteenWideBusMux:inst18.datab[2]
muxinputone[3] => SixteenWideBusMux:inst18.datab[3]
muxinputone[4] => SixteenWideBusMux:inst18.datab[4]
muxinputone[5] => SixteenWideBusMux:inst18.datab[5]
muxinputone[6] => SixteenWideBusMux:inst18.datab[6]
muxinputone[7] => SixteenWideBusMux:inst18.datab[7]
muxinputone[8] => SixteenWideBusMux:inst18.datab[8]
muxinputone[9] => SixteenWideBusMux:inst18.datab[9]
muxinputone[10] => SixteenWideBusMux:inst18.datab[10]
muxinputone[11] => SixteenWideBusMux:inst18.datab[11]
muxinputone[12] => SixteenWideBusMux:inst18.datab[12]
muxinputone[13] => SixteenWideBusMux:inst18.datab[13]
muxinputone[14] => SixteenWideBusMux:inst18.datab[14]
muxinputone[15] => SixteenWideBusMux:inst18.datab[15]
muxinput2[0] => SixteenWideBusMux:inst11.dataa[0]
muxinput2[1] => SixteenWideBusMux:inst11.dataa[1]
muxinput2[2] => SixteenWideBusMux:inst11.dataa[2]
muxinput2[3] => SixteenWideBusMux:inst11.dataa[3]
muxinput2[4] => SixteenWideBusMux:inst11.dataa[4]
muxinput2[5] => SixteenWideBusMux:inst11.dataa[5]
muxinput2[6] => SixteenWideBusMux:inst11.dataa[6]
muxinput2[7] => SixteenWideBusMux:inst11.dataa[7]
muxinput2[8] => SixteenWideBusMux:inst11.dataa[8]
muxinput2[9] => SixteenWideBusMux:inst11.dataa[9]
muxinput2[10] => SixteenWideBusMux:inst11.dataa[10]
muxinput2[11] => SixteenWideBusMux:inst11.dataa[11]
muxinput2[12] => SixteenWideBusMux:inst11.dataa[12]
muxinput2[13] => SixteenWideBusMux:inst11.dataa[13]
muxinput2[14] => SixteenWideBusMux:inst11.dataa[14]
muxinput2[15] => SixteenWideBusMux:inst11.dataa[15]
muxinput3[0] => SixteenWideBusMux:inst11.datab[0]
muxinput3[1] => SixteenWideBusMux:inst11.datab[1]
muxinput3[2] => SixteenWideBusMux:inst11.datab[2]
muxinput3[3] => SixteenWideBusMux:inst11.datab[3]
muxinput3[4] => SixteenWideBusMux:inst11.datab[4]
muxinput3[5] => SixteenWideBusMux:inst11.datab[5]
muxinput3[6] => SixteenWideBusMux:inst11.datab[6]
muxinput3[7] => SixteenWideBusMux:inst11.datab[7]
muxinput3[8] => SixteenWideBusMux:inst11.datab[8]
muxinput3[9] => SixteenWideBusMux:inst11.datab[9]
muxinput3[10] => SixteenWideBusMux:inst11.datab[10]
muxinput3[11] => SixteenWideBusMux:inst11.datab[11]
muxinput3[12] => SixteenWideBusMux:inst11.datab[12]
muxinput3[13] => SixteenWideBusMux:inst11.datab[13]
muxinput3[14] => SixteenWideBusMux:inst11.datab[14]
muxinput3[15] => SixteenWideBusMux:inst11.datab[15]
muxinput4[0] => SixteenWideBusMux:inst12.dataa[0]
muxinput4[1] => SixteenWideBusMux:inst12.dataa[1]
muxinput4[2] => SixteenWideBusMux:inst12.dataa[2]
muxinput4[3] => SixteenWideBusMux:inst12.dataa[3]
muxinput4[4] => SixteenWideBusMux:inst12.dataa[4]
muxinput4[5] => SixteenWideBusMux:inst12.dataa[5]
muxinput4[6] => SixteenWideBusMux:inst12.dataa[6]
muxinput4[7] => SixteenWideBusMux:inst12.dataa[7]
muxinput4[8] => SixteenWideBusMux:inst12.dataa[8]
muxinput4[9] => SixteenWideBusMux:inst12.dataa[9]
muxinput4[10] => SixteenWideBusMux:inst12.dataa[10]
muxinput4[11] => SixteenWideBusMux:inst12.dataa[11]
muxinput4[12] => SixteenWideBusMux:inst12.dataa[12]
muxinput4[13] => SixteenWideBusMux:inst12.dataa[13]
muxinput4[14] => SixteenWideBusMux:inst12.dataa[14]
muxinput4[15] => SixteenWideBusMux:inst12.dataa[15]
muxintput5[0] => SixteenWideBusMux:inst12.datab[0]
muxintput5[1] => SixteenWideBusMux:inst12.datab[1]
muxintput5[2] => SixteenWideBusMux:inst12.datab[2]
muxintput5[3] => SixteenWideBusMux:inst12.datab[3]
muxintput5[4] => SixteenWideBusMux:inst12.datab[4]
muxintput5[5] => SixteenWideBusMux:inst12.datab[5]
muxintput5[6] => SixteenWideBusMux:inst12.datab[6]
muxintput5[7] => SixteenWideBusMux:inst12.datab[7]
muxintput5[8] => SixteenWideBusMux:inst12.datab[8]
muxintput5[9] => SixteenWideBusMux:inst12.datab[9]
muxintput5[10] => SixteenWideBusMux:inst12.datab[10]
muxintput5[11] => SixteenWideBusMux:inst12.datab[11]
muxintput5[12] => SixteenWideBusMux:inst12.datab[12]
muxintput5[13] => SixteenWideBusMux:inst12.datab[13]
muxintput5[14] => SixteenWideBusMux:inst12.datab[14]
muxintput5[15] => SixteenWideBusMux:inst12.datab[15]
muxinput6[0] => SixteenWideBusMux:inst13.dataa[0]
muxinput6[1] => SixteenWideBusMux:inst13.dataa[1]
muxinput6[2] => SixteenWideBusMux:inst13.dataa[2]
muxinput6[3] => SixteenWideBusMux:inst13.dataa[3]
muxinput6[4] => SixteenWideBusMux:inst13.dataa[4]
muxinput6[5] => SixteenWideBusMux:inst13.dataa[5]
muxinput6[6] => SixteenWideBusMux:inst13.dataa[6]
muxinput6[7] => SixteenWideBusMux:inst13.dataa[7]
muxinput6[8] => SixteenWideBusMux:inst13.dataa[8]
muxinput6[9] => SixteenWideBusMux:inst13.dataa[9]
muxinput6[10] => SixteenWideBusMux:inst13.dataa[10]
muxinput6[11] => SixteenWideBusMux:inst13.dataa[11]
muxinput6[12] => SixteenWideBusMux:inst13.dataa[12]
muxinput6[13] => SixteenWideBusMux:inst13.dataa[13]
muxinput6[14] => SixteenWideBusMux:inst13.dataa[14]
muxinput6[15] => SixteenWideBusMux:inst13.dataa[15]
muxinput7[0] => SixteenWideBusMux:inst13.datab[0]
muxinput7[1] => SixteenWideBusMux:inst13.datab[1]
muxinput7[2] => SixteenWideBusMux:inst13.datab[2]
muxinput7[3] => SixteenWideBusMux:inst13.datab[3]
muxinput7[4] => SixteenWideBusMux:inst13.datab[4]
muxinput7[5] => SixteenWideBusMux:inst13.datab[5]
muxinput7[6] => SixteenWideBusMux:inst13.datab[6]
muxinput7[7] => SixteenWideBusMux:inst13.datab[7]
muxinput7[8] => SixteenWideBusMux:inst13.datab[8]
muxinput7[9] => SixteenWideBusMux:inst13.datab[9]
muxinput7[10] => SixteenWideBusMux:inst13.datab[10]
muxinput7[11] => SixteenWideBusMux:inst13.datab[11]
muxinput7[12] => SixteenWideBusMux:inst13.datab[12]
muxinput7[13] => SixteenWideBusMux:inst13.datab[13]
muxinput7[14] => SixteenWideBusMux:inst13.datab[14]
muxinput7[15] => SixteenWideBusMux:inst13.datab[15]
muxinput8[0] => SixteenWideBusMux:inst14.dataa[0]
muxinput8[1] => SixteenWideBusMux:inst14.dataa[1]
muxinput8[2] => SixteenWideBusMux:inst14.dataa[2]
muxinput8[3] => SixteenWideBusMux:inst14.dataa[3]
muxinput8[4] => SixteenWideBusMux:inst14.dataa[4]
muxinput8[5] => SixteenWideBusMux:inst14.dataa[5]
muxinput8[6] => SixteenWideBusMux:inst14.dataa[6]
muxinput8[7] => SixteenWideBusMux:inst14.dataa[7]
muxinput8[8] => SixteenWideBusMux:inst14.dataa[8]
muxinput8[9] => SixteenWideBusMux:inst14.dataa[9]
muxinput8[10] => SixteenWideBusMux:inst14.dataa[10]
muxinput8[11] => SixteenWideBusMux:inst14.dataa[11]
muxinput8[12] => SixteenWideBusMux:inst14.dataa[12]
muxinput8[13] => SixteenWideBusMux:inst14.dataa[13]
muxinput8[14] => SixteenWideBusMux:inst14.dataa[14]
muxinput8[15] => SixteenWideBusMux:inst14.dataa[15]
muxinput9[0] => SixteenWideBusMux:inst14.datab[0]
muxinput9[1] => SixteenWideBusMux:inst14.datab[1]
muxinput9[2] => SixteenWideBusMux:inst14.datab[2]
muxinput9[3] => SixteenWideBusMux:inst14.datab[3]
muxinput9[4] => SixteenWideBusMux:inst14.datab[4]
muxinput9[5] => SixteenWideBusMux:inst14.datab[5]
muxinput9[6] => SixteenWideBusMux:inst14.datab[6]
muxinput9[7] => SixteenWideBusMux:inst14.datab[7]
muxinput9[8] => SixteenWideBusMux:inst14.datab[8]
muxinput9[9] => SixteenWideBusMux:inst14.datab[9]
muxinput9[10] => SixteenWideBusMux:inst14.datab[10]
muxinput9[11] => SixteenWideBusMux:inst14.datab[11]
muxinput9[12] => SixteenWideBusMux:inst14.datab[12]
muxinput9[13] => SixteenWideBusMux:inst14.datab[13]
muxinput9[14] => SixteenWideBusMux:inst14.datab[14]
muxinput9[15] => SixteenWideBusMux:inst14.datab[15]
muxinput10[0] => SixteenWideBusMux:inst15.dataa[0]
muxinput10[1] => SixteenWideBusMux:inst15.dataa[1]
muxinput10[2] => SixteenWideBusMux:inst15.dataa[2]
muxinput10[3] => SixteenWideBusMux:inst15.dataa[3]
muxinput10[4] => SixteenWideBusMux:inst15.dataa[4]
muxinput10[5] => SixteenWideBusMux:inst15.dataa[5]
muxinput10[6] => SixteenWideBusMux:inst15.dataa[6]
muxinput10[7] => SixteenWideBusMux:inst15.dataa[7]
muxinput10[8] => SixteenWideBusMux:inst15.dataa[8]
muxinput10[9] => SixteenWideBusMux:inst15.dataa[9]
muxinput10[10] => SixteenWideBusMux:inst15.dataa[10]
muxinput10[11] => SixteenWideBusMux:inst15.dataa[11]
muxinput10[12] => SixteenWideBusMux:inst15.dataa[12]
muxinput10[13] => SixteenWideBusMux:inst15.dataa[13]
muxinput10[14] => SixteenWideBusMux:inst15.dataa[14]
muxinput10[15] => SixteenWideBusMux:inst15.dataa[15]
muxinput11[0] => SixteenWideBusMux:inst15.datab[0]
muxinput11[1] => SixteenWideBusMux:inst15.datab[1]
muxinput11[2] => SixteenWideBusMux:inst15.datab[2]
muxinput11[3] => SixteenWideBusMux:inst15.datab[3]
muxinput11[4] => SixteenWideBusMux:inst15.datab[4]
muxinput11[5] => SixteenWideBusMux:inst15.datab[5]
muxinput11[6] => SixteenWideBusMux:inst15.datab[6]
muxinput11[7] => SixteenWideBusMux:inst15.datab[7]
muxinput11[8] => SixteenWideBusMux:inst15.datab[8]
muxinput11[9] => SixteenWideBusMux:inst15.datab[9]
muxinput11[10] => SixteenWideBusMux:inst15.datab[10]
muxinput11[11] => SixteenWideBusMux:inst15.datab[11]
muxinput11[12] => SixteenWideBusMux:inst15.datab[12]
muxinput11[13] => SixteenWideBusMux:inst15.datab[13]
muxinput11[14] => SixteenWideBusMux:inst15.datab[14]
muxinput11[15] => SixteenWideBusMux:inst15.datab[15]
muxinput12[0] => SixteenWideBusMux:inst16.dataa[0]
muxinput12[1] => SixteenWideBusMux:inst16.dataa[1]
muxinput12[2] => SixteenWideBusMux:inst16.dataa[2]
muxinput12[3] => SixteenWideBusMux:inst16.dataa[3]
muxinput12[4] => SixteenWideBusMux:inst16.dataa[4]
muxinput12[5] => SixteenWideBusMux:inst16.dataa[5]
muxinput12[6] => SixteenWideBusMux:inst16.dataa[6]
muxinput12[7] => SixteenWideBusMux:inst16.dataa[7]
muxinput12[8] => SixteenWideBusMux:inst16.dataa[8]
muxinput12[9] => SixteenWideBusMux:inst16.dataa[9]
muxinput12[10] => SixteenWideBusMux:inst16.dataa[10]
muxinput12[11] => SixteenWideBusMux:inst16.dataa[11]
muxinput12[12] => SixteenWideBusMux:inst16.dataa[12]
muxinput12[13] => SixteenWideBusMux:inst16.dataa[13]
muxinput12[14] => SixteenWideBusMux:inst16.dataa[14]
muxinput12[15] => SixteenWideBusMux:inst16.dataa[15]
muxintput13[0] => SixteenWideBusMux:inst16.datab[0]
muxintput13[1] => SixteenWideBusMux:inst16.datab[1]
muxintput13[2] => SixteenWideBusMux:inst16.datab[2]
muxintput13[3] => SixteenWideBusMux:inst16.datab[3]
muxintput13[4] => SixteenWideBusMux:inst16.datab[4]
muxintput13[5] => SixteenWideBusMux:inst16.datab[5]
muxintput13[6] => SixteenWideBusMux:inst16.datab[6]
muxintput13[7] => SixteenWideBusMux:inst16.datab[7]
muxintput13[8] => SixteenWideBusMux:inst16.datab[8]
muxintput13[9] => SixteenWideBusMux:inst16.datab[9]
muxintput13[10] => SixteenWideBusMux:inst16.datab[10]
muxintput13[11] => SixteenWideBusMux:inst16.datab[11]
muxintput13[12] => SixteenWideBusMux:inst16.datab[12]
muxintput13[13] => SixteenWideBusMux:inst16.datab[13]
muxintput13[14] => SixteenWideBusMux:inst16.datab[14]
muxintput13[15] => SixteenWideBusMux:inst16.datab[15]
muxinput14[0] => SixteenWideBusMux:inst17.dataa[0]
muxinput14[1] => SixteenWideBusMux:inst17.dataa[1]
muxinput14[2] => SixteenWideBusMux:inst17.dataa[2]
muxinput14[3] => SixteenWideBusMux:inst17.dataa[3]
muxinput14[4] => SixteenWideBusMux:inst17.dataa[4]
muxinput14[5] => SixteenWideBusMux:inst17.dataa[5]
muxinput14[6] => SixteenWideBusMux:inst17.dataa[6]
muxinput14[7] => SixteenWideBusMux:inst17.dataa[7]
muxinput14[8] => SixteenWideBusMux:inst17.dataa[8]
muxinput14[9] => SixteenWideBusMux:inst17.dataa[9]
muxinput14[10] => SixteenWideBusMux:inst17.dataa[10]
muxinput14[11] => SixteenWideBusMux:inst17.dataa[11]
muxinput14[12] => SixteenWideBusMux:inst17.dataa[12]
muxinput14[13] => SixteenWideBusMux:inst17.dataa[13]
muxinput14[14] => SixteenWideBusMux:inst17.dataa[14]
muxinput14[15] => SixteenWideBusMux:inst17.dataa[15]
muxinput15[0] => SixteenWideBusMux:inst17.datab[0]
muxinput15[1] => SixteenWideBusMux:inst17.datab[1]
muxinput15[2] => SixteenWideBusMux:inst17.datab[2]
muxinput15[3] => SixteenWideBusMux:inst17.datab[3]
muxinput15[4] => SixteenWideBusMux:inst17.datab[4]
muxinput15[5] => SixteenWideBusMux:inst17.datab[5]
muxinput15[6] => SixteenWideBusMux:inst17.datab[6]
muxinput15[7] => SixteenWideBusMux:inst17.datab[7]
muxinput15[8] => SixteenWideBusMux:inst17.datab[8]
muxinput15[9] => SixteenWideBusMux:inst17.datab[9]
muxinput15[10] => SixteenWideBusMux:inst17.datab[10]
muxinput15[11] => SixteenWideBusMux:inst17.datab[11]
muxinput15[12] => SixteenWideBusMux:inst17.datab[12]
muxinput15[13] => SixteenWideBusMux:inst17.datab[13]
muxinput15[14] => SixteenWideBusMux:inst17.datab[14]
muxinput15[15] => SixteenWideBusMux:inst17.datab[15]


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst22|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|ONES:inst2
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|4to16DecoderWithEnable:inst37
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|PONG_Code_1:inst1
b0I[0] <= <GND>
b0I[1] <= <VCC>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <VCC>
b0I[11] <= <VCC>
b0I[12] <= <VCC>
b0I[13] <= <VCC>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <VCC>
b1I[2] <= <VCC>
b1I[3] <= <VCC>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <VCC>
b1I[11] <= <VCC>
b1I[12] <= <GND>
b1I[13] <= <VCC>
b1I[14] <= <GND>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <VCC>
b2I[9] <= <VCC>
b2I[10] <= <GND>
b2I[11] <= <VCC>
b2I[12] <= <GND>
b2I[13] <= <GND>
b2I[14] <= <VCC>
b2I[15] <= <GND>
b3I[0] <= <VCC>
b3I[1] <= <VCC>
b3I[2] <= <VCC>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <VCC>
b3I[12] <= <GND>
b3I[13] <= <VCC>
b3I[14] <= <GND>
b3I[15] <= <VCC>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <VCC>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <VCC>
b4I[12] <= <VCC>
b4I[13] <= <GND>
b4I[14] <= <GND>
b4I[15] <= <VCC>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <VCC>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <VCC>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <VCC>
b6I[9] <= <VCC>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <VCC>
b6I[14] <= <VCC>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <VCC>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <VCC>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <VCC>
b8I[11] <= <GND>
b8I[12] <= <VCC>
b8I[13] <= <GND>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <VCC>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <VCC>
b10I[9] <= <VCC>
b10I[10] <= <VCC>
b10I[11] <= <GND>
b10I[12] <= <VCC>
b10I[13] <= <GND>
b10I[14] <= <VCC>
b10I[15] <= <VCC>
b11I[0] <= <VCC>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <VCC>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <VCC>
b11I[13] <= <VCC>
b11I[14] <= <VCC>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <VCC>
b12I[11] <= <GND>
b12I[12] <= <VCC>
b12I[13] <= <VCC>
b12I[14] <= <GND>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <VCC>
b13I[3] <= <VCC>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <VCC>
b13I[11] <= <VCC>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <VCC>
b14I[9] <= <VCC>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <VCC>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <VCC>
b15I[2] <= <VCC>
b15I[3] <= <VCC>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <VCC>
b15I[9] <= <VCC>
b15I[10] <= <VCC>
b15I[11] <= <VCC>
b15I[12] <= <VCC>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <VCC>


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst32|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst33|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst34|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst38|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst20|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst41|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst21|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst24|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst25|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst26|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst28|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst29|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst30|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst31|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst23|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst36|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst19|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|Registers16bit:inst27|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5
IMEM_Output[0] <= C16to1BusMUX:inst35.muxresult[0]
IMEM_Output[1] <= C16to1BusMUX:inst35.muxresult[1]
IMEM_Output[2] <= C16to1BusMUX:inst35.muxresult[2]
IMEM_Output[3] <= C16to1BusMUX:inst35.muxresult[3]
IMEM_Output[4] <= C16to1BusMUX:inst35.muxresult[4]
IMEM_Output[5] <= C16to1BusMUX:inst35.muxresult[5]
IMEM_Output[6] <= C16to1BusMUX:inst35.muxresult[6]
IMEM_Output[7] <= C16to1BusMUX:inst35.muxresult[7]
IMEM_Output[8] <= C16to1BusMUX:inst35.muxresult[8]
IMEM_Output[9] <= C16to1BusMUX:inst35.muxresult[9]
IMEM_Output[10] <= C16to1BusMUX:inst35.muxresult[10]
IMEM_Output[11] <= C16to1BusMUX:inst35.muxresult[11]
IMEM_Output[12] <= C16to1BusMUX:inst35.muxresult[12]
IMEM_Output[13] <= C16to1BusMUX:inst35.muxresult[13]
IMEM_Output[14] <= C16to1BusMUX:inst35.muxresult[14]
IMEM_Output[15] <= C16to1BusMUX:inst35.muxresult[15]
RESET => inst4.IN0
RESET => Registers16bit:inst21.Reset
RESET => Registers16bit:inst31.Reset
RESET => Registers16bit:inst32.Reset
RESET => Registers16bit:inst33.Reset
RESET => Registers16bit:inst36.Reset
RESET => Registers16bit:inst38.Reset
RESET => Registers16bit:inst23.Reset
RESET => Registers16bit:inst24.Reset
RESET => Registers16bit:inst25.Reset
RESET => Registers16bit:inst27.Reset
RESET => Registers16bit:inst28.Reset
RESET => Registers16bit:inst29.Reset
RESET => Registers16bit:inst30.Reset
RESET => Registers16bit:inst22.Reset
RESET => Registers16bit:inst34.Reset
RESET => Registers16bit:inst26.Reset
CLOCK => inst39.CLK
CLOCK => Registers16bit:inst21.clk
CLOCK => Registers16bit:inst31.clk
CLOCK => Registers16bit:inst32.clk
CLOCK => Registers16bit:inst33.clk
CLOCK => Registers16bit:inst36.clk
CLOCK => Registers16bit:inst38.clk
CLOCK => Registers16bit:inst23.clk
CLOCK => Registers16bit:inst24.clk
CLOCK => Registers16bit:inst25.clk
CLOCK => Registers16bit:inst27.clk
CLOCK => Registers16bit:inst28.clk
CLOCK => Registers16bit:inst29.clk
CLOCK => Registers16bit:inst30.clk
CLOCK => Registers16bit:inst22.clk
CLOCK => Registers16bit:inst34.clk
CLOCK => Registers16bit:inst26.clk
Write_Enable => 4to16DecoderWithEnable:inst37.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst37.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst37.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst37.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst37.Decoder_Select[3]
IMEM_INPUT[0] => SixteenWideBusMux:inst5.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst15.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst16.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst17.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst19.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst20.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst7.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst8.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst9.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst11.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst12.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst13.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst14.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst6.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst18.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst10.datab[0]
IMEM_INPUT[1] => SixteenWideBusMux:inst5.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst15.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst16.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst17.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst19.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst20.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst7.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst8.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst9.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst11.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst12.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst13.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst14.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst6.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst18.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst10.datab[1]
IMEM_INPUT[2] => SixteenWideBusMux:inst5.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst15.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst16.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst17.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst19.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst20.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst7.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst8.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst9.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst11.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst12.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst13.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst14.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst6.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst18.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst10.datab[2]
IMEM_INPUT[3] => SixteenWideBusMux:inst5.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst15.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst16.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst17.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst19.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst20.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst7.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst8.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst9.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst11.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst12.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst13.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst14.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst6.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst18.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst10.datab[3]
IMEM_INPUT[4] => SixteenWideBusMux:inst5.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst15.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst16.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst17.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst19.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst20.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst7.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst8.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst9.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst11.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst12.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst13.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst14.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst6.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst18.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst10.datab[4]
IMEM_INPUT[5] => SixteenWideBusMux:inst5.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst15.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst16.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst17.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst19.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst20.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst7.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst8.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst9.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst11.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst12.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst13.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst14.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst6.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst18.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst10.datab[5]
IMEM_INPUT[6] => SixteenWideBusMux:inst5.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst15.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst16.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst17.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst19.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst20.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst7.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst8.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst9.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst11.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst12.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst13.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst14.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst6.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst18.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst10.datab[6]
IMEM_INPUT[7] => SixteenWideBusMux:inst5.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst15.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst16.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst17.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst19.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst20.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst7.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst8.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst9.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst11.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst12.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst13.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst14.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst6.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst18.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst10.datab[7]
IMEM_INPUT[8] => SixteenWideBusMux:inst5.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst15.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst16.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst17.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst19.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst20.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst7.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst8.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst9.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst11.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst12.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst13.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst14.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst6.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst18.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst10.datab[8]
IMEM_INPUT[9] => SixteenWideBusMux:inst5.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst15.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst16.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst17.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst19.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst20.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst7.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst8.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst9.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst11.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst12.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst13.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst14.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst6.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst18.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst10.datab[9]
IMEM_INPUT[10] => SixteenWideBusMux:inst5.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst15.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst16.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst17.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst19.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst20.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst7.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst8.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst9.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst11.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst12.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst13.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst14.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst6.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst18.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst10.datab[10]
IMEM_INPUT[11] => SixteenWideBusMux:inst5.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst15.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst16.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst17.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst19.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst20.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst7.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst8.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst9.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst11.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst12.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst13.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst14.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst6.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst18.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst10.datab[11]
IMEM_INPUT[12] => SixteenWideBusMux:inst5.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst15.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst16.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst17.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst19.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst20.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst7.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst8.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst9.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst11.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst12.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst13.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst14.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst6.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst18.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst10.datab[12]
IMEM_INPUT[13] => SixteenWideBusMux:inst5.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst15.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst16.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst17.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst19.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst20.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst7.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst8.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst9.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst11.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst12.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst13.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst14.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst6.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst18.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst10.datab[13]
IMEM_INPUT[14] => SixteenWideBusMux:inst5.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst15.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst16.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst17.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst19.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst20.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst7.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst8.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst9.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst11.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst12.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst13.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst14.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst6.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst18.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst10.datab[14]
IMEM_INPUT[15] => SixteenWideBusMux:inst5.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst15.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst16.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst17.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst19.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst20.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst7.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst8.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst9.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst11.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst12.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst13.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst14.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst6.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst18.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst10.datab[15]
READ_SELECT[0] => C16to1BusMUX:inst35.Select[0]
READ_SELECT[1] => C16to1BusMUX:inst35.Select[1]
READ_SELECT[2] => C16to1BusMUX:inst35.Select[2]
READ_SELECT[3] => C16to1BusMUX:inst35.Select[3]


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35
muxresult[0] <= SixteenWideBusMux:inst10.result[0]
muxresult[1] <= SixteenWideBusMux:inst10.result[1]
muxresult[2] <= SixteenWideBusMux:inst10.result[2]
muxresult[3] <= SixteenWideBusMux:inst10.result[3]
muxresult[4] <= SixteenWideBusMux:inst10.result[4]
muxresult[5] <= SixteenWideBusMux:inst10.result[5]
muxresult[6] <= SixteenWideBusMux:inst10.result[6]
muxresult[7] <= SixteenWideBusMux:inst10.result[7]
muxresult[8] <= SixteenWideBusMux:inst10.result[8]
muxresult[9] <= SixteenWideBusMux:inst10.result[9]
muxresult[10] <= SixteenWideBusMux:inst10.result[10]
muxresult[11] <= SixteenWideBusMux:inst10.result[11]
muxresult[12] <= SixteenWideBusMux:inst10.result[12]
muxresult[13] <= SixteenWideBusMux:inst10.result[13]
muxresult[14] <= SixteenWideBusMux:inst10.result[14]
muxresult[15] <= SixteenWideBusMux:inst10.result[15]
Select[0] => SixteenWideBusMux:inst18.Control
Select[0] => SixteenWideBusMux:inst11.Control
Select[0] => SixteenWideBusMux:inst12.Control
Select[0] => SixteenWideBusMux:inst13.Control
Select[0] => SixteenWideBusMux:inst14.Control
Select[0] => SixteenWideBusMux:inst15.Control
Select[0] => SixteenWideBusMux:inst16.Control
Select[0] => SixteenWideBusMux:inst17.Control
Select[1] => SixteenWideBusMux:inst6.Control
Select[1] => SixteenWideBusMux:inst7.Control
Select[1] => SixteenWideBusMux:inst8.Control
Select[1] => SixteenWideBusMux:inst9.Control
Select[2] => SixteenWideBusMux:inst4.Control
Select[2] => SixteenWideBusMux:inst5.Control
Select[3] => SixteenWideBusMux:inst10.Control
muxinput0[0] => SixteenWideBusMux:inst18.dataa[0]
muxinput0[1] => SixteenWideBusMux:inst18.dataa[1]
muxinput0[2] => SixteenWideBusMux:inst18.dataa[2]
muxinput0[3] => SixteenWideBusMux:inst18.dataa[3]
muxinput0[4] => SixteenWideBusMux:inst18.dataa[4]
muxinput0[5] => SixteenWideBusMux:inst18.dataa[5]
muxinput0[6] => SixteenWideBusMux:inst18.dataa[6]
muxinput0[7] => SixteenWideBusMux:inst18.dataa[7]
muxinput0[8] => SixteenWideBusMux:inst18.dataa[8]
muxinput0[9] => SixteenWideBusMux:inst18.dataa[9]
muxinput0[10] => SixteenWideBusMux:inst18.dataa[10]
muxinput0[11] => SixteenWideBusMux:inst18.dataa[11]
muxinput0[12] => SixteenWideBusMux:inst18.dataa[12]
muxinput0[13] => SixteenWideBusMux:inst18.dataa[13]
muxinput0[14] => SixteenWideBusMux:inst18.dataa[14]
muxinput0[15] => SixteenWideBusMux:inst18.dataa[15]
muxinputone[0] => SixteenWideBusMux:inst18.datab[0]
muxinputone[1] => SixteenWideBusMux:inst18.datab[1]
muxinputone[2] => SixteenWideBusMux:inst18.datab[2]
muxinputone[3] => SixteenWideBusMux:inst18.datab[3]
muxinputone[4] => SixteenWideBusMux:inst18.datab[4]
muxinputone[5] => SixteenWideBusMux:inst18.datab[5]
muxinputone[6] => SixteenWideBusMux:inst18.datab[6]
muxinputone[7] => SixteenWideBusMux:inst18.datab[7]
muxinputone[8] => SixteenWideBusMux:inst18.datab[8]
muxinputone[9] => SixteenWideBusMux:inst18.datab[9]
muxinputone[10] => SixteenWideBusMux:inst18.datab[10]
muxinputone[11] => SixteenWideBusMux:inst18.datab[11]
muxinputone[12] => SixteenWideBusMux:inst18.datab[12]
muxinputone[13] => SixteenWideBusMux:inst18.datab[13]
muxinputone[14] => SixteenWideBusMux:inst18.datab[14]
muxinputone[15] => SixteenWideBusMux:inst18.datab[15]
muxinput2[0] => SixteenWideBusMux:inst11.dataa[0]
muxinput2[1] => SixteenWideBusMux:inst11.dataa[1]
muxinput2[2] => SixteenWideBusMux:inst11.dataa[2]
muxinput2[3] => SixteenWideBusMux:inst11.dataa[3]
muxinput2[4] => SixteenWideBusMux:inst11.dataa[4]
muxinput2[5] => SixteenWideBusMux:inst11.dataa[5]
muxinput2[6] => SixteenWideBusMux:inst11.dataa[6]
muxinput2[7] => SixteenWideBusMux:inst11.dataa[7]
muxinput2[8] => SixteenWideBusMux:inst11.dataa[8]
muxinput2[9] => SixteenWideBusMux:inst11.dataa[9]
muxinput2[10] => SixteenWideBusMux:inst11.dataa[10]
muxinput2[11] => SixteenWideBusMux:inst11.dataa[11]
muxinput2[12] => SixteenWideBusMux:inst11.dataa[12]
muxinput2[13] => SixteenWideBusMux:inst11.dataa[13]
muxinput2[14] => SixteenWideBusMux:inst11.dataa[14]
muxinput2[15] => SixteenWideBusMux:inst11.dataa[15]
muxinput3[0] => SixteenWideBusMux:inst11.datab[0]
muxinput3[1] => SixteenWideBusMux:inst11.datab[1]
muxinput3[2] => SixteenWideBusMux:inst11.datab[2]
muxinput3[3] => SixteenWideBusMux:inst11.datab[3]
muxinput3[4] => SixteenWideBusMux:inst11.datab[4]
muxinput3[5] => SixteenWideBusMux:inst11.datab[5]
muxinput3[6] => SixteenWideBusMux:inst11.datab[6]
muxinput3[7] => SixteenWideBusMux:inst11.datab[7]
muxinput3[8] => SixteenWideBusMux:inst11.datab[8]
muxinput3[9] => SixteenWideBusMux:inst11.datab[9]
muxinput3[10] => SixteenWideBusMux:inst11.datab[10]
muxinput3[11] => SixteenWideBusMux:inst11.datab[11]
muxinput3[12] => SixteenWideBusMux:inst11.datab[12]
muxinput3[13] => SixteenWideBusMux:inst11.datab[13]
muxinput3[14] => SixteenWideBusMux:inst11.datab[14]
muxinput3[15] => SixteenWideBusMux:inst11.datab[15]
muxinput4[0] => SixteenWideBusMux:inst12.dataa[0]
muxinput4[1] => SixteenWideBusMux:inst12.dataa[1]
muxinput4[2] => SixteenWideBusMux:inst12.dataa[2]
muxinput4[3] => SixteenWideBusMux:inst12.dataa[3]
muxinput4[4] => SixteenWideBusMux:inst12.dataa[4]
muxinput4[5] => SixteenWideBusMux:inst12.dataa[5]
muxinput4[6] => SixteenWideBusMux:inst12.dataa[6]
muxinput4[7] => SixteenWideBusMux:inst12.dataa[7]
muxinput4[8] => SixteenWideBusMux:inst12.dataa[8]
muxinput4[9] => SixteenWideBusMux:inst12.dataa[9]
muxinput4[10] => SixteenWideBusMux:inst12.dataa[10]
muxinput4[11] => SixteenWideBusMux:inst12.dataa[11]
muxinput4[12] => SixteenWideBusMux:inst12.dataa[12]
muxinput4[13] => SixteenWideBusMux:inst12.dataa[13]
muxinput4[14] => SixteenWideBusMux:inst12.dataa[14]
muxinput4[15] => SixteenWideBusMux:inst12.dataa[15]
muxintput5[0] => SixteenWideBusMux:inst12.datab[0]
muxintput5[1] => SixteenWideBusMux:inst12.datab[1]
muxintput5[2] => SixteenWideBusMux:inst12.datab[2]
muxintput5[3] => SixteenWideBusMux:inst12.datab[3]
muxintput5[4] => SixteenWideBusMux:inst12.datab[4]
muxintput5[5] => SixteenWideBusMux:inst12.datab[5]
muxintput5[6] => SixteenWideBusMux:inst12.datab[6]
muxintput5[7] => SixteenWideBusMux:inst12.datab[7]
muxintput5[8] => SixteenWideBusMux:inst12.datab[8]
muxintput5[9] => SixteenWideBusMux:inst12.datab[9]
muxintput5[10] => SixteenWideBusMux:inst12.datab[10]
muxintput5[11] => SixteenWideBusMux:inst12.datab[11]
muxintput5[12] => SixteenWideBusMux:inst12.datab[12]
muxintput5[13] => SixteenWideBusMux:inst12.datab[13]
muxintput5[14] => SixteenWideBusMux:inst12.datab[14]
muxintput5[15] => SixteenWideBusMux:inst12.datab[15]
muxinput6[0] => SixteenWideBusMux:inst13.dataa[0]
muxinput6[1] => SixteenWideBusMux:inst13.dataa[1]
muxinput6[2] => SixteenWideBusMux:inst13.dataa[2]
muxinput6[3] => SixteenWideBusMux:inst13.dataa[3]
muxinput6[4] => SixteenWideBusMux:inst13.dataa[4]
muxinput6[5] => SixteenWideBusMux:inst13.dataa[5]
muxinput6[6] => SixteenWideBusMux:inst13.dataa[6]
muxinput6[7] => SixteenWideBusMux:inst13.dataa[7]
muxinput6[8] => SixteenWideBusMux:inst13.dataa[8]
muxinput6[9] => SixteenWideBusMux:inst13.dataa[9]
muxinput6[10] => SixteenWideBusMux:inst13.dataa[10]
muxinput6[11] => SixteenWideBusMux:inst13.dataa[11]
muxinput6[12] => SixteenWideBusMux:inst13.dataa[12]
muxinput6[13] => SixteenWideBusMux:inst13.dataa[13]
muxinput6[14] => SixteenWideBusMux:inst13.dataa[14]
muxinput6[15] => SixteenWideBusMux:inst13.dataa[15]
muxinput7[0] => SixteenWideBusMux:inst13.datab[0]
muxinput7[1] => SixteenWideBusMux:inst13.datab[1]
muxinput7[2] => SixteenWideBusMux:inst13.datab[2]
muxinput7[3] => SixteenWideBusMux:inst13.datab[3]
muxinput7[4] => SixteenWideBusMux:inst13.datab[4]
muxinput7[5] => SixteenWideBusMux:inst13.datab[5]
muxinput7[6] => SixteenWideBusMux:inst13.datab[6]
muxinput7[7] => SixteenWideBusMux:inst13.datab[7]
muxinput7[8] => SixteenWideBusMux:inst13.datab[8]
muxinput7[9] => SixteenWideBusMux:inst13.datab[9]
muxinput7[10] => SixteenWideBusMux:inst13.datab[10]
muxinput7[11] => SixteenWideBusMux:inst13.datab[11]
muxinput7[12] => SixteenWideBusMux:inst13.datab[12]
muxinput7[13] => SixteenWideBusMux:inst13.datab[13]
muxinput7[14] => SixteenWideBusMux:inst13.datab[14]
muxinput7[15] => SixteenWideBusMux:inst13.datab[15]
muxinput8[0] => SixteenWideBusMux:inst14.dataa[0]
muxinput8[1] => SixteenWideBusMux:inst14.dataa[1]
muxinput8[2] => SixteenWideBusMux:inst14.dataa[2]
muxinput8[3] => SixteenWideBusMux:inst14.dataa[3]
muxinput8[4] => SixteenWideBusMux:inst14.dataa[4]
muxinput8[5] => SixteenWideBusMux:inst14.dataa[5]
muxinput8[6] => SixteenWideBusMux:inst14.dataa[6]
muxinput8[7] => SixteenWideBusMux:inst14.dataa[7]
muxinput8[8] => SixteenWideBusMux:inst14.dataa[8]
muxinput8[9] => SixteenWideBusMux:inst14.dataa[9]
muxinput8[10] => SixteenWideBusMux:inst14.dataa[10]
muxinput8[11] => SixteenWideBusMux:inst14.dataa[11]
muxinput8[12] => SixteenWideBusMux:inst14.dataa[12]
muxinput8[13] => SixteenWideBusMux:inst14.dataa[13]
muxinput8[14] => SixteenWideBusMux:inst14.dataa[14]
muxinput8[15] => SixteenWideBusMux:inst14.dataa[15]
muxinput9[0] => SixteenWideBusMux:inst14.datab[0]
muxinput9[1] => SixteenWideBusMux:inst14.datab[1]
muxinput9[2] => SixteenWideBusMux:inst14.datab[2]
muxinput9[3] => SixteenWideBusMux:inst14.datab[3]
muxinput9[4] => SixteenWideBusMux:inst14.datab[4]
muxinput9[5] => SixteenWideBusMux:inst14.datab[5]
muxinput9[6] => SixteenWideBusMux:inst14.datab[6]
muxinput9[7] => SixteenWideBusMux:inst14.datab[7]
muxinput9[8] => SixteenWideBusMux:inst14.datab[8]
muxinput9[9] => SixteenWideBusMux:inst14.datab[9]
muxinput9[10] => SixteenWideBusMux:inst14.datab[10]
muxinput9[11] => SixteenWideBusMux:inst14.datab[11]
muxinput9[12] => SixteenWideBusMux:inst14.datab[12]
muxinput9[13] => SixteenWideBusMux:inst14.datab[13]
muxinput9[14] => SixteenWideBusMux:inst14.datab[14]
muxinput9[15] => SixteenWideBusMux:inst14.datab[15]
muxinput10[0] => SixteenWideBusMux:inst15.dataa[0]
muxinput10[1] => SixteenWideBusMux:inst15.dataa[1]
muxinput10[2] => SixteenWideBusMux:inst15.dataa[2]
muxinput10[3] => SixteenWideBusMux:inst15.dataa[3]
muxinput10[4] => SixteenWideBusMux:inst15.dataa[4]
muxinput10[5] => SixteenWideBusMux:inst15.dataa[5]
muxinput10[6] => SixteenWideBusMux:inst15.dataa[6]
muxinput10[7] => SixteenWideBusMux:inst15.dataa[7]
muxinput10[8] => SixteenWideBusMux:inst15.dataa[8]
muxinput10[9] => SixteenWideBusMux:inst15.dataa[9]
muxinput10[10] => SixteenWideBusMux:inst15.dataa[10]
muxinput10[11] => SixteenWideBusMux:inst15.dataa[11]
muxinput10[12] => SixteenWideBusMux:inst15.dataa[12]
muxinput10[13] => SixteenWideBusMux:inst15.dataa[13]
muxinput10[14] => SixteenWideBusMux:inst15.dataa[14]
muxinput10[15] => SixteenWideBusMux:inst15.dataa[15]
muxinput11[0] => SixteenWideBusMux:inst15.datab[0]
muxinput11[1] => SixteenWideBusMux:inst15.datab[1]
muxinput11[2] => SixteenWideBusMux:inst15.datab[2]
muxinput11[3] => SixteenWideBusMux:inst15.datab[3]
muxinput11[4] => SixteenWideBusMux:inst15.datab[4]
muxinput11[5] => SixteenWideBusMux:inst15.datab[5]
muxinput11[6] => SixteenWideBusMux:inst15.datab[6]
muxinput11[7] => SixteenWideBusMux:inst15.datab[7]
muxinput11[8] => SixteenWideBusMux:inst15.datab[8]
muxinput11[9] => SixteenWideBusMux:inst15.datab[9]
muxinput11[10] => SixteenWideBusMux:inst15.datab[10]
muxinput11[11] => SixteenWideBusMux:inst15.datab[11]
muxinput11[12] => SixteenWideBusMux:inst15.datab[12]
muxinput11[13] => SixteenWideBusMux:inst15.datab[13]
muxinput11[14] => SixteenWideBusMux:inst15.datab[14]
muxinput11[15] => SixteenWideBusMux:inst15.datab[15]
muxinput12[0] => SixteenWideBusMux:inst16.dataa[0]
muxinput12[1] => SixteenWideBusMux:inst16.dataa[1]
muxinput12[2] => SixteenWideBusMux:inst16.dataa[2]
muxinput12[3] => SixteenWideBusMux:inst16.dataa[3]
muxinput12[4] => SixteenWideBusMux:inst16.dataa[4]
muxinput12[5] => SixteenWideBusMux:inst16.dataa[5]
muxinput12[6] => SixteenWideBusMux:inst16.dataa[6]
muxinput12[7] => SixteenWideBusMux:inst16.dataa[7]
muxinput12[8] => SixteenWideBusMux:inst16.dataa[8]
muxinput12[9] => SixteenWideBusMux:inst16.dataa[9]
muxinput12[10] => SixteenWideBusMux:inst16.dataa[10]
muxinput12[11] => SixteenWideBusMux:inst16.dataa[11]
muxinput12[12] => SixteenWideBusMux:inst16.dataa[12]
muxinput12[13] => SixteenWideBusMux:inst16.dataa[13]
muxinput12[14] => SixteenWideBusMux:inst16.dataa[14]
muxinput12[15] => SixteenWideBusMux:inst16.dataa[15]
muxintput13[0] => SixteenWideBusMux:inst16.datab[0]
muxintput13[1] => SixteenWideBusMux:inst16.datab[1]
muxintput13[2] => SixteenWideBusMux:inst16.datab[2]
muxintput13[3] => SixteenWideBusMux:inst16.datab[3]
muxintput13[4] => SixteenWideBusMux:inst16.datab[4]
muxintput13[5] => SixteenWideBusMux:inst16.datab[5]
muxintput13[6] => SixteenWideBusMux:inst16.datab[6]
muxintput13[7] => SixteenWideBusMux:inst16.datab[7]
muxintput13[8] => SixteenWideBusMux:inst16.datab[8]
muxintput13[9] => SixteenWideBusMux:inst16.datab[9]
muxintput13[10] => SixteenWideBusMux:inst16.datab[10]
muxintput13[11] => SixteenWideBusMux:inst16.datab[11]
muxintput13[12] => SixteenWideBusMux:inst16.datab[12]
muxintput13[13] => SixteenWideBusMux:inst16.datab[13]
muxintput13[14] => SixteenWideBusMux:inst16.datab[14]
muxintput13[15] => SixteenWideBusMux:inst16.datab[15]
muxinput14[0] => SixteenWideBusMux:inst17.dataa[0]
muxinput14[1] => SixteenWideBusMux:inst17.dataa[1]
muxinput14[2] => SixteenWideBusMux:inst17.dataa[2]
muxinput14[3] => SixteenWideBusMux:inst17.dataa[3]
muxinput14[4] => SixteenWideBusMux:inst17.dataa[4]
muxinput14[5] => SixteenWideBusMux:inst17.dataa[5]
muxinput14[6] => SixteenWideBusMux:inst17.dataa[6]
muxinput14[7] => SixteenWideBusMux:inst17.dataa[7]
muxinput14[8] => SixteenWideBusMux:inst17.dataa[8]
muxinput14[9] => SixteenWideBusMux:inst17.dataa[9]
muxinput14[10] => SixteenWideBusMux:inst17.dataa[10]
muxinput14[11] => SixteenWideBusMux:inst17.dataa[11]
muxinput14[12] => SixteenWideBusMux:inst17.dataa[12]
muxinput14[13] => SixteenWideBusMux:inst17.dataa[13]
muxinput14[14] => SixteenWideBusMux:inst17.dataa[14]
muxinput14[15] => SixteenWideBusMux:inst17.dataa[15]
muxinput15[0] => SixteenWideBusMux:inst17.datab[0]
muxinput15[1] => SixteenWideBusMux:inst17.datab[1]
muxinput15[2] => SixteenWideBusMux:inst17.datab[2]
muxinput15[3] => SixteenWideBusMux:inst17.datab[3]
muxinput15[4] => SixteenWideBusMux:inst17.datab[4]
muxinput15[5] => SixteenWideBusMux:inst17.datab[5]
muxinput15[6] => SixteenWideBusMux:inst17.datab[6]
muxinput15[7] => SixteenWideBusMux:inst17.datab[7]
muxinput15[8] => SixteenWideBusMux:inst17.datab[8]
muxinput15[9] => SixteenWideBusMux:inst17.datab[9]
muxinput15[10] => SixteenWideBusMux:inst17.datab[10]
muxinput15[11] => SixteenWideBusMux:inst17.datab[11]
muxinput15[12] => SixteenWideBusMux:inst17.datab[12]
muxinput15[13] => SixteenWideBusMux:inst17.datab[13]
muxinput15[14] => SixteenWideBusMux:inst17.datab[14]
muxinput15[15] => SixteenWideBusMux:inst17.datab[15]


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst21|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst2|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|ONES:inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:inst22|IMEM_low:inst5|4to16DecoderWithEnable:inst37
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|PONG_Code_2:inst
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <VCC>
b0I[9] <= <VCC>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <VCC>
b0I[13] <= <GND>
b0I[14] <= <VCC>
b0I[15] <= <VCC>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <VCC>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <VCC>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <VCC>
b1I[13] <= <VCC>
b1I[14] <= <VCC>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <VCC>
b2I[11] <= <VCC>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <VCC>
b3I[3] <= <VCC>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <VCC>
b3I[12] <= <GND>
b3I[13] <= <GND>
b3I[14] <= <GND>
b3I[15] <= <VCC>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <VCC>
b4I[10] <= <VCC>
b4I[11] <= <VCC>
b4I[12] <= <GND>
b4I[13] <= <VCC>
b4I[14] <= <VCC>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <VCC>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <GND>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <VCC>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <VCC>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <VCC>
b7I[9] <= <GND>
b7I[10] <= <VCC>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <VCC>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <VCC>
b8I[9] <= <VCC>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <GND>
b8I[14] <= <VCC>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <VCC>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <VCC>
b10I[0] <= <VCC>
b10I[1] <= <GND>
b10I[2] <= <VCC>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <VCC>
b10I[11] <= <VCC>
b10I[12] <= <VCC>
b10I[13] <= <VCC>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <VCC>
b11I[1] <= <VCC>
b11I[2] <= <VCC>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <VCC>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <VCC>
b12I[9] <= <VCC>
b12I[10] <= <GND>
b12I[11] <= <VCC>
b12I[12] <= <VCC>
b12I[13] <= <GND>
b12I[14] <= <VCC>
b12I[15] <= <VCC>
b13I[0] <= <VCC>
b13I[1] <= <VCC>
b13I[2] <= <VCC>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <VCC>
b13I[13] <= <VCC>
b13I[14] <= <VCC>
b13I[15] <= <VCC>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <VCC>
b14I[11] <= <VCC>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <VCC>
b14I[15] <= <VCC>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <VCC>
b15I[9] <= <VCC>
b15I[10] <= <GND>
b15I[11] <= <VCC>
b15I[12] <= <VCC>
b15I[13] <= <GND>
b15I[14] <= <VCC>
b15I[15] <= <VCC>


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst31|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst32|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst33|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst36|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst19|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst38|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst20|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst23|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst24|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst25|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst27|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst28|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst29|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst30|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst22|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst34|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|Registers16bit:inst26|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_low:inst5|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1
IMEM_Output[0] <= C16to1BusMUX:inst35.muxresult[0]
IMEM_Output[1] <= C16to1BusMUX:inst35.muxresult[1]
IMEM_Output[2] <= C16to1BusMUX:inst35.muxresult[2]
IMEM_Output[3] <= C16to1BusMUX:inst35.muxresult[3]
IMEM_Output[4] <= C16to1BusMUX:inst35.muxresult[4]
IMEM_Output[5] <= C16to1BusMUX:inst35.muxresult[5]
IMEM_Output[6] <= C16to1BusMUX:inst35.muxresult[6]
IMEM_Output[7] <= C16to1BusMUX:inst35.muxresult[7]
IMEM_Output[8] <= C16to1BusMUX:inst35.muxresult[8]
IMEM_Output[9] <= C16to1BusMUX:inst35.muxresult[9]
IMEM_Output[10] <= C16to1BusMUX:inst35.muxresult[10]
IMEM_Output[11] <= C16to1BusMUX:inst35.muxresult[11]
IMEM_Output[12] <= C16to1BusMUX:inst35.muxresult[12]
IMEM_Output[13] <= C16to1BusMUX:inst35.muxresult[13]
IMEM_Output[14] <= C16to1BusMUX:inst35.muxresult[14]
IMEM_Output[15] <= C16to1BusMUX:inst35.muxresult[15]
RESET => inst5.IN0
RESET => Registers16bit:inst22.Reset
RESET => Registers16bit:inst32.Reset
RESET => Registers16bit:inst33.Reset
RESET => Registers16bit:inst34.Reset
RESET => Registers16bit:inst38.Reset
RESET => Registers16bit:inst41.Reset
RESET => Registers16bit:inst24.Reset
RESET => Registers16bit:inst25.Reset
RESET => Registers16bit:inst26.Reset
RESET => Registers16bit:inst28.Reset
RESET => Registers16bit:inst29.Reset
RESET => Registers16bit:inst30.Reset
RESET => Registers16bit:inst31.Reset
RESET => Registers16bit:inst23.Reset
RESET => Registers16bit:inst36.Reset
RESET => Registers16bit:inst27.Reset
CLOCK => inst39.CLK
CLOCK => Registers16bit:inst22.clk
CLOCK => Registers16bit:inst32.clk
CLOCK => Registers16bit:inst33.clk
CLOCK => Registers16bit:inst34.clk
CLOCK => Registers16bit:inst38.clk
CLOCK => Registers16bit:inst41.clk
CLOCK => Registers16bit:inst24.clk
CLOCK => Registers16bit:inst25.clk
CLOCK => Registers16bit:inst26.clk
CLOCK => Registers16bit:inst28.clk
CLOCK => Registers16bit:inst29.clk
CLOCK => Registers16bit:inst30.clk
CLOCK => Registers16bit:inst31.clk
CLOCK => Registers16bit:inst23.clk
CLOCK => Registers16bit:inst36.clk
CLOCK => Registers16bit:inst27.clk
Write_Enable => 4to16DecoderWithEnable:inst37.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst37.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst37.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst37.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst37.Decoder_Select[3]
IMEM_INPUT[0] => SixteenWideBusMux:inst6.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst16.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst17.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst18.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst20.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst21.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst8.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst9.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst10.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst12.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst13.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst14.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst15.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst7.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst19.datab[0]
IMEM_INPUT[0] => SixteenWideBusMux:inst11.datab[0]
IMEM_INPUT[1] => SixteenWideBusMux:inst6.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst16.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst17.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst18.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst20.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst21.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst8.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst9.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst10.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst12.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst13.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst14.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst15.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst7.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst19.datab[1]
IMEM_INPUT[1] => SixteenWideBusMux:inst11.datab[1]
IMEM_INPUT[2] => SixteenWideBusMux:inst6.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst16.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst17.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst18.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst20.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst21.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst8.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst9.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst10.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst12.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst13.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst14.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst15.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst7.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst19.datab[2]
IMEM_INPUT[2] => SixteenWideBusMux:inst11.datab[2]
IMEM_INPUT[3] => SixteenWideBusMux:inst6.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst16.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst17.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst18.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst20.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst21.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst8.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst9.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst10.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst12.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst13.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst14.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst15.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst7.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst19.datab[3]
IMEM_INPUT[3] => SixteenWideBusMux:inst11.datab[3]
IMEM_INPUT[4] => SixteenWideBusMux:inst6.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst16.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst17.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst18.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst20.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst21.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst8.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst9.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst10.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst12.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst13.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst14.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst15.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst7.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst19.datab[4]
IMEM_INPUT[4] => SixteenWideBusMux:inst11.datab[4]
IMEM_INPUT[5] => SixteenWideBusMux:inst6.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst16.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst17.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst18.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst20.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst21.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst8.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst9.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst10.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst12.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst13.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst14.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst15.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst7.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst19.datab[5]
IMEM_INPUT[5] => SixteenWideBusMux:inst11.datab[5]
IMEM_INPUT[6] => SixteenWideBusMux:inst6.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst16.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst17.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst18.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst20.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst21.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst8.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst9.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst10.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst12.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst13.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst14.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst15.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst7.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst19.datab[6]
IMEM_INPUT[6] => SixteenWideBusMux:inst11.datab[6]
IMEM_INPUT[7] => SixteenWideBusMux:inst6.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst16.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst17.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst18.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst20.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst21.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst8.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst9.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst10.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst12.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst13.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst14.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst15.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst7.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst19.datab[7]
IMEM_INPUT[7] => SixteenWideBusMux:inst11.datab[7]
IMEM_INPUT[8] => SixteenWideBusMux:inst6.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst16.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst17.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst18.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst20.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst21.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst8.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst9.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst10.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst12.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst13.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst14.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst15.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst7.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst19.datab[8]
IMEM_INPUT[8] => SixteenWideBusMux:inst11.datab[8]
IMEM_INPUT[9] => SixteenWideBusMux:inst6.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst16.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst17.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst18.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst20.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst21.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst8.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst9.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst10.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst12.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst13.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst14.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst15.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst7.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst19.datab[9]
IMEM_INPUT[9] => SixteenWideBusMux:inst11.datab[9]
IMEM_INPUT[10] => SixteenWideBusMux:inst6.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst16.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst17.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst18.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst20.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst21.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst8.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst9.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst10.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst12.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst13.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst14.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst15.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst7.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst19.datab[10]
IMEM_INPUT[10] => SixteenWideBusMux:inst11.datab[10]
IMEM_INPUT[11] => SixteenWideBusMux:inst6.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst16.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst17.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst18.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst20.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst21.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst8.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst9.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst10.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst12.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst13.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst14.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst15.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst7.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst19.datab[11]
IMEM_INPUT[11] => SixteenWideBusMux:inst11.datab[11]
IMEM_INPUT[12] => SixteenWideBusMux:inst6.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst16.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst17.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst18.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst20.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst21.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst8.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst9.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst10.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst12.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst13.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst14.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst15.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst7.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst19.datab[12]
IMEM_INPUT[12] => SixteenWideBusMux:inst11.datab[12]
IMEM_INPUT[13] => SixteenWideBusMux:inst6.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst16.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst17.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst18.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst20.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst21.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst8.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst9.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst10.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst12.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst13.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst14.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst15.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst7.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst19.datab[13]
IMEM_INPUT[13] => SixteenWideBusMux:inst11.datab[13]
IMEM_INPUT[14] => SixteenWideBusMux:inst6.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst16.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst17.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst18.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst20.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst21.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst8.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst9.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst10.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst12.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst13.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst14.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst15.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst7.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst19.datab[14]
IMEM_INPUT[14] => SixteenWideBusMux:inst11.datab[14]
IMEM_INPUT[15] => SixteenWideBusMux:inst6.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst16.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst17.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst18.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst20.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst21.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst8.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst9.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst10.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst12.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst13.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst14.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst15.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst7.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst19.datab[15]
IMEM_INPUT[15] => SixteenWideBusMux:inst11.datab[15]
READ_SELECT[0] => C16to1BusMUX:inst35.Select[0]
READ_SELECT[1] => C16to1BusMUX:inst35.Select[1]
READ_SELECT[2] => C16to1BusMUX:inst35.Select[2]
READ_SELECT[3] => C16to1BusMUX:inst35.Select[3]


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35
muxresult[0] <= SixteenWideBusMux:inst10.result[0]
muxresult[1] <= SixteenWideBusMux:inst10.result[1]
muxresult[2] <= SixteenWideBusMux:inst10.result[2]
muxresult[3] <= SixteenWideBusMux:inst10.result[3]
muxresult[4] <= SixteenWideBusMux:inst10.result[4]
muxresult[5] <= SixteenWideBusMux:inst10.result[5]
muxresult[6] <= SixteenWideBusMux:inst10.result[6]
muxresult[7] <= SixteenWideBusMux:inst10.result[7]
muxresult[8] <= SixteenWideBusMux:inst10.result[8]
muxresult[9] <= SixteenWideBusMux:inst10.result[9]
muxresult[10] <= SixteenWideBusMux:inst10.result[10]
muxresult[11] <= SixteenWideBusMux:inst10.result[11]
muxresult[12] <= SixteenWideBusMux:inst10.result[12]
muxresult[13] <= SixteenWideBusMux:inst10.result[13]
muxresult[14] <= SixteenWideBusMux:inst10.result[14]
muxresult[15] <= SixteenWideBusMux:inst10.result[15]
Select[0] => SixteenWideBusMux:inst18.Control
Select[0] => SixteenWideBusMux:inst11.Control
Select[0] => SixteenWideBusMux:inst12.Control
Select[0] => SixteenWideBusMux:inst13.Control
Select[0] => SixteenWideBusMux:inst14.Control
Select[0] => SixteenWideBusMux:inst15.Control
Select[0] => SixteenWideBusMux:inst16.Control
Select[0] => SixteenWideBusMux:inst17.Control
Select[1] => SixteenWideBusMux:inst6.Control
Select[1] => SixteenWideBusMux:inst7.Control
Select[1] => SixteenWideBusMux:inst8.Control
Select[1] => SixteenWideBusMux:inst9.Control
Select[2] => SixteenWideBusMux:inst4.Control
Select[2] => SixteenWideBusMux:inst5.Control
Select[3] => SixteenWideBusMux:inst10.Control
muxinput0[0] => SixteenWideBusMux:inst18.dataa[0]
muxinput0[1] => SixteenWideBusMux:inst18.dataa[1]
muxinput0[2] => SixteenWideBusMux:inst18.dataa[2]
muxinput0[3] => SixteenWideBusMux:inst18.dataa[3]
muxinput0[4] => SixteenWideBusMux:inst18.dataa[4]
muxinput0[5] => SixteenWideBusMux:inst18.dataa[5]
muxinput0[6] => SixteenWideBusMux:inst18.dataa[6]
muxinput0[7] => SixteenWideBusMux:inst18.dataa[7]
muxinput0[8] => SixteenWideBusMux:inst18.dataa[8]
muxinput0[9] => SixteenWideBusMux:inst18.dataa[9]
muxinput0[10] => SixteenWideBusMux:inst18.dataa[10]
muxinput0[11] => SixteenWideBusMux:inst18.dataa[11]
muxinput0[12] => SixteenWideBusMux:inst18.dataa[12]
muxinput0[13] => SixteenWideBusMux:inst18.dataa[13]
muxinput0[14] => SixteenWideBusMux:inst18.dataa[14]
muxinput0[15] => SixteenWideBusMux:inst18.dataa[15]
muxinputone[0] => SixteenWideBusMux:inst18.datab[0]
muxinputone[1] => SixteenWideBusMux:inst18.datab[1]
muxinputone[2] => SixteenWideBusMux:inst18.datab[2]
muxinputone[3] => SixteenWideBusMux:inst18.datab[3]
muxinputone[4] => SixteenWideBusMux:inst18.datab[4]
muxinputone[5] => SixteenWideBusMux:inst18.datab[5]
muxinputone[6] => SixteenWideBusMux:inst18.datab[6]
muxinputone[7] => SixteenWideBusMux:inst18.datab[7]
muxinputone[8] => SixteenWideBusMux:inst18.datab[8]
muxinputone[9] => SixteenWideBusMux:inst18.datab[9]
muxinputone[10] => SixteenWideBusMux:inst18.datab[10]
muxinputone[11] => SixteenWideBusMux:inst18.datab[11]
muxinputone[12] => SixteenWideBusMux:inst18.datab[12]
muxinputone[13] => SixteenWideBusMux:inst18.datab[13]
muxinputone[14] => SixteenWideBusMux:inst18.datab[14]
muxinputone[15] => SixteenWideBusMux:inst18.datab[15]
muxinput2[0] => SixteenWideBusMux:inst11.dataa[0]
muxinput2[1] => SixteenWideBusMux:inst11.dataa[1]
muxinput2[2] => SixteenWideBusMux:inst11.dataa[2]
muxinput2[3] => SixteenWideBusMux:inst11.dataa[3]
muxinput2[4] => SixteenWideBusMux:inst11.dataa[4]
muxinput2[5] => SixteenWideBusMux:inst11.dataa[5]
muxinput2[6] => SixteenWideBusMux:inst11.dataa[6]
muxinput2[7] => SixteenWideBusMux:inst11.dataa[7]
muxinput2[8] => SixteenWideBusMux:inst11.dataa[8]
muxinput2[9] => SixteenWideBusMux:inst11.dataa[9]
muxinput2[10] => SixteenWideBusMux:inst11.dataa[10]
muxinput2[11] => SixteenWideBusMux:inst11.dataa[11]
muxinput2[12] => SixteenWideBusMux:inst11.dataa[12]
muxinput2[13] => SixteenWideBusMux:inst11.dataa[13]
muxinput2[14] => SixteenWideBusMux:inst11.dataa[14]
muxinput2[15] => SixteenWideBusMux:inst11.dataa[15]
muxinput3[0] => SixteenWideBusMux:inst11.datab[0]
muxinput3[1] => SixteenWideBusMux:inst11.datab[1]
muxinput3[2] => SixteenWideBusMux:inst11.datab[2]
muxinput3[3] => SixteenWideBusMux:inst11.datab[3]
muxinput3[4] => SixteenWideBusMux:inst11.datab[4]
muxinput3[5] => SixteenWideBusMux:inst11.datab[5]
muxinput3[6] => SixteenWideBusMux:inst11.datab[6]
muxinput3[7] => SixteenWideBusMux:inst11.datab[7]
muxinput3[8] => SixteenWideBusMux:inst11.datab[8]
muxinput3[9] => SixteenWideBusMux:inst11.datab[9]
muxinput3[10] => SixteenWideBusMux:inst11.datab[10]
muxinput3[11] => SixteenWideBusMux:inst11.datab[11]
muxinput3[12] => SixteenWideBusMux:inst11.datab[12]
muxinput3[13] => SixteenWideBusMux:inst11.datab[13]
muxinput3[14] => SixteenWideBusMux:inst11.datab[14]
muxinput3[15] => SixteenWideBusMux:inst11.datab[15]
muxinput4[0] => SixteenWideBusMux:inst12.dataa[0]
muxinput4[1] => SixteenWideBusMux:inst12.dataa[1]
muxinput4[2] => SixteenWideBusMux:inst12.dataa[2]
muxinput4[3] => SixteenWideBusMux:inst12.dataa[3]
muxinput4[4] => SixteenWideBusMux:inst12.dataa[4]
muxinput4[5] => SixteenWideBusMux:inst12.dataa[5]
muxinput4[6] => SixteenWideBusMux:inst12.dataa[6]
muxinput4[7] => SixteenWideBusMux:inst12.dataa[7]
muxinput4[8] => SixteenWideBusMux:inst12.dataa[8]
muxinput4[9] => SixteenWideBusMux:inst12.dataa[9]
muxinput4[10] => SixteenWideBusMux:inst12.dataa[10]
muxinput4[11] => SixteenWideBusMux:inst12.dataa[11]
muxinput4[12] => SixteenWideBusMux:inst12.dataa[12]
muxinput4[13] => SixteenWideBusMux:inst12.dataa[13]
muxinput4[14] => SixteenWideBusMux:inst12.dataa[14]
muxinput4[15] => SixteenWideBusMux:inst12.dataa[15]
muxintput5[0] => SixteenWideBusMux:inst12.datab[0]
muxintput5[1] => SixteenWideBusMux:inst12.datab[1]
muxintput5[2] => SixteenWideBusMux:inst12.datab[2]
muxintput5[3] => SixteenWideBusMux:inst12.datab[3]
muxintput5[4] => SixteenWideBusMux:inst12.datab[4]
muxintput5[5] => SixteenWideBusMux:inst12.datab[5]
muxintput5[6] => SixteenWideBusMux:inst12.datab[6]
muxintput5[7] => SixteenWideBusMux:inst12.datab[7]
muxintput5[8] => SixteenWideBusMux:inst12.datab[8]
muxintput5[9] => SixteenWideBusMux:inst12.datab[9]
muxintput5[10] => SixteenWideBusMux:inst12.datab[10]
muxintput5[11] => SixteenWideBusMux:inst12.datab[11]
muxintput5[12] => SixteenWideBusMux:inst12.datab[12]
muxintput5[13] => SixteenWideBusMux:inst12.datab[13]
muxintput5[14] => SixteenWideBusMux:inst12.datab[14]
muxintput5[15] => SixteenWideBusMux:inst12.datab[15]
muxinput6[0] => SixteenWideBusMux:inst13.dataa[0]
muxinput6[1] => SixteenWideBusMux:inst13.dataa[1]
muxinput6[2] => SixteenWideBusMux:inst13.dataa[2]
muxinput6[3] => SixteenWideBusMux:inst13.dataa[3]
muxinput6[4] => SixteenWideBusMux:inst13.dataa[4]
muxinput6[5] => SixteenWideBusMux:inst13.dataa[5]
muxinput6[6] => SixteenWideBusMux:inst13.dataa[6]
muxinput6[7] => SixteenWideBusMux:inst13.dataa[7]
muxinput6[8] => SixteenWideBusMux:inst13.dataa[8]
muxinput6[9] => SixteenWideBusMux:inst13.dataa[9]
muxinput6[10] => SixteenWideBusMux:inst13.dataa[10]
muxinput6[11] => SixteenWideBusMux:inst13.dataa[11]
muxinput6[12] => SixteenWideBusMux:inst13.dataa[12]
muxinput6[13] => SixteenWideBusMux:inst13.dataa[13]
muxinput6[14] => SixteenWideBusMux:inst13.dataa[14]
muxinput6[15] => SixteenWideBusMux:inst13.dataa[15]
muxinput7[0] => SixteenWideBusMux:inst13.datab[0]
muxinput7[1] => SixteenWideBusMux:inst13.datab[1]
muxinput7[2] => SixteenWideBusMux:inst13.datab[2]
muxinput7[3] => SixteenWideBusMux:inst13.datab[3]
muxinput7[4] => SixteenWideBusMux:inst13.datab[4]
muxinput7[5] => SixteenWideBusMux:inst13.datab[5]
muxinput7[6] => SixteenWideBusMux:inst13.datab[6]
muxinput7[7] => SixteenWideBusMux:inst13.datab[7]
muxinput7[8] => SixteenWideBusMux:inst13.datab[8]
muxinput7[9] => SixteenWideBusMux:inst13.datab[9]
muxinput7[10] => SixteenWideBusMux:inst13.datab[10]
muxinput7[11] => SixteenWideBusMux:inst13.datab[11]
muxinput7[12] => SixteenWideBusMux:inst13.datab[12]
muxinput7[13] => SixteenWideBusMux:inst13.datab[13]
muxinput7[14] => SixteenWideBusMux:inst13.datab[14]
muxinput7[15] => SixteenWideBusMux:inst13.datab[15]
muxinput8[0] => SixteenWideBusMux:inst14.dataa[0]
muxinput8[1] => SixteenWideBusMux:inst14.dataa[1]
muxinput8[2] => SixteenWideBusMux:inst14.dataa[2]
muxinput8[3] => SixteenWideBusMux:inst14.dataa[3]
muxinput8[4] => SixteenWideBusMux:inst14.dataa[4]
muxinput8[5] => SixteenWideBusMux:inst14.dataa[5]
muxinput8[6] => SixteenWideBusMux:inst14.dataa[6]
muxinput8[7] => SixteenWideBusMux:inst14.dataa[7]
muxinput8[8] => SixteenWideBusMux:inst14.dataa[8]
muxinput8[9] => SixteenWideBusMux:inst14.dataa[9]
muxinput8[10] => SixteenWideBusMux:inst14.dataa[10]
muxinput8[11] => SixteenWideBusMux:inst14.dataa[11]
muxinput8[12] => SixteenWideBusMux:inst14.dataa[12]
muxinput8[13] => SixteenWideBusMux:inst14.dataa[13]
muxinput8[14] => SixteenWideBusMux:inst14.dataa[14]
muxinput8[15] => SixteenWideBusMux:inst14.dataa[15]
muxinput9[0] => SixteenWideBusMux:inst14.datab[0]
muxinput9[1] => SixteenWideBusMux:inst14.datab[1]
muxinput9[2] => SixteenWideBusMux:inst14.datab[2]
muxinput9[3] => SixteenWideBusMux:inst14.datab[3]
muxinput9[4] => SixteenWideBusMux:inst14.datab[4]
muxinput9[5] => SixteenWideBusMux:inst14.datab[5]
muxinput9[6] => SixteenWideBusMux:inst14.datab[6]
muxinput9[7] => SixteenWideBusMux:inst14.datab[7]
muxinput9[8] => SixteenWideBusMux:inst14.datab[8]
muxinput9[9] => SixteenWideBusMux:inst14.datab[9]
muxinput9[10] => SixteenWideBusMux:inst14.datab[10]
muxinput9[11] => SixteenWideBusMux:inst14.datab[11]
muxinput9[12] => SixteenWideBusMux:inst14.datab[12]
muxinput9[13] => SixteenWideBusMux:inst14.datab[13]
muxinput9[14] => SixteenWideBusMux:inst14.datab[14]
muxinput9[15] => SixteenWideBusMux:inst14.datab[15]
muxinput10[0] => SixteenWideBusMux:inst15.dataa[0]
muxinput10[1] => SixteenWideBusMux:inst15.dataa[1]
muxinput10[2] => SixteenWideBusMux:inst15.dataa[2]
muxinput10[3] => SixteenWideBusMux:inst15.dataa[3]
muxinput10[4] => SixteenWideBusMux:inst15.dataa[4]
muxinput10[5] => SixteenWideBusMux:inst15.dataa[5]
muxinput10[6] => SixteenWideBusMux:inst15.dataa[6]
muxinput10[7] => SixteenWideBusMux:inst15.dataa[7]
muxinput10[8] => SixteenWideBusMux:inst15.dataa[8]
muxinput10[9] => SixteenWideBusMux:inst15.dataa[9]
muxinput10[10] => SixteenWideBusMux:inst15.dataa[10]
muxinput10[11] => SixteenWideBusMux:inst15.dataa[11]
muxinput10[12] => SixteenWideBusMux:inst15.dataa[12]
muxinput10[13] => SixteenWideBusMux:inst15.dataa[13]
muxinput10[14] => SixteenWideBusMux:inst15.dataa[14]
muxinput10[15] => SixteenWideBusMux:inst15.dataa[15]
muxinput11[0] => SixteenWideBusMux:inst15.datab[0]
muxinput11[1] => SixteenWideBusMux:inst15.datab[1]
muxinput11[2] => SixteenWideBusMux:inst15.datab[2]
muxinput11[3] => SixteenWideBusMux:inst15.datab[3]
muxinput11[4] => SixteenWideBusMux:inst15.datab[4]
muxinput11[5] => SixteenWideBusMux:inst15.datab[5]
muxinput11[6] => SixteenWideBusMux:inst15.datab[6]
muxinput11[7] => SixteenWideBusMux:inst15.datab[7]
muxinput11[8] => SixteenWideBusMux:inst15.datab[8]
muxinput11[9] => SixteenWideBusMux:inst15.datab[9]
muxinput11[10] => SixteenWideBusMux:inst15.datab[10]
muxinput11[11] => SixteenWideBusMux:inst15.datab[11]
muxinput11[12] => SixteenWideBusMux:inst15.datab[12]
muxinput11[13] => SixteenWideBusMux:inst15.datab[13]
muxinput11[14] => SixteenWideBusMux:inst15.datab[14]
muxinput11[15] => SixteenWideBusMux:inst15.datab[15]
muxinput12[0] => SixteenWideBusMux:inst16.dataa[0]
muxinput12[1] => SixteenWideBusMux:inst16.dataa[1]
muxinput12[2] => SixteenWideBusMux:inst16.dataa[2]
muxinput12[3] => SixteenWideBusMux:inst16.dataa[3]
muxinput12[4] => SixteenWideBusMux:inst16.dataa[4]
muxinput12[5] => SixteenWideBusMux:inst16.dataa[5]
muxinput12[6] => SixteenWideBusMux:inst16.dataa[6]
muxinput12[7] => SixteenWideBusMux:inst16.dataa[7]
muxinput12[8] => SixteenWideBusMux:inst16.dataa[8]
muxinput12[9] => SixteenWideBusMux:inst16.dataa[9]
muxinput12[10] => SixteenWideBusMux:inst16.dataa[10]
muxinput12[11] => SixteenWideBusMux:inst16.dataa[11]
muxinput12[12] => SixteenWideBusMux:inst16.dataa[12]
muxinput12[13] => SixteenWideBusMux:inst16.dataa[13]
muxinput12[14] => SixteenWideBusMux:inst16.dataa[14]
muxinput12[15] => SixteenWideBusMux:inst16.dataa[15]
muxintput13[0] => SixteenWideBusMux:inst16.datab[0]
muxintput13[1] => SixteenWideBusMux:inst16.datab[1]
muxintput13[2] => SixteenWideBusMux:inst16.datab[2]
muxintput13[3] => SixteenWideBusMux:inst16.datab[3]
muxintput13[4] => SixteenWideBusMux:inst16.datab[4]
muxintput13[5] => SixteenWideBusMux:inst16.datab[5]
muxintput13[6] => SixteenWideBusMux:inst16.datab[6]
muxintput13[7] => SixteenWideBusMux:inst16.datab[7]
muxintput13[8] => SixteenWideBusMux:inst16.datab[8]
muxintput13[9] => SixteenWideBusMux:inst16.datab[9]
muxintput13[10] => SixteenWideBusMux:inst16.datab[10]
muxintput13[11] => SixteenWideBusMux:inst16.datab[11]
muxintput13[12] => SixteenWideBusMux:inst16.datab[12]
muxintput13[13] => SixteenWideBusMux:inst16.datab[13]
muxintput13[14] => SixteenWideBusMux:inst16.datab[14]
muxintput13[15] => SixteenWideBusMux:inst16.datab[15]
muxinput14[0] => SixteenWideBusMux:inst17.dataa[0]
muxinput14[1] => SixteenWideBusMux:inst17.dataa[1]
muxinput14[2] => SixteenWideBusMux:inst17.dataa[2]
muxinput14[3] => SixteenWideBusMux:inst17.dataa[3]
muxinput14[4] => SixteenWideBusMux:inst17.dataa[4]
muxinput14[5] => SixteenWideBusMux:inst17.dataa[5]
muxinput14[6] => SixteenWideBusMux:inst17.dataa[6]
muxinput14[7] => SixteenWideBusMux:inst17.dataa[7]
muxinput14[8] => SixteenWideBusMux:inst17.dataa[8]
muxinput14[9] => SixteenWideBusMux:inst17.dataa[9]
muxinput14[10] => SixteenWideBusMux:inst17.dataa[10]
muxinput14[11] => SixteenWideBusMux:inst17.dataa[11]
muxinput14[12] => SixteenWideBusMux:inst17.dataa[12]
muxinput14[13] => SixteenWideBusMux:inst17.dataa[13]
muxinput14[14] => SixteenWideBusMux:inst17.dataa[14]
muxinput14[15] => SixteenWideBusMux:inst17.dataa[15]
muxinput15[0] => SixteenWideBusMux:inst17.datab[0]
muxinput15[1] => SixteenWideBusMux:inst17.datab[1]
muxinput15[2] => SixteenWideBusMux:inst17.datab[2]
muxinput15[3] => SixteenWideBusMux:inst17.datab[3]
muxinput15[4] => SixteenWideBusMux:inst17.datab[4]
muxinput15[5] => SixteenWideBusMux:inst17.datab[5]
muxinput15[6] => SixteenWideBusMux:inst17.datab[6]
muxinput15[7] => SixteenWideBusMux:inst17.datab[7]
muxinput15[8] => SixteenWideBusMux:inst17.datab[8]
muxinput15[9] => SixteenWideBusMux:inst17.datab[9]
muxinput15[10] => SixteenWideBusMux:inst17.datab[10]
muxinput15[11] => SixteenWideBusMux:inst17.datab[11]
muxinput15[12] => SixteenWideBusMux:inst17.datab[12]
muxinput15[13] => SixteenWideBusMux:inst17.datab[13]
muxinput15[14] => SixteenWideBusMux:inst17.datab[14]
muxinput15[15] => SixteenWideBusMux:inst17.datab[15]


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|C16to1BusMUX:inst35|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst22|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst2|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|ONES:inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:inst22|IMEM_high:inst1|4to16DecoderWithEnable:inst37
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|PONG_Code_3:inst
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <VCC>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <VCC>
b0I[13] <= <VCC>
b0I[14] <= <VCC>
b0I[15] <= <VCC>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <VCC>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <VCC>
b1I[11] <= <VCC>
b1I[12] <= <VCC>
b1I[13] <= <VCC>
b1I[14] <= <GND>
b1I[15] <= <GND>
b2I[0] <= <VCC>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <VCC>
b2I[11] <= <VCC>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <VCC>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <VCC>
b3I[2] <= <VCC>
b3I[3] <= <VCC>
b3I[4] <= <VCC>
b3I[5] <= <VCC>
b3I[6] <= <VCC>
b3I[7] <= <VCC>
b3I[8] <= <VCC>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <VCC>
b3I[13] <= <VCC>
b3I[14] <= <VCC>
b3I[15] <= <VCC>
b4I[0] <= <VCC>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <VCC>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <GND>
b4I[13] <= <VCC>
b4I[14] <= <VCC>
b4I[15] <= <VCC>
b5I[0] <= <VCC>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <VCC>
b5I[4] <= <VCC>
b5I[5] <= <VCC>
b5I[6] <= <VCC>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <GND>
b5I[11] <= <VCC>
b5I[12] <= <VCC>
b5I[13] <= <VCC>
b5I[14] <= <GND>
b5I[15] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <VCC>
b6I[14] <= <GND>
b6I[15] <= <VCC>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <VCC>
b7I[5] <= <GND>
b7I[6] <= <VCC>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <VCC>
b7I[12] <= <VCC>
b7I[13] <= <VCC>
b7I[14] <= <GND>
b7I[15] <= <GND>
b8I[0] <= <VCC>
b8I[1] <= <GND>
b8I[2] <= <VCC>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <GND>
b8I[11] <= <VCC>
b8I[12] <= <GND>
b8I[13] <= <VCC>
b8I[14] <= <GND>
b8I[15] <= <VCC>
b9I[0] <= <GND>
b9I[1] <= <VCC>
b9I[2] <= <VCC>
b9I[3] <= <VCC>
b9I[4] <= <VCC>
b9I[5] <= <GND>
b9I[6] <= <VCC>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <VCC>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <VCC>
b10I[2] <= <VCC>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <GND>
b10I[11] <= <VCC>
b10I[12] <= <GND>
b10I[13] <= <VCC>
b10I[14] <= <GND>
b10I[15] <= <VCC>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <VCC>
b12I[2] <= <VCC>
b12I[3] <= <VCC>
b12I[4] <= <VCC>
b12I[5] <= <VCC>
b12I[6] <= <VCC>
b12I[7] <= <VCC>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <GND>
b12I[13] <= <VCC>
b12I[14] <= <VCC>
b12I[15] <= <VCC>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <GND>


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst32|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst16|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst33|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst17|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst34|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst18|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst38|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst20|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst41|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst21|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst24|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst25|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst26|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst28|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst29|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst30|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst31|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst15|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst23|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst36|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst19|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
clk => inst3.CLK
clk => inst4.CLK
clk => inst5.CLK
clk => inst6.CLK
clk => inst7.CLK
clk => inst8.CLK
clk => inst9.CLK
clk => inst10.CLK
clk => inst11.CLK
clk => inst12.CLK
clk => inst13.CLK
clk => inst14.CLK
clk => inst15.CLK
clk => inst16.CLK
clk => inst17.CLK
clk => inst33.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
REG_INPUT[8] => Block3:inst26.i1
REG_INPUT[9] => Block3:inst27.i1
REG_INPUT[10] => Block3:inst28.i1
REG_INPUT[11] => Block3:inst29.i1
REG_INPUT[12] => Block3:inst30.i1
REG_INPUT[13] => Block3:inst31.i1
REG_INPUT[14] => Block3:inst32.i1
REG_INPUT[15] => Block3:inst34.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel
Control => Block3:inst26.sel
Control => Block3:inst27.sel
Control => Block3:inst28.sel
Control => Block3:inst29.sel
Control => Block3:inst30.sel
Control => Block3:inst31.sel
Control => Block3:inst32.sel
Control => Block3:inst34.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst26
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst27
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst28
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst29
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst30
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst31
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst32
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|Registers16bit:inst27|Block3:inst34
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|IMEM:inst22|IMEM_high:inst1|SixteenWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8
DMEM_OUTPUT[0] <= 8wide16to1BusMUX:inst24.muxresult[0]
DMEM_OUTPUT[1] <= 8wide16to1BusMUX:inst24.muxresult[1]
DMEM_OUTPUT[2] <= 8wide16to1BusMUX:inst24.muxresult[2]
DMEM_OUTPUT[3] <= 8wide16to1BusMUX:inst24.muxresult[3]
DMEM_OUTPUT[4] <= 8wide16to1BusMUX:inst24.muxresult[4]
DMEM_OUTPUT[5] <= 8wide16to1BusMUX:inst24.muxresult[5]
DMEM_OUTPUT[6] <= 8wide16to1BusMUX:inst24.muxresult[6]
DMEM_OUTPUT[7] <= 8wide16to1BusMUX:inst24.muxresult[7]
READ_SELECT[0] => 8wide16to1BusMUX:inst24.Control[0]
READ_SELECT[1] => 8wide16to1BusMUX:inst24.Control[1]
READ_SELECT[2] => 8wide16to1BusMUX:inst24.Control[2]
READ_SELECT[3] => 8wide16to1BusMUX:inst24.Control[3]
Reset => inst48.IN0
Reset => Registers8bit:inst.Reset
Reset => Registers8bit:inst12.Reset
Reset => Registers8bit:inst13.Reset
Reset => Registers8bit:inst14.Reset
Reset => Registers8bit:inst15.Reset
Reset => Registers8bit:inst16.Reset
Reset => Registers8bit:inst17.Reset
Reset => Registers8bit:inst1.Reset
Reset => Registers8bit:inst2.Reset
Reset => Registers8bit:inst3.Reset
Reset => Registers8bit:inst4.Reset
Reset => Registers8bit:inst6.Reset
Reset => Registers8bit:inst7.Reset
Reset => Registers8bit:inst8.Reset
Reset => Registers8bit:inst10.Reset
Reset => Registers8bit:inst11.Reset
Clock => inst38.CLK
Clock => Registers8bit:inst.Clock
Clock => Registers8bit:inst12.Clock
Clock => Registers8bit:inst13.Clock
Clock => Registers8bit:inst14.Clock
Clock => Registers8bit:inst15.Clock
Clock => Registers8bit:inst16.Clock
Clock => Registers8bit:inst17.Clock
Clock => Registers8bit:inst1.Clock
Clock => Registers8bit:inst2.Clock
Clock => Registers8bit:inst3.Clock
Clock => Registers8bit:inst4.Clock
Clock => Registers8bit:inst6.Clock
Clock => Registers8bit:inst7.Clock
Clock => Registers8bit:inst8.Clock
Clock => Registers8bit:inst10.Clock
Clock => Registers8bit:inst11.Clock
Write_Enable => 4to16DecoderWithEnable:inst9.Enable
WRITE_SELECT[0] => 4to16DecoderWithEnable:inst9.Decoder_Select[0]
WRITE_SELECT[1] => 4to16DecoderWithEnable:inst9.Decoder_Select[1]
WRITE_SELECT[2] => 4to16DecoderWithEnable:inst9.Decoder_Select[2]
WRITE_SELECT[3] => 4to16DecoderWithEnable:inst9.Decoder_Select[3]
DMEM_INPUT[0] => 8WidWideBusMux:inst21.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst32.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst33.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst34.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst35.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst36.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst37.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst22.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst23.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst25.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst26.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst27.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst28.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst29.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst30.datab[0]
DMEM_INPUT[0] => 8WidWideBusMux:inst31.datab[0]
DMEM_INPUT[1] => 8WidWideBusMux:inst21.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst32.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst33.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst34.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst35.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst36.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst37.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst22.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst23.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst25.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst26.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst27.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst28.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst29.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst30.datab[1]
DMEM_INPUT[1] => 8WidWideBusMux:inst31.datab[1]
DMEM_INPUT[2] => 8WidWideBusMux:inst21.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst32.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst33.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst34.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst35.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst36.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst37.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst22.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst23.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst25.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst26.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst27.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst28.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst29.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst30.datab[2]
DMEM_INPUT[2] => 8WidWideBusMux:inst31.datab[2]
DMEM_INPUT[3] => 8WidWideBusMux:inst21.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst32.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst33.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst34.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst35.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst36.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst37.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst22.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst23.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst25.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst26.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst27.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst28.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst29.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst30.datab[3]
DMEM_INPUT[3] => 8WidWideBusMux:inst31.datab[3]
DMEM_INPUT[4] => 8WidWideBusMux:inst21.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst32.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst33.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst34.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst35.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst36.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst37.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst22.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst23.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst25.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst26.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst27.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst28.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst29.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst30.datab[4]
DMEM_INPUT[4] => 8WidWideBusMux:inst31.datab[4]
DMEM_INPUT[5] => 8WidWideBusMux:inst21.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst32.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst33.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst34.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst35.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst36.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst37.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst22.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst23.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst25.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst26.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst27.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst28.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst29.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst30.datab[5]
DMEM_INPUT[5] => 8WidWideBusMux:inst31.datab[5]
DMEM_INPUT[6] => 8WidWideBusMux:inst21.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst32.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst33.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst34.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst35.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst36.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst37.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst22.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst23.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst25.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst26.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst27.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst28.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst29.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst30.datab[6]
DMEM_INPUT[6] => 8WidWideBusMux:inst31.datab[6]
DMEM_INPUT[7] => 8WidWideBusMux:inst21.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst32.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst33.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst34.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst35.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst36.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst37.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst22.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst23.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst25.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst26.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst27.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst28.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst29.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst30.datab[7]
DMEM_INPUT[7] => 8WidWideBusMux:inst31.datab[7]
Seven_Seg0[0] <= Registers8bit:inst8.REG_OUTPUT[0]
Seven_Seg0[1] <= Registers8bit:inst8.REG_OUTPUT[1]
Seven_Seg0[2] <= Registers8bit:inst8.REG_OUTPUT[2]
Seven_Seg0[3] <= Registers8bit:inst8.REG_OUTPUT[3]
Seven_Seg0[4] <= Registers8bit:inst8.REG_OUTPUT[4]
Seven_Seg0[5] <= Registers8bit:inst8.REG_OUTPUT[5]
Seven_Seg0[6] <= Registers8bit:inst8.REG_OUTPUT[6]
Seven_Seg0[7] <= Registers8bit:inst8.REG_OUTPUT[7]
Seven_Seg1[0] <= Registers8bit:inst7.REG_OUTPUT[0]
Seven_Seg1[1] <= Registers8bit:inst7.REG_OUTPUT[1]
Seven_Seg1[2] <= Registers8bit:inst7.REG_OUTPUT[2]
Seven_Seg1[3] <= Registers8bit:inst7.REG_OUTPUT[3]
Seven_Seg1[4] <= Registers8bit:inst7.REG_OUTPUT[4]
Seven_Seg1[5] <= Registers8bit:inst7.REG_OUTPUT[5]
Seven_Seg1[6] <= Registers8bit:inst7.REG_OUTPUT[6]
Seven_Seg1[7] <= Registers8bit:inst7.REG_OUTPUT[7]
Seven_Seg2[0] <= Registers8bit:inst6.REG_OUTPUT[0]
Seven_Seg2[1] <= Registers8bit:inst6.REG_OUTPUT[1]
Seven_Seg2[2] <= Registers8bit:inst6.REG_OUTPUT[2]
Seven_Seg2[3] <= Registers8bit:inst6.REG_OUTPUT[3]
Seven_Seg2[4] <= Registers8bit:inst6.REG_OUTPUT[4]
Seven_Seg2[5] <= Registers8bit:inst6.REG_OUTPUT[5]
Seven_Seg2[6] <= Registers8bit:inst6.REG_OUTPUT[6]
Seven_Seg2[7] <= Registers8bit:inst6.REG_OUTPUT[7]
Seven_Seg3[0] <= Registers8bit:inst4.REG_OUTPUT[0]
Seven_Seg3[1] <= Registers8bit:inst4.REG_OUTPUT[1]
Seven_Seg3[2] <= Registers8bit:inst4.REG_OUTPUT[2]
Seven_Seg3[3] <= Registers8bit:inst4.REG_OUTPUT[3]
Seven_Seg3[4] <= Registers8bit:inst4.REG_OUTPUT[4]
Seven_Seg3[5] <= Registers8bit:inst4.REG_OUTPUT[5]
Seven_Seg3[6] <= Registers8bit:inst4.REG_OUTPUT[6]
Seven_Seg3[7] <= Registers8bit:inst4.REG_OUTPUT[7]
Seven_Seg4[0] <= Registers8bit:inst3.REG_OUTPUT[0]
Seven_Seg4[1] <= Registers8bit:inst3.REG_OUTPUT[1]
Seven_Seg4[2] <= Registers8bit:inst3.REG_OUTPUT[2]
Seven_Seg4[3] <= Registers8bit:inst3.REG_OUTPUT[3]
Seven_Seg4[4] <= Registers8bit:inst3.REG_OUTPUT[4]
Seven_Seg4[5] <= Registers8bit:inst3.REG_OUTPUT[5]
Seven_Seg4[6] <= Registers8bit:inst3.REG_OUTPUT[6]
Seven_Seg4[7] <= Registers8bit:inst3.REG_OUTPUT[7]
Seven_Seg5[0] <= Registers8bit:inst2.REG_OUTPUT[0]
Seven_Seg5[1] <= Registers8bit:inst2.REG_OUTPUT[1]
Seven_Seg5[2] <= Registers8bit:inst2.REG_OUTPUT[2]
Seven_Seg5[3] <= Registers8bit:inst2.REG_OUTPUT[3]
Seven_Seg5[4] <= Registers8bit:inst2.REG_OUTPUT[4]
Seven_Seg5[5] <= Registers8bit:inst2.REG_OUTPUT[5]
Seven_Seg5[6] <= Registers8bit:inst2.REG_OUTPUT[6]
Seven_Seg5[7] <= Registers8bit:inst2.REG_OUTPUT[7]
Seven_Seg6[0] <= Registers8bit:inst1.REG_OUTPUT[0]
Seven_Seg6[1] <= Registers8bit:inst1.REG_OUTPUT[1]
Seven_Seg6[2] <= Registers8bit:inst1.REG_OUTPUT[2]
Seven_Seg6[3] <= Registers8bit:inst1.REG_OUTPUT[3]
Seven_Seg6[4] <= Registers8bit:inst1.REG_OUTPUT[4]
Seven_Seg6[5] <= Registers8bit:inst1.REG_OUTPUT[5]
Seven_Seg6[6] <= Registers8bit:inst1.REG_OUTPUT[6]
Seven_Seg6[7] <= Registers8bit:inst1.REG_OUTPUT[7]
Seven_Seg7[0] <= Registers8bit:inst.REG_OUTPUT[0]
Seven_Seg7[1] <= Registers8bit:inst.REG_OUTPUT[1]
Seven_Seg7[2] <= Registers8bit:inst.REG_OUTPUT[2]
Seven_Seg7[3] <= Registers8bit:inst.REG_OUTPUT[3]
Seven_Seg7[4] <= Registers8bit:inst.REG_OUTPUT[4]
Seven_Seg7[5] <= Registers8bit:inst.REG_OUTPUT[5]
Seven_Seg7[6] <= Registers8bit:inst.REG_OUTPUT[6]
Seven_Seg7[7] <= Registers8bit:inst.REG_OUTPUT[7]


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24
muxresult[0] <= 8WidWideBusMux:inst6.result[0]
muxresult[1] <= 8WidWideBusMux:inst6.result[1]
muxresult[2] <= 8WidWideBusMux:inst6.result[2]
muxresult[3] <= 8WidWideBusMux:inst6.result[3]
muxresult[4] <= 8WidWideBusMux:inst6.result[4]
muxresult[5] <= 8WidWideBusMux:inst6.result[5]
muxresult[6] <= 8WidWideBusMux:inst6.result[6]
muxresult[7] <= 8WidWideBusMux:inst6.result[7]
Control[0] => 8WidWideBusMux:inst7.Control
Control[0] => 8WidWideBusMux:inst8.Control
Control[0] => 8WidWideBusMux:inst9.Control
Control[0] => 8WidWideBusMux:inst10.Control
Control[0] => 8WidWideBusMux:inst11.Control
Control[0] => 8WidWideBusMux:inst12.Control
Control[0] => 8WidWideBusMux:inst13.Control
Control[0] => 8WidWideBusMux:inst14.Control
Control[1] => 8WidWideBusMux:inst.Control
Control[1] => 8WidWideBusMux:inst1.Control
Control[1] => 8WidWideBusMux:inst2.Control
Control[1] => 8WidWideBusMux:inst3.Control
Control[2] => 8WidWideBusMux:inst4.Control
Control[2] => 8WidWideBusMux:inst5.Control
Control[3] => 8WidWideBusMux:inst6.Control
data0in[0] => 8WidWideBusMux:inst7.dataa[0]
data0in[1] => 8WidWideBusMux:inst7.dataa[1]
data0in[2] => 8WidWideBusMux:inst7.dataa[2]
data0in[3] => 8WidWideBusMux:inst7.dataa[3]
data0in[4] => 8WidWideBusMux:inst7.dataa[4]
data0in[5] => 8WidWideBusMux:inst7.dataa[5]
data0in[6] => 8WidWideBusMux:inst7.dataa[6]
data0in[7] => 8WidWideBusMux:inst7.dataa[7]
data1in[0] => 8WidWideBusMux:inst7.datab[0]
data1in[1] => 8WidWideBusMux:inst7.datab[1]
data1in[2] => 8WidWideBusMux:inst7.datab[2]
data1in[3] => 8WidWideBusMux:inst7.datab[3]
data1in[4] => 8WidWideBusMux:inst7.datab[4]
data1in[5] => 8WidWideBusMux:inst7.datab[5]
data1in[6] => 8WidWideBusMux:inst7.datab[6]
data1in[7] => 8WidWideBusMux:inst7.datab[7]
data2in[0] => 8WidWideBusMux:inst8.dataa[0]
data2in[1] => 8WidWideBusMux:inst8.dataa[1]
data2in[2] => 8WidWideBusMux:inst8.dataa[2]
data2in[3] => 8WidWideBusMux:inst8.dataa[3]
data2in[4] => 8WidWideBusMux:inst8.dataa[4]
data2in[5] => 8WidWideBusMux:inst8.dataa[5]
data2in[6] => 8WidWideBusMux:inst8.dataa[6]
data2in[7] => 8WidWideBusMux:inst8.dataa[7]
data3in[0] => 8WidWideBusMux:inst8.datab[0]
data3in[1] => 8WidWideBusMux:inst8.datab[1]
data3in[2] => 8WidWideBusMux:inst8.datab[2]
data3in[3] => 8WidWideBusMux:inst8.datab[3]
data3in[4] => 8WidWideBusMux:inst8.datab[4]
data3in[5] => 8WidWideBusMux:inst8.datab[5]
data3in[6] => 8WidWideBusMux:inst8.datab[6]
data3in[7] => 8WidWideBusMux:inst8.datab[7]
data4in[0] => 8WidWideBusMux:inst9.dataa[0]
data4in[1] => 8WidWideBusMux:inst9.dataa[1]
data4in[2] => 8WidWideBusMux:inst9.dataa[2]
data4in[3] => 8WidWideBusMux:inst9.dataa[3]
data4in[4] => 8WidWideBusMux:inst9.dataa[4]
data4in[5] => 8WidWideBusMux:inst9.dataa[5]
data4in[6] => 8WidWideBusMux:inst9.dataa[6]
data4in[7] => 8WidWideBusMux:inst9.dataa[7]
data5in[0] => 8WidWideBusMux:inst9.datab[0]
data5in[1] => 8WidWideBusMux:inst9.datab[1]
data5in[2] => 8WidWideBusMux:inst9.datab[2]
data5in[3] => 8WidWideBusMux:inst9.datab[3]
data5in[4] => 8WidWideBusMux:inst9.datab[4]
data5in[5] => 8WidWideBusMux:inst9.datab[5]
data5in[6] => 8WidWideBusMux:inst9.datab[6]
data5in[7] => 8WidWideBusMux:inst9.datab[7]
data6in[0] => 8WidWideBusMux:inst10.dataa[0]
data6in[1] => 8WidWideBusMux:inst10.dataa[1]
data6in[2] => 8WidWideBusMux:inst10.dataa[2]
data6in[3] => 8WidWideBusMux:inst10.dataa[3]
data6in[4] => 8WidWideBusMux:inst10.dataa[4]
data6in[5] => 8WidWideBusMux:inst10.dataa[5]
data6in[6] => 8WidWideBusMux:inst10.dataa[6]
data6in[7] => 8WidWideBusMux:inst10.dataa[7]
data7in[0] => 8WidWideBusMux:inst10.datab[0]
data7in[1] => 8WidWideBusMux:inst10.datab[1]
data7in[2] => 8WidWideBusMux:inst10.datab[2]
data7in[3] => 8WidWideBusMux:inst10.datab[3]
data7in[4] => 8WidWideBusMux:inst10.datab[4]
data7in[5] => 8WidWideBusMux:inst10.datab[5]
data7in[6] => 8WidWideBusMux:inst10.datab[6]
data7in[7] => 8WidWideBusMux:inst10.datab[7]
data8in[0] => 8WidWideBusMux:inst11.dataa[0]
data8in[1] => 8WidWideBusMux:inst11.dataa[1]
data8in[2] => 8WidWideBusMux:inst11.dataa[2]
data8in[3] => 8WidWideBusMux:inst11.dataa[3]
data8in[4] => 8WidWideBusMux:inst11.dataa[4]
data8in[5] => 8WidWideBusMux:inst11.dataa[5]
data8in[6] => 8WidWideBusMux:inst11.dataa[6]
data8in[7] => 8WidWideBusMux:inst11.dataa[7]
data9in[0] => 8WidWideBusMux:inst11.datab[0]
data9in[1] => 8WidWideBusMux:inst11.datab[1]
data9in[2] => 8WidWideBusMux:inst11.datab[2]
data9in[3] => 8WidWideBusMux:inst11.datab[3]
data9in[4] => 8WidWideBusMux:inst11.datab[4]
data9in[5] => 8WidWideBusMux:inst11.datab[5]
data9in[6] => 8WidWideBusMux:inst11.datab[6]
data9in[7] => 8WidWideBusMux:inst11.datab[7]
data10in[0] => 8WidWideBusMux:inst12.dataa[0]
data10in[1] => 8WidWideBusMux:inst12.dataa[1]
data10in[2] => 8WidWideBusMux:inst12.dataa[2]
data10in[3] => 8WidWideBusMux:inst12.dataa[3]
data10in[4] => 8WidWideBusMux:inst12.dataa[4]
data10in[5] => 8WidWideBusMux:inst12.dataa[5]
data10in[6] => 8WidWideBusMux:inst12.dataa[6]
data10in[7] => 8WidWideBusMux:inst12.dataa[7]
data11in[0] => 8WidWideBusMux:inst12.datab[0]
data11in[1] => 8WidWideBusMux:inst12.datab[1]
data11in[2] => 8WidWideBusMux:inst12.datab[2]
data11in[3] => 8WidWideBusMux:inst12.datab[3]
data11in[4] => 8WidWideBusMux:inst12.datab[4]
data11in[5] => 8WidWideBusMux:inst12.datab[5]
data11in[6] => 8WidWideBusMux:inst12.datab[6]
data11in[7] => 8WidWideBusMux:inst12.datab[7]
data12in[0] => 8WidWideBusMux:inst13.dataa[0]
data12in[1] => 8WidWideBusMux:inst13.dataa[1]
data12in[2] => 8WidWideBusMux:inst13.dataa[2]
data12in[3] => 8WidWideBusMux:inst13.dataa[3]
data12in[4] => 8WidWideBusMux:inst13.dataa[4]
data12in[5] => 8WidWideBusMux:inst13.dataa[5]
data12in[6] => 8WidWideBusMux:inst13.dataa[6]
data12in[7] => 8WidWideBusMux:inst13.dataa[7]
data13in[0] => 8WidWideBusMux:inst13.datab[0]
data13in[1] => 8WidWideBusMux:inst13.datab[1]
data13in[2] => 8WidWideBusMux:inst13.datab[2]
data13in[3] => 8WidWideBusMux:inst13.datab[3]
data13in[4] => 8WidWideBusMux:inst13.datab[4]
data13in[5] => 8WidWideBusMux:inst13.datab[5]
data13in[6] => 8WidWideBusMux:inst13.datab[6]
data13in[7] => 8WidWideBusMux:inst13.datab[7]
data14in[0] => 8WidWideBusMux:inst14.dataa[0]
data14in[1] => 8WidWideBusMux:inst14.dataa[1]
data14in[2] => 8WidWideBusMux:inst14.dataa[2]
data14in[3] => 8WidWideBusMux:inst14.dataa[3]
data14in[4] => 8WidWideBusMux:inst14.dataa[4]
data14in[5] => 8WidWideBusMux:inst14.dataa[5]
data14in[6] => 8WidWideBusMux:inst14.dataa[6]
data14in[7] => 8WidWideBusMux:inst14.dataa[7]
data15in[0] => 8WidWideBusMux:inst14.datab[0]
data15in[1] => 8WidWideBusMux:inst14.datab[1]
data15in[2] => 8WidWideBusMux:inst14.datab[2]
data15in[3] => 8WidWideBusMux:inst14.datab[3]
data15in[4] => 8WidWideBusMux:inst14.datab[4]
data15in[5] => 8WidWideBusMux:inst14.datab[5]
data15in[6] => 8WidWideBusMux:inst14.datab[6]
data15in[7] => 8WidWideBusMux:inst14.datab[7]


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst6|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst4|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst7|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst8|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst1|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst9|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst10|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst5|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst2|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst11|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst12|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst3|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst13|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8wide16to1BusMUX:inst24|8WidWideBusMux:inst14|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dataOutput[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dataOutput[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dataOutput[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dataOutput[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dataOutput[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dataOutput[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dataOutput[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dataOutput[15].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
dataa[8] => Block3:inst9.i0
dataa[9] => Block3:inst10.i0
dataa[10] => Block3:inst11.i0
dataa[11] => Block3:inst12.i0
dataa[12] => Block3:inst13.i0
dataa[13] => Block3:inst14.i0
dataa[14] => Block3:inst17.i0
dataa[15] => Block3:inst18.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
datab[8] => Block3:inst9.i1
datab[9] => Block3:inst10.i1
datab[10] => Block3:inst11.i1
datab[11] => Block3:inst12.i1
datab[12] => Block3:inst13.i1
datab[13] => Block3:inst14.i1
datab[14] => Block3:inst17.i1
datab[15] => Block3:inst18.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst9.sel
Control => Block3:inst10.sel
Control => Block3:inst11.sel
Control => Block3:inst12.sel
Control => Block3:inst13.sel
Control => Block3:inst14.sel
Control => Block3:inst17.sel
Control => Block3:inst18.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst9
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst10
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst11
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst12
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst13
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst14
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst17
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|SixteenWideBusMux:inst44|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|ONES:inst20
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|DMEM:inst8|4to16DecoderWithEnable:inst9
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst21|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|PONG_Data:inst5
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <VCC>
b4I[7] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <VCC>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <VCC>
b8I[7] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <VCC>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <VCC>
b10I[7] <= <GND>
b11I[0] <= <VCC>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b12I[0] <= <VCC>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b15I[0] <= <VCC>
b15I[1] <= <VCC>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>


|i281_CPU|DMEM:inst8|Registers8bit:inst12
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst12|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst32|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst13|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst33|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst14|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst34|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst15|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst35|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst16|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst36|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst17|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst37|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst1|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst22|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst2|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst23|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst3|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst25|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst4|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst26|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst6|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst27|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst7|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst28|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst8|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst29|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst10|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst30|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11
REG_OUTPUT[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst19.IN0
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
REG_INPUT[0] => Block3:inst2.i1
REG_INPUT[1] => Block3:inst18.i1
REG_INPUT[2] => Block3:inst20.i1
REG_INPUT[3] => Block3:inst21.i1
REG_INPUT[4] => Block3:inst22.i1
REG_INPUT[5] => Block3:inst23.i1
REG_INPUT[6] => Block3:inst24.i1
REG_INPUT[7] => Block3:inst25.i1
Control => Block3:inst2.sel
Control => Block3:inst18.sel
Control => Block3:inst20.sel
Control => Block3:inst21.sel
Control => Block3:inst22.sel
Control => Block3:inst23.sel
Control => Block3:inst24.sel
Control => Block3:inst25.sel


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst18
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst20
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst21
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst22
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst23
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst24
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|Registers8bit:inst11|Block3:inst25
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|DMEM:inst8|8WidWideBusMux:inst31|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:DMEM_Input_Multiplexer|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dataOutput[7].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => Block3:inst.i0
dataa[1] => Block3:inst2.i0
dataa[2] => Block3:inst3.i0
dataa[3] => Block3:inst4.i0
dataa[4] => Block3:inst5.i0
dataa[5] => Block3:inst6.i0
dataa[6] => Block3:inst7.i0
dataa[7] => Block3:inst8.i0
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
datab[7] => Block3:inst8.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst8.sel
Control => Block3:inst7.sel


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst8
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|8WidWideBusMux:ALU_Source_Multiplexer|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Opcode_Decoder:inst1
ADD <= Decoder_Output[4].DB_MAX_OUTPUT_PORT_TYPE
DEC_INPUT[0] => 2to4DecoderWithEnable:inst5.Decoder_Select[0]
DEC_INPUT[0] => 1to2DecoderWithEnable:inst6.Decoder_Input
DEC_INPUT[0] => 2to4DecoderWithEnable:inst7.Decoder_Select[0]
DEC_INPUT[0] => Y[0].DATAIN
DEC_INPUT[1] => 2to4DecoderWithEnable:inst5.Decoder_Select[1]
DEC_INPUT[1] => 2to4DecoderWithEnable:inst7.Decoder_Select[1]
DEC_INPUT[1] => Y[1].DATAIN
DEC_INPUT[2] => X[0].DATAIN
DEC_INPUT[3] => X[1].DATAIN
DEC_INPUT[4] => 4to16DecoderWithEnable:inst2.Decoder_Select[0]
DEC_INPUT[5] => 4to16DecoderWithEnable:inst2.Decoder_Select[1]
DEC_INPUT[6] => 4to16DecoderWithEnable:inst2.Decoder_Select[2]
DEC_INPUT[7] => 4to16DecoderWithEnable:inst2.Decoder_Select[3]
ADDI <= Decoder_Output[5].DB_MAX_OUTPUT_PORT_TYPE
SUB <= Decoder_Output[6].DB_MAX_OUTPUT_PORT_TYPE
LOAD <= Decoder_Output[8].DB_MAX_OUTPUT_PORT_TYPE
NOOP <= Decoder_Output[0].DB_MAX_OUTPUT_PORT_TYPE
LOADF <= Decoder_Output[9].DB_MAX_OUTPUT_PORT_TYPE
STORE <= Decoder_Output[10].DB_MAX_OUTPUT_PORT_TYPE
STOREF <= Decoder_Output[11].DB_MAX_OUTPUT_PORT_TYPE
INPUTC <= Input_Decoder_Output[0].DB_MAX_OUTPUT_PORT_TYPE
INPUTD <= Input_Decoder_Output[2].DB_MAX_OUTPUT_PORT_TYPE
INPUTDF <= Input_Decoder_Output[3].DB_MAX_OUTPUT_PORT_TYPE
SHIFTL <= Shift_Decoder_Output[0].DB_MAX_OUTPUT_PORT_TYPE
SHIFTR <= Shift_Decoder_Output[1].DB_MAX_OUTPUT_PORT_TYPE
INPUTCF <= Input_Decoder_Output[1].DB_MAX_OUTPUT_PORT_TYPE
JUMP <= Decoder_Output[14].DB_MAX_OUTPUT_PORT_TYPE
CMP <= Decoder_Output[13].DB_MAX_OUTPUT_PORT_TYPE
BRE_BRZ <= Branch_Decoder_Output[0].DB_MAX_OUTPUT_PORT_TYPE
BRNE_BRNZ <= Branch_Decoder_Output[1].DB_MAX_OUTPUT_PORT_TYPE
BRG <= Branch_Decoder_Output[2].DB_MAX_OUTPUT_PORT_TYPE
BRGE <= Branch_Decoder_Output[3].DB_MAX_OUTPUT_PORT_TYPE
MOVE <= Decoder_Output[2].DB_MAX_OUTPUT_PORT_TYPE
SUBI <= Decoder_Output[7].DB_MAX_OUTPUT_PORT_TYPE
LOADI_LOADP <= Decoder_Output[3].DB_MAX_OUTPUT_PORT_TYPE
X[0] <= DEC_INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= DEC_INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= DEC_INPUT[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= DEC_INPUT[1].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:inst1|4to16DecoderWithEnable:inst2
Decoder_Output[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => 9.IN0
Decoder_Select[1] => 16.IN0
Decoder_Select[2] => 18.IN0
Decoder_Select[3] => 21.IN0
Enable => inst.IN1
Enable => inst1.IN1
Enable => inst3.IN1
Enable => inst2.IN1
Enable => inst5.IN1
Enable => inst4.IN1
Enable => inst6.IN1
Enable => inst7.IN1
Enable => inst8.IN1
Enable => inst9.IN1
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1
Enable => inst14.IN1
Enable => inst15.IN1


|i281_CPU|Opcode_Decoder:inst1|2to4DecoderWithEnable:inst5
Decoder_Output[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => inst1.IN0
Decoder_Select[1] => inst4.IN0
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1


|i281_CPU|Opcode_Decoder:inst1|1to2DecoderWithEnable:inst6
Decoder_Output[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Input => inst.IN0
Decoder_Input => inst11.IN0
Enable => inst10.IN1
Enable => inst11.IN1


|i281_CPU|Opcode_Decoder:inst1|2to4DecoderWithEnable:inst7
Decoder_Output[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Select[0] => inst1.IN0
Decoder_Select[1] => inst4.IN0
Enable => inst10.IN1
Enable => inst11.IN1
Enable => inst12.IN1
Enable => inst13.IN1


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
dataAline[0] => Block3:inst.i0
dataAline[1] => Block3:inst2.i0
dataAline[2] => Block3:inst3.i0
dataAline[3] => Block3:inst4.i0
dataAline[4] => Block3:inst6.i0
dataAline[5] => Block3:inst5.i0
dataBline[0] => Block3:inst.i1
dataBline[1] => Block3:inst2.i1
dataBline[2] => Block3:inst3.i1
dataBline[3] => Block3:inst4.i1
dataBline[4] => Block3:inst6.i1
dataBline[5] => Block3:inst5.i1
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst.sel
Control => Block3:inst6.sel
Control => Block3:inst5.sel


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6WideBusMux:Program_Counter_Multiplexer|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1
Carry <= FullAdder:inst30.Cout
First_Input[0] => FullAdder:inst28.in1
First_Input[1] => FullAdder:inst25.in1
First_Input[2] => FullAdder:inst26.in1
First_Input[3] => FullAdder:inst27.in1
First_Input[4] => FullAdder:inst29.in1
First_Input[5] => FullAdder:inst30.in1
Second_Input[0] => inst10.IN0
Second_Input[1] => inst11.IN0
Second_Input[2] => inst12.IN0
Second_Input[3] => inst13.IN0
Second_Input[4] => inst14.IN0
Second_Input[5] => inst15.IN0
Sub => inst15.IN1
Sub => inst14.IN1
Sub => inst13.IN1
Sub => inst12.IN1
Sub => inst11.IN1
Sub => inst10.IN1
Sub => FullAdder:inst28.Cin
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:inst28.S
Adder_Output[1] <= FullAdder:inst25.S
Adder_Output[2] <= FullAdder:inst26.S
Adder_Output[3] <= FullAdder:inst27.S
Adder_Output[4] <= FullAdder:inst29.S
Adder_Output[5] <= FullAdder:inst30.S


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst30
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst29
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst27
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst26
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst25
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Increment_By_1|FullAdder:inst28
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets
Carry <= FullAdder:inst30.Cout
First_Input[0] => FullAdder:inst28.in1
First_Input[1] => FullAdder:inst25.in1
First_Input[2] => FullAdder:inst26.in1
First_Input[3] => FullAdder:inst27.in1
First_Input[4] => FullAdder:inst29.in1
First_Input[5] => FullAdder:inst30.in1
Second_Input[0] => inst10.IN0
Second_Input[1] => inst11.IN0
Second_Input[2] => inst12.IN0
Second_Input[3] => inst13.IN0
Second_Input[4] => inst14.IN0
Second_Input[5] => inst15.IN0
Sub => inst15.IN1
Sub => inst14.IN1
Sub => inst13.IN1
Sub => inst12.IN1
Sub => inst11.IN1
Sub => inst10.IN1
Sub => FullAdder:inst28.Cin
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:inst28.S
Adder_Output[1] <= FullAdder:inst25.S
Adder_Output[2] <= FullAdder:inst26.S
Adder_Output[3] <= FullAdder:inst27.S
Adder_Output[4] <= FullAdder:inst29.S
Adder_Output[5] <= FullAdder:inst30.S


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst30
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst29
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst27
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst26
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst25
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:inst28
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
in1 => inst1.IN0
in1 => inst.IN0
in2 => inst1.IN1
in2 => inst.IN1
Cin => inst2.IN1
Cin => inst3.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:inst7
Video_Output0[0] <= 7WidWideBusMux:inst43.result[0]
Video_Output0[1] <= 7WidWideBusMux:inst43.result[1]
Video_Output0[2] <= 7WidWideBusMux:inst43.result[2]
Video_Output0[3] <= 7WidWideBusMux:inst43.result[3]
Video_Output0[4] <= 7WidWideBusMux:inst43.result[4]
Video_Output0[5] <= 7WidWideBusMux:inst43.result[5]
Video_Output0[6] <= 7WidWideBusMux:inst43.result[6]
Direct_Video_Map => inst5.IN0
Video_Input0[0] => 7WidWideBusMux:inst43.dataa[0]
Video_Input0[0] => 4WideBusMux:inst37.dataAline[0]
Video_Input0[1] => 7WidWideBusMux:inst43.dataa[1]
Video_Input0[1] => 4WideBusMux:inst37.dataAline[1]
Video_Input0[2] => 7WidWideBusMux:inst43.dataa[2]
Video_Input0[2] => 4WideBusMux:inst37.dataAline[2]
Video_Input0[3] => 7WidWideBusMux:inst43.dataa[3]
Video_Input0[3] => 4WideBusMux:inst37.dataAline[3]
Video_Input0[4] => 7WidWideBusMux:inst43.dataa[4]
Video_Input0[5] => 7WidWideBusMux:inst43.dataa[5]
Video_Input0[6] => 7WidWideBusMux:inst43.dataa[6]
Video_Input0[7] => ~NO_FANOUT~
Register_View => 4WideBusMux:inst37.Control
Register_View => 4WideBusMux:inst26.Control
Register_View => 4WideBusMux:inst27.Control
Register_View => 4WideBusMux:inst28.Control
REG_IN_D[0] => 4WideBusMux:inst37.dataBline[0]
REG_IN_D[1] => 4WideBusMux:inst37.dataBline[1]
REG_IN_D[2] => 4WideBusMux:inst37.dataBline[2]
REG_IN_D[3] => 4WideBusMux:inst37.dataBline[3]
REG_IN_D[4] => ~NO_FANOUT~
REG_IN_D[5] => ~NO_FANOUT~
REG_IN_D[6] => ~NO_FANOUT~
REG_IN_D[7] => ~NO_FANOUT~
Video_Output1[0] <= 7WidWideBusMux:inst44.result[0]
Video_Output1[1] <= 7WidWideBusMux:inst44.result[1]
Video_Output1[2] <= 7WidWideBusMux:inst44.result[2]
Video_Output1[3] <= 7WidWideBusMux:inst44.result[3]
Video_Output1[4] <= 7WidWideBusMux:inst44.result[4]
Video_Output1[5] <= 7WidWideBusMux:inst44.result[5]
Video_Output1[6] <= 7WidWideBusMux:inst44.result[6]
Video_Input1[0] => 7WidWideBusMux:inst44.dataa[0]
Video_Input1[0] => 4WideBusMux:inst26.dataAline[0]
Video_Input1[1] => 7WidWideBusMux:inst44.dataa[1]
Video_Input1[1] => 4WideBusMux:inst26.dataAline[1]
Video_Input1[2] => 7WidWideBusMux:inst44.dataa[2]
Video_Input1[2] => 4WideBusMux:inst26.dataAline[2]
Video_Input1[3] => 7WidWideBusMux:inst44.dataa[3]
Video_Input1[3] => 4WideBusMux:inst26.dataAline[3]
Video_Input1[4] => 7WidWideBusMux:inst44.dataa[4]
Video_Input1[5] => 7WidWideBusMux:inst44.dataa[5]
Video_Input1[6] => 7WidWideBusMux:inst44.dataa[6]
Video_Input1[7] => ~NO_FANOUT~
REG_IN_C[0] => 4WideBusMux:inst26.dataBline[0]
REG_IN_C[1] => 4WideBusMux:inst26.dataBline[1]
REG_IN_C[2] => 4WideBusMux:inst26.dataBline[2]
REG_IN_C[3] => 4WideBusMux:inst26.dataBline[3]
REG_IN_C[4] => ~NO_FANOUT~
REG_IN_C[5] => ~NO_FANOUT~
REG_IN_C[6] => ~NO_FANOUT~
REG_IN_C[7] => ~NO_FANOUT~
Video_Output2[0] <= 7WidWideBusMux:inst45.result[0]
Video_Output2[1] <= 7WidWideBusMux:inst45.result[1]
Video_Output2[2] <= 7WidWideBusMux:inst45.result[2]
Video_Output2[3] <= 7WidWideBusMux:inst45.result[3]
Video_Output2[4] <= 7WidWideBusMux:inst45.result[4]
Video_Output2[5] <= 7WidWideBusMux:inst45.result[5]
Video_Output2[6] <= 7WidWideBusMux:inst45.result[6]
Video_Input2[0] => 7WidWideBusMux:inst45.dataa[0]
Video_Input2[0] => 4WideBusMux:inst27.dataAline[0]
Video_Input2[1] => 7WidWideBusMux:inst45.dataa[1]
Video_Input2[1] => 4WideBusMux:inst27.dataAline[1]
Video_Input2[2] => 7WidWideBusMux:inst45.dataa[2]
Video_Input2[2] => 4WideBusMux:inst27.dataAline[2]
Video_Input2[3] => 7WidWideBusMux:inst45.dataa[3]
Video_Input2[3] => 4WideBusMux:inst27.dataAline[3]
Video_Input2[4] => 7WidWideBusMux:inst45.dataa[4]
Video_Input2[5] => 7WidWideBusMux:inst45.dataa[5]
Video_Input2[6] => 7WidWideBusMux:inst45.dataa[6]
Video_Input2[7] => ~NO_FANOUT~
REG_IN_B[0] => 4WideBusMux:inst27.dataBline[0]
REG_IN_B[1] => 4WideBusMux:inst27.dataBline[1]
REG_IN_B[2] => 4WideBusMux:inst27.dataBline[2]
REG_IN_B[3] => 4WideBusMux:inst27.dataBline[3]
REG_IN_B[4] => ~NO_FANOUT~
REG_IN_B[5] => ~NO_FANOUT~
REG_IN_B[6] => ~NO_FANOUT~
REG_IN_B[7] => ~NO_FANOUT~
Video_Output3[0] <= 7WidWideBusMux:inst46.result[0]
Video_Output3[1] <= 7WidWideBusMux:inst46.result[1]
Video_Output3[2] <= 7WidWideBusMux:inst46.result[2]
Video_Output3[3] <= 7WidWideBusMux:inst46.result[3]
Video_Output3[4] <= 7WidWideBusMux:inst46.result[4]
Video_Output3[5] <= 7WidWideBusMux:inst46.result[5]
Video_Output3[6] <= 7WidWideBusMux:inst46.result[6]
Video_Input3[0] => 7WidWideBusMux:inst46.dataa[0]
Video_Input3[0] => 4WideBusMux:inst28.dataAline[0]
Video_Input3[1] => 7WidWideBusMux:inst46.dataa[1]
Video_Input3[1] => 4WideBusMux:inst28.dataAline[1]
Video_Input3[2] => 7WidWideBusMux:inst46.dataa[2]
Video_Input3[2] => 4WideBusMux:inst28.dataAline[2]
Video_Input3[3] => 7WidWideBusMux:inst46.dataa[3]
Video_Input3[3] => 4WideBusMux:inst28.dataAline[3]
Video_Input3[4] => 7WidWideBusMux:inst46.dataa[4]
Video_Input3[5] => 7WidWideBusMux:inst46.dataa[5]
Video_Input3[6] => 7WidWideBusMux:inst46.dataa[6]
Video_Input3[7] => ~NO_FANOUT~
REG_IN_A[0] => 4WideBusMux:inst28.dataBline[0]
REG_IN_A[1] => 4WideBusMux:inst28.dataBline[1]
REG_IN_A[2] => 4WideBusMux:inst28.dataBline[2]
REG_IN_A[3] => 4WideBusMux:inst28.dataBline[3]
REG_IN_A[4] => ~NO_FANOUT~
REG_IN_A[5] => ~NO_FANOUT~
REG_IN_A[6] => ~NO_FANOUT~
REG_IN_A[7] => ~NO_FANOUT~
Video_Output4[0] <= 7WidWideBusMux:inst47.result[0]
Video_Output4[1] <= 7WidWideBusMux:inst47.result[1]
Video_Output4[2] <= 7WidWideBusMux:inst47.result[2]
Video_Output4[3] <= 7WidWideBusMux:inst47.result[3]
Video_Output4[4] <= 7WidWideBusMux:inst47.result[4]
Video_Output4[5] <= 7WidWideBusMux:inst47.result[5]
Video_Output4[6] <= 7WidWideBusMux:inst47.result[6]
Video_Input4[0] => 7WidWideBusMux:inst47.dataa[0]
Video_Input4[0] => seven_seg_decoder_BUSOUT:inst10.INARR[0]
Video_Input4[1] => 7WidWideBusMux:inst47.dataa[1]
Video_Input4[1] => seven_seg_decoder_BUSOUT:inst10.INARR[1]
Video_Input4[2] => 7WidWideBusMux:inst47.dataa[2]
Video_Input4[2] => seven_seg_decoder_BUSOUT:inst10.INARR[2]
Video_Input4[3] => 7WidWideBusMux:inst47.dataa[3]
Video_Input4[3] => seven_seg_decoder_BUSOUT:inst10.INARR[3]
Video_Input4[4] => 7WidWideBusMux:inst47.dataa[4]
Video_Input4[5] => 7WidWideBusMux:inst47.dataa[5]
Video_Input4[6] => 7WidWideBusMux:inst47.dataa[6]
Video_Input4[7] => ~NO_FANOUT~
Video_Output5[0] <= 7WidWideBusMux:inst48.result[0]
Video_Output5[1] <= 7WidWideBusMux:inst48.result[1]
Video_Output5[2] <= 7WidWideBusMux:inst48.result[2]
Video_Output5[3] <= 7WidWideBusMux:inst48.result[3]
Video_Output5[4] <= 7WidWideBusMux:inst48.result[4]
Video_Output5[5] <= 7WidWideBusMux:inst48.result[5]
Video_Output5[6] <= 7WidWideBusMux:inst48.result[6]
Video_Input5[0] => 7WidWideBusMux:inst48.dataa[0]
Video_Input5[0] => seven_seg_decoder_BUSOUT:inst11.INARR[0]
Video_Input5[1] => 7WidWideBusMux:inst48.dataa[1]
Video_Input5[1] => seven_seg_decoder_BUSOUT:inst11.INARR[1]
Video_Input5[2] => 7WidWideBusMux:inst48.dataa[2]
Video_Input5[2] => seven_seg_decoder_BUSOUT:inst11.INARR[2]
Video_Input5[3] => 7WidWideBusMux:inst48.dataa[3]
Video_Input5[3] => seven_seg_decoder_BUSOUT:inst11.INARR[3]
Video_Input5[4] => 7WidWideBusMux:inst48.dataa[4]
Video_Input5[5] => 7WidWideBusMux:inst48.dataa[5]
Video_Input5[6] => 7WidWideBusMux:inst48.dataa[6]
Video_Input5[7] => ~NO_FANOUT~
Video_Output6[0] <= 7WidWideBusMux:inst49.result[0]
Video_Output6[1] <= 7WidWideBusMux:inst49.result[1]
Video_Output6[2] <= 7WidWideBusMux:inst49.result[2]
Video_Output6[3] <= 7WidWideBusMux:inst49.result[3]
Video_Output6[4] <= 7WidWideBusMux:inst49.result[4]
Video_Output6[5] <= 7WidWideBusMux:inst49.result[5]
Video_Output6[6] <= 7WidWideBusMux:inst49.result[6]
Video_Input6[0] => 7WidWideBusMux:inst49.dataa[0]
Video_Input6[0] => seven_seg_decoder_BUSOUT:inst12.INARR[0]
Video_Input6[1] => 7WidWideBusMux:inst49.dataa[1]
Video_Input6[1] => seven_seg_decoder_BUSOUT:inst12.INARR[1]
Video_Input6[2] => 7WidWideBusMux:inst49.dataa[2]
Video_Input6[2] => seven_seg_decoder_BUSOUT:inst12.INARR[2]
Video_Input6[3] => 7WidWideBusMux:inst49.dataa[3]
Video_Input6[3] => seven_seg_decoder_BUSOUT:inst12.INARR[3]
Video_Input6[4] => 7WidWideBusMux:inst49.dataa[4]
Video_Input6[5] => 7WidWideBusMux:inst49.dataa[5]
Video_Input6[6] => 7WidWideBusMux:inst49.dataa[6]
Video_Input6[7] => ~NO_FANOUT~
Video_Output7[0] <= 7WidWideBusMux:inst50.result[0]
Video_Output7[1] <= 7WidWideBusMux:inst50.result[1]
Video_Output7[2] <= 7WidWideBusMux:inst50.result[2]
Video_Output7[3] <= 7WidWideBusMux:inst50.result[3]
Video_Output7[4] <= 7WidWideBusMux:inst50.result[4]
Video_Output7[5] <= 7WidWideBusMux:inst50.result[5]
Video_Output7[6] <= 7WidWideBusMux:inst50.result[6]
Video_Input7[0] => 7WidWideBusMux:inst50.dataa[0]
Video_Input7[0] => seven_seg_decoder_BUSOUT:inst13.INARR[0]
Video_Input7[1] => 7WidWideBusMux:inst50.dataa[1]
Video_Input7[1] => seven_seg_decoder_BUSOUT:inst13.INARR[1]
Video_Input7[2] => 7WidWideBusMux:inst50.dataa[2]
Video_Input7[2] => seven_seg_decoder_BUSOUT:inst13.INARR[2]
Video_Input7[3] => 7WidWideBusMux:inst50.dataa[3]
Video_Input7[3] => seven_seg_decoder_BUSOUT:inst13.INARR[3]
Video_Input7[4] => 7WidWideBusMux:inst50.dataa[4]
Video_Input7[5] => 7WidWideBusMux:inst50.dataa[5]
Video_Input7[6] => 7WidWideBusMux:inst50.dataa[6]
Video_Input7[7] => ~NO_FANOUT~


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst43|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst2
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|4WideBusMux:inst37
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
dataAline[0] => Block3:inst.i0
dataAline[1] => Block3:inst2.i0
dataAline[2] => Block3:inst3.i0
dataAline[3] => Block3:inst4.i0
dataBline[0] => Block3:inst.i1
dataBline[1] => Block3:inst2.i1
dataBline[2] => Block3:inst3.i1
dataBline[3] => Block3:inst4.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel


|i281_CPU|Video_Card:inst7|4WideBusMux:inst37|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst37|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst37|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst37|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst44|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst4
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|4WideBusMux:inst26
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
dataAline[0] => Block3:inst.i0
dataAline[1] => Block3:inst2.i0
dataAline[2] => Block3:inst3.i0
dataAline[3] => Block3:inst4.i0
dataBline[0] => Block3:inst.i1
dataBline[1] => Block3:inst2.i1
dataBline[2] => Block3:inst3.i1
dataBline[3] => Block3:inst4.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel


|i281_CPU|Video_Card:inst7|4WideBusMux:inst26|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst26|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst26|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst26|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst45|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst7
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|4WideBusMux:inst27
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
dataAline[0] => Block3:inst.i0
dataAline[1] => Block3:inst2.i0
dataAline[2] => Block3:inst3.i0
dataAline[3] => Block3:inst4.i0
dataBline[0] => Block3:inst.i1
dataBline[1] => Block3:inst2.i1
dataBline[2] => Block3:inst3.i1
dataBline[3] => Block3:inst4.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel


|i281_CPU|Video_Card:inst7|4WideBusMux:inst27|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst27|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst27|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst27|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst46|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst8
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|4WideBusMux:inst28
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
dataAline[0] => Block3:inst.i0
dataAline[1] => Block3:inst2.i0
dataAline[2] => Block3:inst3.i0
dataAline[3] => Block3:inst4.i0
dataBline[0] => Block3:inst.i1
dataBline[1] => Block3:inst2.i1
dataBline[2] => Block3:inst3.i1
dataBline[3] => Block3:inst4.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel


|i281_CPU|Video_Card:inst7|4WideBusMux:inst28|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst28|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst28|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|4WideBusMux:inst28|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst47|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst10
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst48|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst11
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst49|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst12
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50
result[0] <= dataOutput[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dataOutput[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dataOutput[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dataOutput[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dataOutput[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dataOutput[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dataOutput[6].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => BusNot:inst1.InputByte[0]
dataa[1] => BusNot:inst1.InputByte[1]
dataa[2] => BusNot:inst1.InputByte[2]
dataa[3] => BusNot:inst1.InputByte[3]
dataa[4] => BusNot:inst1.InputByte[4]
dataa[5] => BusNot:inst1.InputByte[5]
dataa[6] => BusNot:inst1.InputByte[6]
datab[0] => Block3:inst.i1
datab[1] => Block3:inst2.i1
datab[2] => Block3:inst3.i1
datab[3] => Block3:inst4.i1
datab[4] => Block3:inst5.i1
datab[5] => Block3:inst6.i1
datab[6] => Block3:inst7.i1
Control => Block3:inst.sel
Control => Block3:inst2.sel
Control => Block3:inst3.sel
Control => Block3:inst4.sel
Control => Block3:inst5.sel
Control => Block3:inst6.sel
Control => Block3:inst7.sel


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|BusNot:inst1
OutputByte[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
InputByte[0] => inst.IN0
InputByte[1] => inst1.IN0
InputByte[2] => inst2.IN0
InputByte[3] => inst3.IN0
InputByte[4] => inst4.IN0
InputByte[5] => inst5.IN0
InputByte[6] => inst6.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst2
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst3
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst4
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst5
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst6
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|7WidWideBusMux:inst50|Block3:inst7
mxout <= inst3.DB_MAX_OUTPUT_PORT_TYPE
i1 => inst.IN0
sel => inst.IN1
sel => inst1.IN0
i0 => inst2.IN0


|i281_CPU|Video_Card:inst7|seven_seg_decoder_BUSOUT:inst13
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


