

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sat Nov 25 23:19:44 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10189|    11190| 0.102 ms | 0.112 ms |  10189|  11190|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA        |     1000|     1000|         2|          1|          1|  1000|    yes   |
        |- memset_AB    |      109|      109|        11|          -|          -|    10|    no    |
        | + memset_AB   |        9|        9|         1|          -|          -|    10|    no    |
        |- partialsum   |    10000|    10000|        10|         10|          1|  1000|    yes   |
        |- writeoutput  |       50|       50|         5|          5|          1|    10|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 10, depth = 10
  * Pipeline-2: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 21 22 }
  Pipeline-1 : II = 10, D = 10, States = { 26 27 28 29 30 31 32 33 34 35 }
  Pipeline-2 : II = 5, D = 5, States = { 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 23 22 
22 --> 21 
23 --> 24 
24 --> 25 
25 --> 25 24 26 
26 --> 36 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 26 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 47 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 42 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%iteration_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %iteration)"   --->   Operation 48 'read' 'iteration_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%AB_0 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 49 'alloca' 'AB_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%AB_1 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 50 'alloca' 'AB_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%AB_2 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 51 'alloca' 'AB_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%AB_3 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 52 'alloca' 'AB_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%AB_4 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 53 'alloca' 'AB_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%AB_5 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 54 'alloca' 'AB_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%AB_6 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 55 'alloca' 'AB_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%AB_7 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 56 'alloca' 'AB_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%AB_8 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 57 'alloca' 'AB_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%AB_9 = alloca [10 x i16], align 2" [block_mmult.cc:23]   --->   Operation 58 'alloca' 'AB_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 59 [20/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 59 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 60 [19/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 60 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 61 [18/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 61 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 62 [17/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 62 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 63 [16/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 63 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 64 [15/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 64 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 65 [14/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 65 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 66 [13/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 66 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 67 [12/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 67 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 68 [11/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 68 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 69 [10/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 69 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 70 [9/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 70 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 71 [8/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 71 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 72 [7/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 72 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 73 [6/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 73 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 74 [5/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 74 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 75 [4/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 75 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 76 [3/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 76 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 77 [2/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 77 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.17>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_9), !map !20"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_8), !map !26"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_7), !map !32"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_6), !map !38"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_5), !map !44"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_4), !map !50"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_3), !map !56"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_2), !map !62"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_1), !map !68"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_0), !map !74"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_9), !map !80"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_8), !map !84"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_7), !map !88"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_6), !map !92"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_5), !map !96"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_4), !map !100"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_3), !map !104"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_2), !map !108"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_1), !map !112"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_0), !map !116"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %abPartialSum_out), !map !120"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %iteration), !map !126"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind"   --->   Operation 120 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/20] (3.64ns)   --->   "%counter = srem i16 %iteration_read, 100" [block_mmult.cc:9]   --->   Operation 121 'srem' 'counter' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 8> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i16 %counter to i8" [block_mmult.cc:9]   --->   Operation 122 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %trunc_ln9, 0" [block_mmult.cc:13]   --->   Operation 123 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader3.preheader, label %.loopexit" [block_mmult.cc:13]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader3" [block_mmult.cc:14]   --->   Operation 125 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 21 <SV = 20> <Delay = 1.77>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %loadA ], [ 0, %.preheader3.preheader ]"   --->   Operation 126 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (1.77ns)   --->   "%icmp_ln14 = icmp eq i10 %i_0, -24" [block_mmult.cc:14]   --->   Operation 127 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)"   --->   Operation 128 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [block_mmult.cc:14]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %loadA" [block_mmult.cc:14]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.88>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [block_mmult.cc:14]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [block_mmult.cc:14]   --->   Operation 132 'specregionbegin' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:15]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (3.63ns)   --->   "%empty_23 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %ARows_V_a_0, i16* %ARows_V_a_1, i16* %ARows_V_a_2, i16* %ARows_V_a_3, i16* %ARows_V_a_4, i16* %ARows_V_a_5, i16* %ARows_V_a_6, i16* %ARows_V_a_7, i16* %ARows_V_a_8, i16* %ARows_V_a_9)" [block_mmult.cc:16]   --->   Operation 134 'read' 'empty_23' <Predicate = (!icmp_ln14)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_a_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 0" [block_mmult.cc:16]   --->   Operation 135 'extractvalue' 'tmp_a_0' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_a_1224 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 1" [block_mmult.cc:16]   --->   Operation 136 'extractvalue' 'tmp_a_1224' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_a_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 2" [block_mmult.cc:16]   --->   Operation 137 'extractvalue' 'tmp_a_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_a_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 3" [block_mmult.cc:16]   --->   Operation 138 'extractvalue' 'tmp_a_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_a_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 4" [block_mmult.cc:16]   --->   Operation 139 'extractvalue' 'tmp_a_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_a_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 5" [block_mmult.cc:16]   --->   Operation 140 'extractvalue' 'tmp_a_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_a_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 6" [block_mmult.cc:16]   --->   Operation 141 'extractvalue' 'tmp_a_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_a_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 7" [block_mmult.cc:16]   --->   Operation 142 'extractvalue' 'tmp_a_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_a_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 8" [block_mmult.cc:16]   --->   Operation 143 'extractvalue' 'tmp_a_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_a_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 9" [block_mmult.cc:16]   --->   Operation 144 'extractvalue' 'tmp_a_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i10 %i_0 to i64" [block_mmult.cc:18]   --->   Operation 145 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [1000 x i16]* @A_0, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 146 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %tmp_a_0, i16* %A_0_addr, align 2" [block_mmult.cc:18]   --->   Operation 147 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [1000 x i16]* @A_1, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 148 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (3.25ns)   --->   "store i16 %tmp_a_1224, i16* %A_1_addr, align 2" [block_mmult.cc:18]   --->   Operation 149 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [1000 x i16]* @A_2, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 150 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (3.25ns)   --->   "store i16 %tmp_a_2, i16* %A_2_addr, align 2" [block_mmult.cc:18]   --->   Operation 151 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [1000 x i16]* @A_3, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 152 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (3.25ns)   --->   "store i16 %tmp_a_3, i16* %A_3_addr, align 2" [block_mmult.cc:18]   --->   Operation 153 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [1000 x i16]* @A_4, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 154 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (3.25ns)   --->   "store i16 %tmp_a_4, i16* %A_4_addr, align 2" [block_mmult.cc:18]   --->   Operation 155 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [1000 x i16]* @A_5, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 156 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (3.25ns)   --->   "store i16 %tmp_a_5, i16* %A_5_addr, align 2" [block_mmult.cc:18]   --->   Operation 157 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [1000 x i16]* @A_6, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 158 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (3.25ns)   --->   "store i16 %tmp_a_6, i16* %A_6_addr, align 2" [block_mmult.cc:18]   --->   Operation 159 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [1000 x i16]* @A_7, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 160 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (3.25ns)   --->   "store i16 %tmp_a_7, i16* %A_7_addr, align 2" [block_mmult.cc:18]   --->   Operation 161 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr [1000 x i16]* @A_8, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 162 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (3.25ns)   --->   "store i16 %tmp_a_8, i16* %A_8_addr, align 2" [block_mmult.cc:18]   --->   Operation 163 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr [1000 x i16]* @A_9, i64 0, i64 %zext_ln18" [block_mmult.cc:18]   --->   Operation 164 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %tmp_a_9, i16* %A_9_addr, align 2" [block_mmult.cc:18]   --->   Operation 165 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)" [block_mmult.cc:20]   --->   Operation 166 'specregionend' 'empty_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader3" [block_mmult.cc:14]   --->   Operation 167 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 23 <SV = 21> <Delay = 1.76>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 168 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 22> <Delay = 1.76>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%phi_ln23 = phi i4 [ 0, %.loopexit ], [ %add_ln23, %meminst5 ]" [block_mmult.cc:23]   --->   Operation 170 'phi' 'phi_ln23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %phi_ln23, 1" [block_mmult.cc:23]   --->   Operation 171 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 172 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (1.76ns)   --->   "br label %meminst6"   --->   Operation 173 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 23> <Delay = 3.25>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%phi_ln23_1 = phi i4 [ 0, %meminst ], [ %add_ln23_1, %meminst61554 ]" [block_mmult.cc:23]   --->   Operation 174 'phi' 'phi_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln23_1 = add i4 %phi_ln23_1, 1" [block_mmult.cc:23]   --->   Operation 175 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %phi_ln23_1 to i64" [block_mmult.cc:23]   --->   Operation 176 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%AB_0_addr = getelementptr [10 x i16]* %AB_0, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 177 'getelementptr' 'AB_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%AB_1_addr = getelementptr [10 x i16]* %AB_1, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 178 'getelementptr' 'AB_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%AB_2_addr = getelementptr [10 x i16]* %AB_2, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 179 'getelementptr' 'AB_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%AB_3_addr = getelementptr [10 x i16]* %AB_3, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 180 'getelementptr' 'AB_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%AB_4_addr = getelementptr [10 x i16]* %AB_4, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 181 'getelementptr' 'AB_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%AB_5_addr = getelementptr [10 x i16]* %AB_5, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 182 'getelementptr' 'AB_5_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%AB_6_addr = getelementptr [10 x i16]* %AB_6, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 183 'getelementptr' 'AB_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%AB_7_addr = getelementptr [10 x i16]* %AB_7, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 184 'getelementptr' 'AB_7_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%AB_8_addr = getelementptr [10 x i16]* %AB_8, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 185 'getelementptr' 'AB_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%AB_9_addr = getelementptr [10 x i16]* %AB_9, i64 0, i64 %zext_ln23" [block_mmult.cc:23]   --->   Operation 186 'getelementptr' 'AB_9_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (1.36ns)   --->   "switch i4 %phi_ln23, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [block_mmult.cc:23]   --->   Operation 187 'switch' <Predicate = true> <Delay = 1.36>
ST_25 : Operation 188 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_8_addr, align 2" [block_mmult.cc:23]   --->   Operation 188 'store' <Predicate = (phi_ln23 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 189 'br' <Predicate = (phi_ln23 == 8)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_7_addr, align 2" [block_mmult.cc:23]   --->   Operation 190 'store' <Predicate = (phi_ln23 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 191 'br' <Predicate = (phi_ln23 == 7)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_6_addr, align 2" [block_mmult.cc:23]   --->   Operation 192 'store' <Predicate = (phi_ln23 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 193 'br' <Predicate = (phi_ln23 == 6)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_5_addr, align 2" [block_mmult.cc:23]   --->   Operation 194 'store' <Predicate = (phi_ln23 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 195 'br' <Predicate = (phi_ln23 == 5)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_4_addr, align 2" [block_mmult.cc:23]   --->   Operation 196 'store' <Predicate = (phi_ln23 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 197 'br' <Predicate = (phi_ln23 == 4)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_3_addr, align 2" [block_mmult.cc:23]   --->   Operation 198 'store' <Predicate = (phi_ln23 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 199 'br' <Predicate = (phi_ln23 == 3)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_2_addr, align 2" [block_mmult.cc:23]   --->   Operation 200 'store' <Predicate = (phi_ln23 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 201 'br' <Predicate = (phi_ln23 == 2)> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_1_addr, align 2" [block_mmult.cc:23]   --->   Operation 202 'store' <Predicate = (phi_ln23 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 203 'br' <Predicate = (phi_ln23 == 1)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_0_addr, align 2" [block_mmult.cc:23]   --->   Operation 204 'store' <Predicate = (phi_ln23 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 205 'br' <Predicate = (phi_ln23 == 0)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (2.32ns)   --->   "store i16 0, i16* %AB_9_addr, align 2" [block_mmult.cc:23]   --->   Operation 206 'store' <Predicate = (phi_ln23 == 15) | (phi_ln23 == 14) | (phi_ln23 == 13) | (phi_ln23 == 12) | (phi_ln23 == 11) | (phi_ln23 == 10) | (phi_ln23 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "br label %meminst61554" [block_mmult.cc:23]   --->   Operation 207 'br' <Predicate = (phi_ln23 == 15) | (phi_ln23 == 14) | (phi_ln23 == 13) | (phi_ln23 == 12) | (phi_ln23 == 11) | (phi_ln23 == 10) | (phi_ln23 == 9)> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %phi_ln23_1, -7" [block_mmult.cc:23]   --->   Operation 208 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str)"   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 210 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst5, label %meminst6" [block_mmult.cc:23]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (1.30ns)   --->   "%icmp_ln23_1 = icmp eq i4 %phi_ln23, -7" [block_mmult.cc:23]   --->   Operation 212 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str)"   --->   Operation 213 'specloopname' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %.loopexit4.preheader, label %meminst" [block_mmult.cc:23]   --->   Operation 214 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%AB_0_addr_1 = getelementptr [10 x i16]* %AB_0, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 215 'getelementptr' 'AB_0_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%AB_0_addr_2 = getelementptr [10 x i16]* %AB_0, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 216 'getelementptr' 'AB_0_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%AB_0_addr_3 = getelementptr [10 x i16]* %AB_0, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 217 'getelementptr' 'AB_0_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%AB_0_addr_4 = getelementptr [10 x i16]* %AB_0, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 218 'getelementptr' 'AB_0_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%AB_0_addr_5 = getelementptr [10 x i16]* %AB_0, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 219 'getelementptr' 'AB_0_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%AB_0_addr_6 = getelementptr [10 x i16]* %AB_0, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 220 'getelementptr' 'AB_0_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%AB_0_addr_7 = getelementptr [10 x i16]* %AB_0, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 221 'getelementptr' 'AB_0_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%AB_0_addr_8 = getelementptr [10 x i16]* %AB_0, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 222 'getelementptr' 'AB_0_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%AB_0_addr_9 = getelementptr [10 x i16]* %AB_0, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 223 'getelementptr' 'AB_0_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%AB_0_addr_10 = getelementptr [10 x i16]* %AB_0, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 224 'getelementptr' 'AB_0_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%AB_1_addr_1 = getelementptr [10 x i16]* %AB_1, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 225 'getelementptr' 'AB_1_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%AB_1_addr_2 = getelementptr [10 x i16]* %AB_1, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 226 'getelementptr' 'AB_1_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%AB_1_addr_3 = getelementptr [10 x i16]* %AB_1, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 227 'getelementptr' 'AB_1_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%AB_1_addr_4 = getelementptr [10 x i16]* %AB_1, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 228 'getelementptr' 'AB_1_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%AB_1_addr_5 = getelementptr [10 x i16]* %AB_1, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 229 'getelementptr' 'AB_1_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%AB_1_addr_6 = getelementptr [10 x i16]* %AB_1, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 230 'getelementptr' 'AB_1_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%AB_1_addr_7 = getelementptr [10 x i16]* %AB_1, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 231 'getelementptr' 'AB_1_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%AB_1_addr_8 = getelementptr [10 x i16]* %AB_1, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 232 'getelementptr' 'AB_1_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%AB_1_addr_9 = getelementptr [10 x i16]* %AB_1, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 233 'getelementptr' 'AB_1_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%AB_1_addr_10 = getelementptr [10 x i16]* %AB_1, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 234 'getelementptr' 'AB_1_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%AB_2_addr_1 = getelementptr [10 x i16]* %AB_2, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 235 'getelementptr' 'AB_2_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%AB_2_addr_2 = getelementptr [10 x i16]* %AB_2, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 236 'getelementptr' 'AB_2_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%AB_2_addr_3 = getelementptr [10 x i16]* %AB_2, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 237 'getelementptr' 'AB_2_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "%AB_2_addr_4 = getelementptr [10 x i16]* %AB_2, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 238 'getelementptr' 'AB_2_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "%AB_2_addr_5 = getelementptr [10 x i16]* %AB_2, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 239 'getelementptr' 'AB_2_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%AB_2_addr_6 = getelementptr [10 x i16]* %AB_2, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 240 'getelementptr' 'AB_2_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%AB_2_addr_7 = getelementptr [10 x i16]* %AB_2, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 241 'getelementptr' 'AB_2_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%AB_2_addr_8 = getelementptr [10 x i16]* %AB_2, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 242 'getelementptr' 'AB_2_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%AB_2_addr_9 = getelementptr [10 x i16]* %AB_2, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 243 'getelementptr' 'AB_2_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%AB_2_addr_10 = getelementptr [10 x i16]* %AB_2, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 244 'getelementptr' 'AB_2_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%AB_3_addr_1 = getelementptr [10 x i16]* %AB_3, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 245 'getelementptr' 'AB_3_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%AB_3_addr_2 = getelementptr [10 x i16]* %AB_3, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 246 'getelementptr' 'AB_3_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%AB_3_addr_3 = getelementptr [10 x i16]* %AB_3, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 247 'getelementptr' 'AB_3_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%AB_3_addr_4 = getelementptr [10 x i16]* %AB_3, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 248 'getelementptr' 'AB_3_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%AB_3_addr_5 = getelementptr [10 x i16]* %AB_3, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 249 'getelementptr' 'AB_3_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%AB_3_addr_6 = getelementptr [10 x i16]* %AB_3, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 250 'getelementptr' 'AB_3_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%AB_3_addr_7 = getelementptr [10 x i16]* %AB_3, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 251 'getelementptr' 'AB_3_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%AB_3_addr_8 = getelementptr [10 x i16]* %AB_3, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 252 'getelementptr' 'AB_3_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%AB_3_addr_9 = getelementptr [10 x i16]* %AB_3, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 253 'getelementptr' 'AB_3_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%AB_3_addr_10 = getelementptr [10 x i16]* %AB_3, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 254 'getelementptr' 'AB_3_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%AB_4_addr_1 = getelementptr [10 x i16]* %AB_4, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 255 'getelementptr' 'AB_4_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%AB_4_addr_2 = getelementptr [10 x i16]* %AB_4, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 256 'getelementptr' 'AB_4_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%AB_4_addr_3 = getelementptr [10 x i16]* %AB_4, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 257 'getelementptr' 'AB_4_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%AB_4_addr_4 = getelementptr [10 x i16]* %AB_4, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 258 'getelementptr' 'AB_4_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%AB_4_addr_5 = getelementptr [10 x i16]* %AB_4, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 259 'getelementptr' 'AB_4_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%AB_4_addr_6 = getelementptr [10 x i16]* %AB_4, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 260 'getelementptr' 'AB_4_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%AB_4_addr_7 = getelementptr [10 x i16]* %AB_4, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 261 'getelementptr' 'AB_4_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%AB_4_addr_8 = getelementptr [10 x i16]* %AB_4, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 262 'getelementptr' 'AB_4_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%AB_4_addr_9 = getelementptr [10 x i16]* %AB_4, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 263 'getelementptr' 'AB_4_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%AB_4_addr_10 = getelementptr [10 x i16]* %AB_4, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 264 'getelementptr' 'AB_4_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%AB_5_addr_1 = getelementptr [10 x i16]* %AB_5, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 265 'getelementptr' 'AB_5_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%AB_5_addr_2 = getelementptr [10 x i16]* %AB_5, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 266 'getelementptr' 'AB_5_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%AB_5_addr_3 = getelementptr [10 x i16]* %AB_5, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 267 'getelementptr' 'AB_5_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%AB_5_addr_4 = getelementptr [10 x i16]* %AB_5, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 268 'getelementptr' 'AB_5_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%AB_5_addr_5 = getelementptr [10 x i16]* %AB_5, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 269 'getelementptr' 'AB_5_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%AB_5_addr_6 = getelementptr [10 x i16]* %AB_5, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 270 'getelementptr' 'AB_5_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%AB_5_addr_7 = getelementptr [10 x i16]* %AB_5, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 271 'getelementptr' 'AB_5_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%AB_5_addr_8 = getelementptr [10 x i16]* %AB_5, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 272 'getelementptr' 'AB_5_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%AB_5_addr_9 = getelementptr [10 x i16]* %AB_5, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 273 'getelementptr' 'AB_5_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%AB_5_addr_10 = getelementptr [10 x i16]* %AB_5, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 274 'getelementptr' 'AB_5_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%AB_6_addr_1 = getelementptr [10 x i16]* %AB_6, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 275 'getelementptr' 'AB_6_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%AB_6_addr_2 = getelementptr [10 x i16]* %AB_6, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 276 'getelementptr' 'AB_6_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%AB_6_addr_3 = getelementptr [10 x i16]* %AB_6, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 277 'getelementptr' 'AB_6_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%AB_6_addr_4 = getelementptr [10 x i16]* %AB_6, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 278 'getelementptr' 'AB_6_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%AB_6_addr_5 = getelementptr [10 x i16]* %AB_6, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 279 'getelementptr' 'AB_6_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%AB_6_addr_6 = getelementptr [10 x i16]* %AB_6, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 280 'getelementptr' 'AB_6_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%AB_6_addr_7 = getelementptr [10 x i16]* %AB_6, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 281 'getelementptr' 'AB_6_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%AB_6_addr_8 = getelementptr [10 x i16]* %AB_6, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 282 'getelementptr' 'AB_6_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%AB_6_addr_9 = getelementptr [10 x i16]* %AB_6, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 283 'getelementptr' 'AB_6_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%AB_6_addr_10 = getelementptr [10 x i16]* %AB_6, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 284 'getelementptr' 'AB_6_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%AB_7_addr_1 = getelementptr [10 x i16]* %AB_7, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 285 'getelementptr' 'AB_7_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%AB_7_addr_2 = getelementptr [10 x i16]* %AB_7, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 286 'getelementptr' 'AB_7_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%AB_7_addr_3 = getelementptr [10 x i16]* %AB_7, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 287 'getelementptr' 'AB_7_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%AB_7_addr_4 = getelementptr [10 x i16]* %AB_7, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 288 'getelementptr' 'AB_7_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%AB_7_addr_5 = getelementptr [10 x i16]* %AB_7, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 289 'getelementptr' 'AB_7_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%AB_7_addr_6 = getelementptr [10 x i16]* %AB_7, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 290 'getelementptr' 'AB_7_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%AB_7_addr_7 = getelementptr [10 x i16]* %AB_7, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 291 'getelementptr' 'AB_7_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%AB_7_addr_8 = getelementptr [10 x i16]* %AB_7, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 292 'getelementptr' 'AB_7_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%AB_7_addr_9 = getelementptr [10 x i16]* %AB_7, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 293 'getelementptr' 'AB_7_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%AB_7_addr_10 = getelementptr [10 x i16]* %AB_7, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 294 'getelementptr' 'AB_7_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%AB_8_addr_1 = getelementptr [10 x i16]* %AB_8, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 295 'getelementptr' 'AB_8_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%AB_8_addr_2 = getelementptr [10 x i16]* %AB_8, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 296 'getelementptr' 'AB_8_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%AB_8_addr_3 = getelementptr [10 x i16]* %AB_8, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 297 'getelementptr' 'AB_8_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%AB_8_addr_4 = getelementptr [10 x i16]* %AB_8, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 298 'getelementptr' 'AB_8_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%AB_8_addr_5 = getelementptr [10 x i16]* %AB_8, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 299 'getelementptr' 'AB_8_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%AB_8_addr_6 = getelementptr [10 x i16]* %AB_8, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 300 'getelementptr' 'AB_8_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%AB_8_addr_7 = getelementptr [10 x i16]* %AB_8, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 301 'getelementptr' 'AB_8_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%AB_8_addr_8 = getelementptr [10 x i16]* %AB_8, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 302 'getelementptr' 'AB_8_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%AB_8_addr_9 = getelementptr [10 x i16]* %AB_8, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 303 'getelementptr' 'AB_8_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%AB_8_addr_10 = getelementptr [10 x i16]* %AB_8, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 304 'getelementptr' 'AB_8_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%AB_9_addr_1 = getelementptr [10 x i16]* %AB_9, i64 0, i64 0" [block_mmult.cc:30]   --->   Operation 305 'getelementptr' 'AB_9_addr_1' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%AB_9_addr_2 = getelementptr [10 x i16]* %AB_9, i64 0, i64 1" [block_mmult.cc:30]   --->   Operation 306 'getelementptr' 'AB_9_addr_2' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%AB_9_addr_3 = getelementptr [10 x i16]* %AB_9, i64 0, i64 2" [block_mmult.cc:30]   --->   Operation 307 'getelementptr' 'AB_9_addr_3' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%AB_9_addr_4 = getelementptr [10 x i16]* %AB_9, i64 0, i64 3" [block_mmult.cc:30]   --->   Operation 308 'getelementptr' 'AB_9_addr_4' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%AB_9_addr_5 = getelementptr [10 x i16]* %AB_9, i64 0, i64 4" [block_mmult.cc:30]   --->   Operation 309 'getelementptr' 'AB_9_addr_5' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%AB_9_addr_6 = getelementptr [10 x i16]* %AB_9, i64 0, i64 5" [block_mmult.cc:30]   --->   Operation 310 'getelementptr' 'AB_9_addr_6' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%AB_9_addr_7 = getelementptr [10 x i16]* %AB_9, i64 0, i64 6" [block_mmult.cc:30]   --->   Operation 311 'getelementptr' 'AB_9_addr_7' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%AB_9_addr_8 = getelementptr [10 x i16]* %AB_9, i64 0, i64 7" [block_mmult.cc:30]   --->   Operation 312 'getelementptr' 'AB_9_addr_8' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%AB_9_addr_9 = getelementptr [10 x i16]* %AB_9, i64 0, i64 8" [block_mmult.cc:30]   --->   Operation 313 'getelementptr' 'AB_9_addr_9' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%AB_9_addr_10 = getelementptr [10 x i16]* %AB_9, i64 0, i64 9" [block_mmult.cc:30]   --->   Operation 314 'getelementptr' 'AB_9_addr_10' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (1.76ns)   --->   "br label %.loopexit4" [block_mmult.cc:25]   --->   Operation 315 'br' <Predicate = (icmp_ln23 & icmp_ln23_1)> <Delay = 1.76>

State 26 <SV = 24> <Delay = 3.25>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ %k, %partialsum ], [ 0, %.loopexit4.preheader ]"   --->   Operation 316 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (1.77ns)   --->   "%icmp_ln25 = icmp eq i10 %k_0, -24" [block_mmult.cc:25]   --->   Operation 317 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)"   --->   Operation 318 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [block_mmult.cc:25]   --->   Operation 319 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader.preheader, label %partialsum" [block_mmult.cc:25]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %k_0 to i64" [block_mmult.cc:30]   --->   Operation 321 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [1000 x i16]* @A_0, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 322 'getelementptr' 'A_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 323 [2/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 323 'load' 'A_0_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 324 [2/2] (2.32ns)   --->   "%AB_0_load = load i16* %AB_0_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 324 'load' 'AB_0_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 325 [2/2] (2.32ns)   --->   "%AB_0_load_1 = load i16* %AB_0_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 325 'load' 'AB_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [1000 x i16]* @A_1, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 326 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 327 [2/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 327 'load' 'A_1_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 328 [2/2] (2.32ns)   --->   "%AB_1_load = load i16* %AB_1_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 328 'load' 'AB_1_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 329 [2/2] (2.32ns)   --->   "%AB_1_load_1 = load i16* %AB_1_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 329 'load' 'AB_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr [1000 x i16]* @A_2, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 330 'getelementptr' 'A_2_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 331 [2/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 331 'load' 'A_2_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 332 [2/2] (2.32ns)   --->   "%AB_2_load = load i16* %AB_2_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 332 'load' 'AB_2_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 333 [2/2] (2.32ns)   --->   "%AB_2_load_1 = load i16* %AB_2_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 333 'load' 'AB_2_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr [1000 x i16]* @A_3, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 334 'getelementptr' 'A_3_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 335 [2/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 335 'load' 'A_3_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 336 [2/2] (2.32ns)   --->   "%AB_3_load = load i16* %AB_3_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 336 'load' 'AB_3_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 337 [2/2] (2.32ns)   --->   "%AB_3_load_1 = load i16* %AB_3_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 337 'load' 'AB_3_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr [1000 x i16]* @A_4, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 338 'getelementptr' 'A_4_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 339 [2/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 339 'load' 'A_4_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 340 [2/2] (2.32ns)   --->   "%AB_4_load = load i16* %AB_4_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 340 'load' 'AB_4_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 341 [2/2] (2.32ns)   --->   "%AB_4_load_1 = load i16* %AB_4_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 341 'load' 'AB_4_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr [1000 x i16]* @A_5, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 342 'getelementptr' 'A_5_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 343 [2/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 343 'load' 'A_5_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 344 [2/2] (2.32ns)   --->   "%AB_5_load = load i16* %AB_5_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 344 'load' 'AB_5_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 345 [2/2] (2.32ns)   --->   "%AB_5_load_1 = load i16* %AB_5_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 345 'load' 'AB_5_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr [1000 x i16]* @A_6, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 346 'getelementptr' 'A_6_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 347 [2/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 347 'load' 'A_6_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 348 [2/2] (2.32ns)   --->   "%AB_6_load = load i16* %AB_6_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 348 'load' 'AB_6_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 349 [2/2] (2.32ns)   --->   "%AB_6_load_1 = load i16* %AB_6_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 349 'load' 'AB_6_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr [1000 x i16]* @A_7, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 350 'getelementptr' 'A_7_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 351 [2/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 351 'load' 'A_7_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 352 [2/2] (2.32ns)   --->   "%AB_7_load = load i16* %AB_7_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 352 'load' 'AB_7_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 353 [2/2] (2.32ns)   --->   "%AB_7_load_1 = load i16* %AB_7_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 353 'load' 'AB_7_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%A_8_addr_1 = getelementptr [1000 x i16]* @A_8, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 354 'getelementptr' 'A_8_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 355 [2/2] (3.25ns)   --->   "%A_8_load = load i16* %A_8_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 355 'load' 'A_8_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 356 [2/2] (2.32ns)   --->   "%AB_8_load = load i16* %AB_8_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 356 'load' 'AB_8_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 357 [2/2] (2.32ns)   --->   "%AB_8_load_1 = load i16* %AB_8_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 357 'load' 'AB_8_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%A_9_addr_1 = getelementptr [1000 x i16]* @A_9, i64 0, i64 %zext_ln30" [block_mmult.cc:30]   --->   Operation 358 'getelementptr' 'A_9_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 359 [2/2] (3.25ns)   --->   "%A_9_load = load i16* %A_9_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 359 'load' 'A_9_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 360 [2/2] (2.32ns)   --->   "%AB_9_load = load i16* %AB_9_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 360 'load' 'AB_9_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 361 [2/2] (2.32ns)   --->   "%AB_9_load_1 = load i16* %AB_9_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 361 'load' 'AB_9_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 27 <SV = 25> <Delay = 3.63>
ST_27 : Operation 362 [1/1] (3.63ns)   --->   "%empty_28 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %BCols_V_a_0, i16* %BCols_V_a_1, i16* %BCols_V_a_2, i16* %BCols_V_a_3, i16* %BCols_V_a_4, i16* %BCols_V_a_5, i16* %BCols_V_a_6, i16* %BCols_V_a_7, i16* %BCols_V_a_8, i16* %BCols_V_a_9)" [block_mmult.cc:27]   --->   Operation 362 'read' 'empty_28' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_a_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 0" [block_mmult.cc:27]   --->   Operation 363 'extractvalue' 'tmp_a_1_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_a_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 1" [block_mmult.cc:27]   --->   Operation 364 'extractvalue' 'tmp_a_1_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_a_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 2" [block_mmult.cc:27]   --->   Operation 365 'extractvalue' 'tmp_a_1_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_a_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 3" [block_mmult.cc:27]   --->   Operation 366 'extractvalue' 'tmp_a_1_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_a_1_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 4" [block_mmult.cc:27]   --->   Operation 367 'extractvalue' 'tmp_a_1_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_a_1_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 5" [block_mmult.cc:27]   --->   Operation 368 'extractvalue' 'tmp_a_1_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_a_1_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 6" [block_mmult.cc:27]   --->   Operation 369 'extractvalue' 'tmp_a_1_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_a_1_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 7" [block_mmult.cc:27]   --->   Operation 370 'extractvalue' 'tmp_a_1_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_a_1_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 8" [block_mmult.cc:27]   --->   Operation 371 'extractvalue' 'tmp_a_1_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_a_1_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 9" [block_mmult.cc:27]   --->   Operation 372 'extractvalue' 'tmp_a_1_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 373 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 374 [1/2] (2.32ns)   --->   "%AB_0_load = load i16* %AB_0_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 374 'load' 'AB_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 375 [1/2] (2.32ns)   --->   "%AB_0_load_1 = load i16* %AB_0_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 375 'load' 'AB_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 376 [2/2] (2.32ns)   --->   "%AB_0_load_2 = load i16* %AB_0_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 376 'load' 'AB_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 377 [2/2] (2.32ns)   --->   "%AB_0_load_3 = load i16* %AB_0_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 377 'load' 'AB_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 378 [1/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 378 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 379 [1/2] (2.32ns)   --->   "%AB_1_load = load i16* %AB_1_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 379 'load' 'AB_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 380 [1/2] (2.32ns)   --->   "%AB_1_load_1 = load i16* %AB_1_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 380 'load' 'AB_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 381 [2/2] (2.32ns)   --->   "%AB_1_load_2 = load i16* %AB_1_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 381 'load' 'AB_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 382 [2/2] (2.32ns)   --->   "%AB_1_load_3 = load i16* %AB_1_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 382 'load' 'AB_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 383 [1/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 383 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 384 [1/2] (2.32ns)   --->   "%AB_2_load = load i16* %AB_2_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 384 'load' 'AB_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 385 [1/2] (2.32ns)   --->   "%AB_2_load_1 = load i16* %AB_2_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 385 'load' 'AB_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 386 [2/2] (2.32ns)   --->   "%AB_2_load_2 = load i16* %AB_2_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 386 'load' 'AB_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 387 [2/2] (2.32ns)   --->   "%AB_2_load_3 = load i16* %AB_2_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 387 'load' 'AB_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 388 [1/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 388 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 389 [1/2] (2.32ns)   --->   "%AB_3_load = load i16* %AB_3_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 389 'load' 'AB_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 390 [1/2] (2.32ns)   --->   "%AB_3_load_1 = load i16* %AB_3_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 390 'load' 'AB_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 391 [2/2] (2.32ns)   --->   "%AB_3_load_2 = load i16* %AB_3_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 391 'load' 'AB_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 392 [2/2] (2.32ns)   --->   "%AB_3_load_3 = load i16* %AB_3_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 392 'load' 'AB_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 393 [1/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 393 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 394 [1/2] (2.32ns)   --->   "%AB_4_load = load i16* %AB_4_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 394 'load' 'AB_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 395 [1/2] (2.32ns)   --->   "%AB_4_load_1 = load i16* %AB_4_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 395 'load' 'AB_4_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 396 [2/2] (2.32ns)   --->   "%AB_4_load_2 = load i16* %AB_4_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 396 'load' 'AB_4_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 397 [2/2] (2.32ns)   --->   "%AB_4_load_3 = load i16* %AB_4_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 397 'load' 'AB_4_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 398 [1/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 398 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 399 [1/2] (2.32ns)   --->   "%AB_5_load = load i16* %AB_5_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 399 'load' 'AB_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 400 [1/2] (2.32ns)   --->   "%AB_5_load_1 = load i16* %AB_5_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 400 'load' 'AB_5_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 401 [2/2] (2.32ns)   --->   "%AB_5_load_2 = load i16* %AB_5_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 401 'load' 'AB_5_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 402 [2/2] (2.32ns)   --->   "%AB_5_load_3 = load i16* %AB_5_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 402 'load' 'AB_5_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 403 [1/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 403 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 404 [1/2] (2.32ns)   --->   "%AB_6_load = load i16* %AB_6_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 404 'load' 'AB_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 405 [1/2] (2.32ns)   --->   "%AB_6_load_1 = load i16* %AB_6_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 405 'load' 'AB_6_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 406 [2/2] (2.32ns)   --->   "%AB_6_load_2 = load i16* %AB_6_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 406 'load' 'AB_6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 407 [2/2] (2.32ns)   --->   "%AB_6_load_3 = load i16* %AB_6_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 407 'load' 'AB_6_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 408 [1/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 408 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 409 [1/2] (2.32ns)   --->   "%AB_7_load = load i16* %AB_7_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 409 'load' 'AB_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 410 [1/2] (2.32ns)   --->   "%AB_7_load_1 = load i16* %AB_7_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 410 'load' 'AB_7_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 411 [2/2] (2.32ns)   --->   "%AB_7_load_2 = load i16* %AB_7_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 411 'load' 'AB_7_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 412 [2/2] (2.32ns)   --->   "%AB_7_load_3 = load i16* %AB_7_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 412 'load' 'AB_7_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 413 [1/2] (3.25ns)   --->   "%A_8_load = load i16* %A_8_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 413 'load' 'A_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 414 [1/2] (2.32ns)   --->   "%AB_8_load = load i16* %AB_8_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 414 'load' 'AB_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 415 [1/2] (2.32ns)   --->   "%AB_8_load_1 = load i16* %AB_8_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 415 'load' 'AB_8_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 416 [2/2] (2.32ns)   --->   "%AB_8_load_2 = load i16* %AB_8_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 416 'load' 'AB_8_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 417 [2/2] (2.32ns)   --->   "%AB_8_load_3 = load i16* %AB_8_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 417 'load' 'AB_8_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 418 [1/2] (3.25ns)   --->   "%A_9_load = load i16* %A_9_addr_1, align 2" [block_mmult.cc:30]   --->   Operation 418 'load' 'A_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 419 [1/2] (2.32ns)   --->   "%AB_9_load = load i16* %AB_9_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 419 'load' 'AB_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 420 [1/2] (2.32ns)   --->   "%AB_9_load_1 = load i16* %AB_9_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 420 'load' 'AB_9_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 421 [2/2] (2.32ns)   --->   "%AB_9_load_2 = load i16* %AB_9_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 421 'load' 'AB_9_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 422 [2/2] (2.32ns)   --->   "%AB_9_load_3 = load i16* %AB_9_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 422 'load' 'AB_9_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 28 <SV = 26> <Delay = 6.38>
ST_28 : Operation 423 [1/1] (3.36ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln30 = mul i16 %A_0_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 423 'mul' 'mul_ln30' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 424 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30 = add i16 %AB_0_load, %mul_ln30" [block_mmult.cc:30]   --->   Operation 424 'add' 'add_ln30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 425 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i16 %A_0_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 425 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 426 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i16 %AB_0_load_1, %mul_ln30_1" [block_mmult.cc:30]   --->   Operation 426 'add' 'add_ln30_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 427 [1/2] (2.32ns)   --->   "%AB_0_load_2 = load i16* %AB_0_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 427 'load' 'AB_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 428 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_2)   --->   "%mul_ln30_2 = mul i16 %A_0_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 428 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 429 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_2 = add i16 %AB_0_load_2, %mul_ln30_2" [block_mmult.cc:30]   --->   Operation 429 'add' 'add_ln30_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 430 [1/2] (2.32ns)   --->   "%AB_0_load_3 = load i16* %AB_0_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 430 'load' 'AB_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 431 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_3)   --->   "%mul_ln30_3 = mul i16 %A_0_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 431 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 432 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_3 = add i16 %AB_0_load_3, %mul_ln30_3" [block_mmult.cc:30]   --->   Operation 432 'add' 'add_ln30_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 433 [2/2] (2.32ns)   --->   "%AB_0_load_4 = load i16* %AB_0_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 433 'load' 'AB_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 434 [2/2] (2.32ns)   --->   "%AB_0_load_5 = load i16* %AB_0_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 434 'load' 'AB_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 435 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_10)   --->   "%mul_ln30_10 = mul i16 %A_1_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 435 'mul' 'mul_ln30_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 436 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_10 = add i16 %AB_1_load, %mul_ln30_10" [block_mmult.cc:30]   --->   Operation 436 'add' 'add_ln30_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 437 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_11)   --->   "%mul_ln30_11 = mul i16 %A_1_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 437 'mul' 'mul_ln30_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 438 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_11 = add i16 %AB_1_load_1, %mul_ln30_11" [block_mmult.cc:30]   --->   Operation 438 'add' 'add_ln30_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 439 [1/2] (2.32ns)   --->   "%AB_1_load_2 = load i16* %AB_1_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 439 'load' 'AB_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 440 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_12)   --->   "%mul_ln30_12 = mul i16 %A_1_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 440 'mul' 'mul_ln30_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 441 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_12 = add i16 %AB_1_load_2, %mul_ln30_12" [block_mmult.cc:30]   --->   Operation 441 'add' 'add_ln30_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 442 [1/2] (2.32ns)   --->   "%AB_1_load_3 = load i16* %AB_1_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 442 'load' 'AB_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 443 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_13)   --->   "%mul_ln30_13 = mul i16 %A_1_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 443 'mul' 'mul_ln30_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 444 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_13 = add i16 %AB_1_load_3, %mul_ln30_13" [block_mmult.cc:30]   --->   Operation 444 'add' 'add_ln30_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 445 [2/2] (2.32ns)   --->   "%AB_1_load_4 = load i16* %AB_1_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 445 'load' 'AB_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 446 [2/2] (2.32ns)   --->   "%AB_1_load_5 = load i16* %AB_1_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 446 'load' 'AB_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 447 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_20)   --->   "%mul_ln30_20 = mul i16 %A_2_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 447 'mul' 'mul_ln30_20' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 448 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_20 = add i16 %AB_2_load, %mul_ln30_20" [block_mmult.cc:30]   --->   Operation 448 'add' 'add_ln30_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 449 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_21)   --->   "%mul_ln30_21 = mul i16 %A_2_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 449 'mul' 'mul_ln30_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 450 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_21 = add i16 %AB_2_load_1, %mul_ln30_21" [block_mmult.cc:30]   --->   Operation 450 'add' 'add_ln30_21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 451 [1/2] (2.32ns)   --->   "%AB_2_load_2 = load i16* %AB_2_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 451 'load' 'AB_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 452 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_22)   --->   "%mul_ln30_22 = mul i16 %A_2_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 452 'mul' 'mul_ln30_22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 453 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_22 = add i16 %AB_2_load_2, %mul_ln30_22" [block_mmult.cc:30]   --->   Operation 453 'add' 'add_ln30_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 454 [1/2] (2.32ns)   --->   "%AB_2_load_3 = load i16* %AB_2_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 454 'load' 'AB_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 455 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_23)   --->   "%mul_ln30_23 = mul i16 %A_2_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 455 'mul' 'mul_ln30_23' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 456 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_23 = add i16 %AB_2_load_3, %mul_ln30_23" [block_mmult.cc:30]   --->   Operation 456 'add' 'add_ln30_23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 457 [2/2] (2.32ns)   --->   "%AB_2_load_4 = load i16* %AB_2_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 457 'load' 'AB_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 458 [2/2] (2.32ns)   --->   "%AB_2_load_5 = load i16* %AB_2_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 458 'load' 'AB_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 459 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_30)   --->   "%mul_ln30_30 = mul i16 %A_3_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 459 'mul' 'mul_ln30_30' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 460 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_30 = add i16 %AB_3_load, %mul_ln30_30" [block_mmult.cc:30]   --->   Operation 460 'add' 'add_ln30_30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 461 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_31)   --->   "%mul_ln30_31 = mul i16 %A_3_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 461 'mul' 'mul_ln30_31' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 462 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_31 = add i16 %AB_3_load_1, %mul_ln30_31" [block_mmult.cc:30]   --->   Operation 462 'add' 'add_ln30_31' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 463 [1/2] (2.32ns)   --->   "%AB_3_load_2 = load i16* %AB_3_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 463 'load' 'AB_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 464 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_32)   --->   "%mul_ln30_32 = mul i16 %A_3_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 464 'mul' 'mul_ln30_32' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 465 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_32 = add i16 %AB_3_load_2, %mul_ln30_32" [block_mmult.cc:30]   --->   Operation 465 'add' 'add_ln30_32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 466 [1/2] (2.32ns)   --->   "%AB_3_load_3 = load i16* %AB_3_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 466 'load' 'AB_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 467 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_33)   --->   "%mul_ln30_33 = mul i16 %A_3_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 467 'mul' 'mul_ln30_33' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 468 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_33 = add i16 %AB_3_load_3, %mul_ln30_33" [block_mmult.cc:30]   --->   Operation 468 'add' 'add_ln30_33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 469 [2/2] (2.32ns)   --->   "%AB_3_load_4 = load i16* %AB_3_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 469 'load' 'AB_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 470 [2/2] (2.32ns)   --->   "%AB_3_load_5 = load i16* %AB_3_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 470 'load' 'AB_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 471 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_40)   --->   "%mul_ln30_40 = mul i16 %A_4_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 471 'mul' 'mul_ln30_40' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 472 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_40 = add i16 %AB_4_load, %mul_ln30_40" [block_mmult.cc:30]   --->   Operation 472 'add' 'add_ln30_40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 473 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_41)   --->   "%mul_ln30_41 = mul i16 %A_4_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 473 'mul' 'mul_ln30_41' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 474 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_41 = add i16 %AB_4_load_1, %mul_ln30_41" [block_mmult.cc:30]   --->   Operation 474 'add' 'add_ln30_41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 475 [1/2] (2.32ns)   --->   "%AB_4_load_2 = load i16* %AB_4_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 475 'load' 'AB_4_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 476 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_42)   --->   "%mul_ln30_42 = mul i16 %A_4_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 476 'mul' 'mul_ln30_42' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 477 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_42 = add i16 %AB_4_load_2, %mul_ln30_42" [block_mmult.cc:30]   --->   Operation 477 'add' 'add_ln30_42' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 478 [1/2] (2.32ns)   --->   "%AB_4_load_3 = load i16* %AB_4_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 478 'load' 'AB_4_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 479 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_43)   --->   "%mul_ln30_43 = mul i16 %A_4_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 479 'mul' 'mul_ln30_43' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 480 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_43 = add i16 %AB_4_load_3, %mul_ln30_43" [block_mmult.cc:30]   --->   Operation 480 'add' 'add_ln30_43' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 481 [2/2] (2.32ns)   --->   "%AB_4_load_4 = load i16* %AB_4_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 481 'load' 'AB_4_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 482 [2/2] (2.32ns)   --->   "%AB_4_load_5 = load i16* %AB_4_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 482 'load' 'AB_4_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 483 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_50)   --->   "%mul_ln30_50 = mul i16 %A_5_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 483 'mul' 'mul_ln30_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 484 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_50 = add i16 %AB_5_load, %mul_ln30_50" [block_mmult.cc:30]   --->   Operation 484 'add' 'add_ln30_50' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 485 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_51)   --->   "%mul_ln30_51 = mul i16 %A_5_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 485 'mul' 'mul_ln30_51' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 486 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_51 = add i16 %AB_5_load_1, %mul_ln30_51" [block_mmult.cc:30]   --->   Operation 486 'add' 'add_ln30_51' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 487 [1/2] (2.32ns)   --->   "%AB_5_load_2 = load i16* %AB_5_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 487 'load' 'AB_5_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 488 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_52)   --->   "%mul_ln30_52 = mul i16 %A_5_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 488 'mul' 'mul_ln30_52' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 489 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_52 = add i16 %AB_5_load_2, %mul_ln30_52" [block_mmult.cc:30]   --->   Operation 489 'add' 'add_ln30_52' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 490 [1/2] (2.32ns)   --->   "%AB_5_load_3 = load i16* %AB_5_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 490 'load' 'AB_5_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 491 [2/2] (2.32ns)   --->   "%AB_5_load_4 = load i16* %AB_5_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 491 'load' 'AB_5_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 492 [2/2] (2.32ns)   --->   "%AB_5_load_5 = load i16* %AB_5_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 492 'load' 'AB_5_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 493 [1/2] (2.32ns)   --->   "%AB_6_load_2 = load i16* %AB_6_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 493 'load' 'AB_6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 494 [1/2] (2.32ns)   --->   "%AB_6_load_3 = load i16* %AB_6_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 494 'load' 'AB_6_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 495 [2/2] (2.32ns)   --->   "%AB_6_load_4 = load i16* %AB_6_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 495 'load' 'AB_6_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 496 [2/2] (2.32ns)   --->   "%AB_6_load_5 = load i16* %AB_6_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 496 'load' 'AB_6_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 497 [1/2] (2.32ns)   --->   "%AB_7_load_2 = load i16* %AB_7_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 497 'load' 'AB_7_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 498 [1/2] (2.32ns)   --->   "%AB_7_load_3 = load i16* %AB_7_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 498 'load' 'AB_7_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 499 [2/2] (2.32ns)   --->   "%AB_7_load_4 = load i16* %AB_7_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 499 'load' 'AB_7_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 500 [2/2] (2.32ns)   --->   "%AB_7_load_5 = load i16* %AB_7_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 500 'load' 'AB_7_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 501 [1/2] (2.32ns)   --->   "%AB_8_load_2 = load i16* %AB_8_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 501 'load' 'AB_8_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 502 [1/2] (2.32ns)   --->   "%AB_8_load_3 = load i16* %AB_8_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 502 'load' 'AB_8_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 503 [2/2] (2.32ns)   --->   "%AB_8_load_4 = load i16* %AB_8_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 503 'load' 'AB_8_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 504 [2/2] (2.32ns)   --->   "%AB_8_load_5 = load i16* %AB_8_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 504 'load' 'AB_8_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 505 [1/2] (2.32ns)   --->   "%AB_9_load_2 = load i16* %AB_9_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 505 'load' 'AB_9_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 506 [1/2] (2.32ns)   --->   "%AB_9_load_3 = load i16* %AB_9_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 506 'load' 'AB_9_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 507 [2/2] (2.32ns)   --->   "%AB_9_load_4 = load i16* %AB_9_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 507 'load' 'AB_9_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 508 [2/2] (2.32ns)   --->   "%AB_9_load_5 = load i16* %AB_9_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 508 'load' 'AB_9_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 29 <SV = 27> <Delay = 6.38>
ST_29 : Operation 509 [1/2] (2.32ns)   --->   "%AB_0_load_4 = load i16* %AB_0_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 509 'load' 'AB_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 510 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_4)   --->   "%mul_ln30_4 = mul i16 %A_0_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 510 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 511 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_4 = add i16 %AB_0_load_4, %mul_ln30_4" [block_mmult.cc:30]   --->   Operation 511 'add' 'add_ln30_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 512 [1/2] (2.32ns)   --->   "%AB_0_load_5 = load i16* %AB_0_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 512 'load' 'AB_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 513 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_5)   --->   "%mul_ln30_5 = mul i16 %A_0_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 513 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 514 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_5 = add i16 %AB_0_load_5, %mul_ln30_5" [block_mmult.cc:30]   --->   Operation 514 'add' 'add_ln30_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 515 [2/2] (2.32ns)   --->   "%AB_0_load_6 = load i16* %AB_0_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 515 'load' 'AB_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 516 [2/2] (2.32ns)   --->   "%AB_0_load_7 = load i16* %AB_0_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 516 'load' 'AB_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 517 [1/2] (2.32ns)   --->   "%AB_1_load_4 = load i16* %AB_1_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 517 'load' 'AB_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 518 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_14)   --->   "%mul_ln30_14 = mul i16 %A_1_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 518 'mul' 'mul_ln30_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 519 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_14 = add i16 %AB_1_load_4, %mul_ln30_14" [block_mmult.cc:30]   --->   Operation 519 'add' 'add_ln30_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 520 [1/2] (2.32ns)   --->   "%AB_1_load_5 = load i16* %AB_1_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 520 'load' 'AB_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 521 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_15)   --->   "%mul_ln30_15 = mul i16 %A_1_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 521 'mul' 'mul_ln30_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 522 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_15 = add i16 %AB_1_load_5, %mul_ln30_15" [block_mmult.cc:30]   --->   Operation 522 'add' 'add_ln30_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 523 [2/2] (2.32ns)   --->   "%AB_1_load_6 = load i16* %AB_1_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 523 'load' 'AB_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 524 [2/2] (2.32ns)   --->   "%AB_1_load_7 = load i16* %AB_1_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 524 'load' 'AB_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 525 [1/2] (2.32ns)   --->   "%AB_2_load_4 = load i16* %AB_2_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 525 'load' 'AB_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 526 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_24)   --->   "%mul_ln30_24 = mul i16 %A_2_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 526 'mul' 'mul_ln30_24' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 527 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_24 = add i16 %AB_2_load_4, %mul_ln30_24" [block_mmult.cc:30]   --->   Operation 527 'add' 'add_ln30_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 528 [1/2] (2.32ns)   --->   "%AB_2_load_5 = load i16* %AB_2_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 528 'load' 'AB_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 529 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_25)   --->   "%mul_ln30_25 = mul i16 %A_2_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 529 'mul' 'mul_ln30_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 530 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_25 = add i16 %AB_2_load_5, %mul_ln30_25" [block_mmult.cc:30]   --->   Operation 530 'add' 'add_ln30_25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 531 [2/2] (2.32ns)   --->   "%AB_2_load_6 = load i16* %AB_2_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 531 'load' 'AB_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 532 [2/2] (2.32ns)   --->   "%AB_2_load_7 = load i16* %AB_2_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 532 'load' 'AB_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 533 [1/2] (2.32ns)   --->   "%AB_3_load_4 = load i16* %AB_3_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 533 'load' 'AB_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 534 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_34)   --->   "%mul_ln30_34 = mul i16 %A_3_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 534 'mul' 'mul_ln30_34' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 535 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_34 = add i16 %AB_3_load_4, %mul_ln30_34" [block_mmult.cc:30]   --->   Operation 535 'add' 'add_ln30_34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 536 [1/2] (2.32ns)   --->   "%AB_3_load_5 = load i16* %AB_3_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 536 'load' 'AB_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 537 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_35)   --->   "%mul_ln30_35 = mul i16 %A_3_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 537 'mul' 'mul_ln30_35' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 538 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_35 = add i16 %AB_3_load_5, %mul_ln30_35" [block_mmult.cc:30]   --->   Operation 538 'add' 'add_ln30_35' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 539 [2/2] (2.32ns)   --->   "%AB_3_load_6 = load i16* %AB_3_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 539 'load' 'AB_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 540 [2/2] (2.32ns)   --->   "%AB_3_load_7 = load i16* %AB_3_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 540 'load' 'AB_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 541 [1/2] (2.32ns)   --->   "%AB_4_load_4 = load i16* %AB_4_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 541 'load' 'AB_4_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 542 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_44)   --->   "%mul_ln30_44 = mul i16 %A_4_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 542 'mul' 'mul_ln30_44' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 543 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_44 = add i16 %AB_4_load_4, %mul_ln30_44" [block_mmult.cc:30]   --->   Operation 543 'add' 'add_ln30_44' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 544 [1/2] (2.32ns)   --->   "%AB_4_load_5 = load i16* %AB_4_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 544 'load' 'AB_4_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 545 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_45)   --->   "%mul_ln30_45 = mul i16 %A_4_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 545 'mul' 'mul_ln30_45' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 546 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_45 = add i16 %AB_4_load_5, %mul_ln30_45" [block_mmult.cc:30]   --->   Operation 546 'add' 'add_ln30_45' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 547 [2/2] (2.32ns)   --->   "%AB_4_load_6 = load i16* %AB_4_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 547 'load' 'AB_4_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 548 [2/2] (2.32ns)   --->   "%AB_4_load_7 = load i16* %AB_4_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 548 'load' 'AB_4_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 549 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_53)   --->   "%mul_ln30_53 = mul i16 %A_5_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 549 'mul' 'mul_ln30_53' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 550 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_53 = add i16 %AB_5_load_3, %mul_ln30_53" [block_mmult.cc:30]   --->   Operation 550 'add' 'add_ln30_53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 551 [1/2] (2.32ns)   --->   "%AB_5_load_4 = load i16* %AB_5_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 551 'load' 'AB_5_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 552 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_54)   --->   "%mul_ln30_54 = mul i16 %A_5_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 552 'mul' 'mul_ln30_54' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 553 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_54 = add i16 %AB_5_load_4, %mul_ln30_54" [block_mmult.cc:30]   --->   Operation 553 'add' 'add_ln30_54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 554 [1/2] (2.32ns)   --->   "%AB_5_load_5 = load i16* %AB_5_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 554 'load' 'AB_5_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 555 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_55)   --->   "%mul_ln30_55 = mul i16 %A_5_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 555 'mul' 'mul_ln30_55' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 556 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_55 = add i16 %AB_5_load_5, %mul_ln30_55" [block_mmult.cc:30]   --->   Operation 556 'add' 'add_ln30_55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 557 [2/2] (2.32ns)   --->   "%AB_5_load_6 = load i16* %AB_5_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 557 'load' 'AB_5_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 558 [2/2] (2.32ns)   --->   "%AB_5_load_7 = load i16* %AB_5_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 558 'load' 'AB_5_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 559 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_60)   --->   "%mul_ln30_60 = mul i16 %A_6_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 559 'mul' 'mul_ln30_60' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 560 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_60 = add i16 %AB_6_load, %mul_ln30_60" [block_mmult.cc:30]   --->   Operation 560 'add' 'add_ln30_60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 561 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_61)   --->   "%mul_ln30_61 = mul i16 %A_6_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 561 'mul' 'mul_ln30_61' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 562 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_61 = add i16 %AB_6_load_1, %mul_ln30_61" [block_mmult.cc:30]   --->   Operation 562 'add' 'add_ln30_61' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 563 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_62)   --->   "%mul_ln30_62 = mul i16 %A_6_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 563 'mul' 'mul_ln30_62' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 564 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_62 = add i16 %AB_6_load_2, %mul_ln30_62" [block_mmult.cc:30]   --->   Operation 564 'add' 'add_ln30_62' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 565 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_63)   --->   "%mul_ln30_63 = mul i16 %A_6_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 565 'mul' 'mul_ln30_63' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 566 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_63 = add i16 %AB_6_load_3, %mul_ln30_63" [block_mmult.cc:30]   --->   Operation 566 'add' 'add_ln30_63' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 567 [1/2] (2.32ns)   --->   "%AB_6_load_4 = load i16* %AB_6_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 567 'load' 'AB_6_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 568 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_64)   --->   "%mul_ln30_64 = mul i16 %A_6_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 568 'mul' 'mul_ln30_64' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 569 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_64 = add i16 %AB_6_load_4, %mul_ln30_64" [block_mmult.cc:30]   --->   Operation 569 'add' 'add_ln30_64' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 570 [1/2] (2.32ns)   --->   "%AB_6_load_5 = load i16* %AB_6_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 570 'load' 'AB_6_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 571 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_65)   --->   "%mul_ln30_65 = mul i16 %A_6_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 571 'mul' 'mul_ln30_65' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 572 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_65 = add i16 %AB_6_load_5, %mul_ln30_65" [block_mmult.cc:30]   --->   Operation 572 'add' 'add_ln30_65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 573 [2/2] (2.32ns)   --->   "%AB_6_load_6 = load i16* %AB_6_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 573 'load' 'AB_6_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 574 [2/2] (2.32ns)   --->   "%AB_6_load_7 = load i16* %AB_6_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 574 'load' 'AB_6_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 575 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_70)   --->   "%mul_ln30_70 = mul i16 %A_7_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 575 'mul' 'mul_ln30_70' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 576 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_70 = add i16 %AB_7_load, %mul_ln30_70" [block_mmult.cc:30]   --->   Operation 576 'add' 'add_ln30_70' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 577 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_71)   --->   "%mul_ln30_71 = mul i16 %A_7_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 577 'mul' 'mul_ln30_71' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 578 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_71 = add i16 %AB_7_load_1, %mul_ln30_71" [block_mmult.cc:30]   --->   Operation 578 'add' 'add_ln30_71' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 579 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_72)   --->   "%mul_ln30_72 = mul i16 %A_7_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 579 'mul' 'mul_ln30_72' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 580 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_72 = add i16 %AB_7_load_2, %mul_ln30_72" [block_mmult.cc:30]   --->   Operation 580 'add' 'add_ln30_72' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 581 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_73)   --->   "%mul_ln30_73 = mul i16 %A_7_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 581 'mul' 'mul_ln30_73' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 582 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_73 = add i16 %AB_7_load_3, %mul_ln30_73" [block_mmult.cc:30]   --->   Operation 582 'add' 'add_ln30_73' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 583 [1/2] (2.32ns)   --->   "%AB_7_load_4 = load i16* %AB_7_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 583 'load' 'AB_7_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 584 [1/2] (2.32ns)   --->   "%AB_7_load_5 = load i16* %AB_7_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 584 'load' 'AB_7_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 585 [2/2] (2.32ns)   --->   "%AB_7_load_6 = load i16* %AB_7_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 585 'load' 'AB_7_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 586 [2/2] (2.32ns)   --->   "%AB_7_load_7 = load i16* %AB_7_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 586 'load' 'AB_7_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 587 [1/2] (2.32ns)   --->   "%AB_8_load_4 = load i16* %AB_8_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 587 'load' 'AB_8_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 588 [1/2] (2.32ns)   --->   "%AB_8_load_5 = load i16* %AB_8_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 588 'load' 'AB_8_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 589 [2/2] (2.32ns)   --->   "%AB_8_load_6 = load i16* %AB_8_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 589 'load' 'AB_8_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 590 [2/2] (2.32ns)   --->   "%AB_8_load_7 = load i16* %AB_8_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 590 'load' 'AB_8_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 591 [1/2] (2.32ns)   --->   "%AB_9_load_4 = load i16* %AB_9_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 591 'load' 'AB_9_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 592 [1/2] (2.32ns)   --->   "%AB_9_load_5 = load i16* %AB_9_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 592 'load' 'AB_9_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 593 [2/2] (2.32ns)   --->   "%AB_9_load_6 = load i16* %AB_9_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 593 'load' 'AB_9_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 594 [2/2] (2.32ns)   --->   "%AB_9_load_7 = load i16* %AB_9_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 594 'load' 'AB_9_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 30 <SV = 28> <Delay = 6.38>
ST_30 : Operation 595 [1/2] (2.32ns)   --->   "%AB_0_load_6 = load i16* %AB_0_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 595 'load' 'AB_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 596 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_6)   --->   "%mul_ln30_6 = mul i16 %A_0_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 596 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 597 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_6 = add i16 %AB_0_load_6, %mul_ln30_6" [block_mmult.cc:30]   --->   Operation 597 'add' 'add_ln30_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 598 [1/2] (2.32ns)   --->   "%AB_0_load_7 = load i16* %AB_0_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 598 'load' 'AB_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 599 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_7)   --->   "%mul_ln30_7 = mul i16 %A_0_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 599 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 600 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_7 = add i16 %AB_0_load_7, %mul_ln30_7" [block_mmult.cc:30]   --->   Operation 600 'add' 'add_ln30_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 601 [2/2] (2.32ns)   --->   "%AB_0_load_8 = load i16* %AB_0_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 601 'load' 'AB_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 602 [2/2] (2.32ns)   --->   "%AB_0_load_9 = load i16* %AB_0_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 602 'load' 'AB_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 603 [1/2] (2.32ns)   --->   "%AB_1_load_6 = load i16* %AB_1_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 603 'load' 'AB_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 604 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_16)   --->   "%mul_ln30_16 = mul i16 %A_1_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 604 'mul' 'mul_ln30_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 605 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_16 = add i16 %AB_1_load_6, %mul_ln30_16" [block_mmult.cc:30]   --->   Operation 605 'add' 'add_ln30_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 606 [1/2] (2.32ns)   --->   "%AB_1_load_7 = load i16* %AB_1_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 606 'load' 'AB_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 607 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_17)   --->   "%mul_ln30_17 = mul i16 %A_1_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 607 'mul' 'mul_ln30_17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 608 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_17 = add i16 %AB_1_load_7, %mul_ln30_17" [block_mmult.cc:30]   --->   Operation 608 'add' 'add_ln30_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 609 [2/2] (2.32ns)   --->   "%AB_1_load_8 = load i16* %AB_1_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 609 'load' 'AB_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 610 [2/2] (2.32ns)   --->   "%AB_1_load_9 = load i16* %AB_1_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 610 'load' 'AB_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 611 [1/2] (2.32ns)   --->   "%AB_2_load_6 = load i16* %AB_2_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 611 'load' 'AB_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 612 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_26)   --->   "%mul_ln30_26 = mul i16 %A_2_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 612 'mul' 'mul_ln30_26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 613 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_26 = add i16 %AB_2_load_6, %mul_ln30_26" [block_mmult.cc:30]   --->   Operation 613 'add' 'add_ln30_26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 614 [1/2] (2.32ns)   --->   "%AB_2_load_7 = load i16* %AB_2_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 614 'load' 'AB_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 615 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_27)   --->   "%mul_ln30_27 = mul i16 %A_2_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 615 'mul' 'mul_ln30_27' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 616 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_27 = add i16 %AB_2_load_7, %mul_ln30_27" [block_mmult.cc:30]   --->   Operation 616 'add' 'add_ln30_27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 617 [2/2] (2.32ns)   --->   "%AB_2_load_8 = load i16* %AB_2_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 617 'load' 'AB_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 618 [2/2] (2.32ns)   --->   "%AB_2_load_9 = load i16* %AB_2_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 618 'load' 'AB_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 619 [1/2] (2.32ns)   --->   "%AB_3_load_6 = load i16* %AB_3_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 619 'load' 'AB_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 620 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_36)   --->   "%mul_ln30_36 = mul i16 %A_3_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 620 'mul' 'mul_ln30_36' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 621 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_36 = add i16 %AB_3_load_6, %mul_ln30_36" [block_mmult.cc:30]   --->   Operation 621 'add' 'add_ln30_36' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 622 [1/2] (2.32ns)   --->   "%AB_3_load_7 = load i16* %AB_3_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 622 'load' 'AB_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 623 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_37)   --->   "%mul_ln30_37 = mul i16 %A_3_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 623 'mul' 'mul_ln30_37' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 624 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_37 = add i16 %AB_3_load_7, %mul_ln30_37" [block_mmult.cc:30]   --->   Operation 624 'add' 'add_ln30_37' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 625 [2/2] (2.32ns)   --->   "%AB_3_load_8 = load i16* %AB_3_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 625 'load' 'AB_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 626 [2/2] (2.32ns)   --->   "%AB_3_load_9 = load i16* %AB_3_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 626 'load' 'AB_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 627 [1/2] (2.32ns)   --->   "%AB_4_load_6 = load i16* %AB_4_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 627 'load' 'AB_4_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 628 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_46)   --->   "%mul_ln30_46 = mul i16 %A_4_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 628 'mul' 'mul_ln30_46' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 629 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_46 = add i16 %AB_4_load_6, %mul_ln30_46" [block_mmult.cc:30]   --->   Operation 629 'add' 'add_ln30_46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 630 [1/2] (2.32ns)   --->   "%AB_4_load_7 = load i16* %AB_4_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 630 'load' 'AB_4_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 631 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_47)   --->   "%mul_ln30_47 = mul i16 %A_4_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 631 'mul' 'mul_ln30_47' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 632 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_47 = add i16 %AB_4_load_7, %mul_ln30_47" [block_mmult.cc:30]   --->   Operation 632 'add' 'add_ln30_47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 633 [2/2] (2.32ns)   --->   "%AB_4_load_8 = load i16* %AB_4_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 633 'load' 'AB_4_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 634 [2/2] (2.32ns)   --->   "%AB_4_load_9 = load i16* %AB_4_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 634 'load' 'AB_4_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 635 [1/2] (2.32ns)   --->   "%AB_5_load_6 = load i16* %AB_5_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 635 'load' 'AB_5_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 636 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_56)   --->   "%mul_ln30_56 = mul i16 %A_5_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 636 'mul' 'mul_ln30_56' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 637 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_56 = add i16 %AB_5_load_6, %mul_ln30_56" [block_mmult.cc:30]   --->   Operation 637 'add' 'add_ln30_56' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 638 [1/2] (2.32ns)   --->   "%AB_5_load_7 = load i16* %AB_5_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 638 'load' 'AB_5_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 639 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_57)   --->   "%mul_ln30_57 = mul i16 %A_5_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 639 'mul' 'mul_ln30_57' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 640 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_57 = add i16 %AB_5_load_7, %mul_ln30_57" [block_mmult.cc:30]   --->   Operation 640 'add' 'add_ln30_57' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 641 [2/2] (2.32ns)   --->   "%AB_5_load_8 = load i16* %AB_5_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 641 'load' 'AB_5_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 642 [2/2] (2.32ns)   --->   "%AB_5_load_9 = load i16* %AB_5_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 642 'load' 'AB_5_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 643 [1/2] (2.32ns)   --->   "%AB_6_load_6 = load i16* %AB_6_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 643 'load' 'AB_6_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 644 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_66)   --->   "%mul_ln30_66 = mul i16 %A_6_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 644 'mul' 'mul_ln30_66' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 645 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_66 = add i16 %AB_6_load_6, %mul_ln30_66" [block_mmult.cc:30]   --->   Operation 645 'add' 'add_ln30_66' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 646 [1/2] (2.32ns)   --->   "%AB_6_load_7 = load i16* %AB_6_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 646 'load' 'AB_6_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 647 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_67)   --->   "%mul_ln30_67 = mul i16 %A_6_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 647 'mul' 'mul_ln30_67' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 648 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_67 = add i16 %AB_6_load_7, %mul_ln30_67" [block_mmult.cc:30]   --->   Operation 648 'add' 'add_ln30_67' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 649 [2/2] (2.32ns)   --->   "%AB_6_load_8 = load i16* %AB_6_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 649 'load' 'AB_6_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 650 [2/2] (2.32ns)   --->   "%AB_6_load_9 = load i16* %AB_6_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 650 'load' 'AB_6_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 651 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_74)   --->   "%mul_ln30_74 = mul i16 %A_7_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 651 'mul' 'mul_ln30_74' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 652 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_74 = add i16 %AB_7_load_4, %mul_ln30_74" [block_mmult.cc:30]   --->   Operation 652 'add' 'add_ln30_74' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 653 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_75)   --->   "%mul_ln30_75 = mul i16 %A_7_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 653 'mul' 'mul_ln30_75' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 654 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_75 = add i16 %AB_7_load_5, %mul_ln30_75" [block_mmult.cc:30]   --->   Operation 654 'add' 'add_ln30_75' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 655 [1/2] (2.32ns)   --->   "%AB_7_load_6 = load i16* %AB_7_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 655 'load' 'AB_7_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 656 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_76)   --->   "%mul_ln30_76 = mul i16 %A_7_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 656 'mul' 'mul_ln30_76' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 657 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_76 = add i16 %AB_7_load_6, %mul_ln30_76" [block_mmult.cc:30]   --->   Operation 657 'add' 'add_ln30_76' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 658 [1/2] (2.32ns)   --->   "%AB_7_load_7 = load i16* %AB_7_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 658 'load' 'AB_7_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 659 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_77)   --->   "%mul_ln30_77 = mul i16 %A_7_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 659 'mul' 'mul_ln30_77' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 660 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_77 = add i16 %AB_7_load_7, %mul_ln30_77" [block_mmult.cc:30]   --->   Operation 660 'add' 'add_ln30_77' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 661 [2/2] (2.32ns)   --->   "%AB_7_load_8 = load i16* %AB_7_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 661 'load' 'AB_7_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 662 [2/2] (2.32ns)   --->   "%AB_7_load_9 = load i16* %AB_7_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 662 'load' 'AB_7_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 663 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_80)   --->   "%mul_ln30_80 = mul i16 %A_8_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 663 'mul' 'mul_ln30_80' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 664 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_80 = add i16 %AB_8_load, %mul_ln30_80" [block_mmult.cc:30]   --->   Operation 664 'add' 'add_ln30_80' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 665 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_81)   --->   "%mul_ln30_81 = mul i16 %A_8_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 665 'mul' 'mul_ln30_81' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 666 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_81 = add i16 %AB_8_load_1, %mul_ln30_81" [block_mmult.cc:30]   --->   Operation 666 'add' 'add_ln30_81' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 667 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_82)   --->   "%mul_ln30_82 = mul i16 %A_8_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 667 'mul' 'mul_ln30_82' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 668 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_82 = add i16 %AB_8_load_2, %mul_ln30_82" [block_mmult.cc:30]   --->   Operation 668 'add' 'add_ln30_82' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 669 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_83)   --->   "%mul_ln30_83 = mul i16 %A_8_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 669 'mul' 'mul_ln30_83' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 670 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_83 = add i16 %AB_8_load_3, %mul_ln30_83" [block_mmult.cc:30]   --->   Operation 670 'add' 'add_ln30_83' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 671 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_84)   --->   "%mul_ln30_84 = mul i16 %A_8_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 671 'mul' 'mul_ln30_84' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 672 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_84 = add i16 %AB_8_load_4, %mul_ln30_84" [block_mmult.cc:30]   --->   Operation 672 'add' 'add_ln30_84' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 673 [1/2] (2.32ns)   --->   "%AB_8_load_6 = load i16* %AB_8_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 673 'load' 'AB_8_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 674 [1/2] (2.32ns)   --->   "%AB_8_load_7 = load i16* %AB_8_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 674 'load' 'AB_8_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 675 [2/2] (2.32ns)   --->   "%AB_8_load_8 = load i16* %AB_8_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 675 'load' 'AB_8_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 676 [2/2] (2.32ns)   --->   "%AB_8_load_9 = load i16* %AB_8_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 676 'load' 'AB_8_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 677 [1/2] (2.32ns)   --->   "%AB_9_load_6 = load i16* %AB_9_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 677 'load' 'AB_9_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 678 [1/2] (2.32ns)   --->   "%AB_9_load_7 = load i16* %AB_9_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 678 'load' 'AB_9_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 679 [2/2] (2.32ns)   --->   "%AB_9_load_8 = load i16* %AB_9_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 679 'load' 'AB_9_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 680 [2/2] (2.32ns)   --->   "%AB_9_load_9 = load i16* %AB_9_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 680 'load' 'AB_9_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 31 <SV = 29> <Delay = 8.70>
ST_31 : Operation 681 [1/1] (2.32ns)   --->   "store i16 %add_ln30, i16* %AB_0_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 681 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 682 [1/1] (2.32ns)   --->   "store i16 %add_ln30_1, i16* %AB_0_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 682 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 683 [1/2] (2.32ns)   --->   "%AB_0_load_8 = load i16* %AB_0_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 683 'load' 'AB_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 684 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_8)   --->   "%mul_ln30_8 = mul i16 %A_0_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 684 'mul' 'mul_ln30_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 685 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_8 = add i16 %AB_0_load_8, %mul_ln30_8" [block_mmult.cc:30]   --->   Operation 685 'add' 'add_ln30_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 686 [1/2] (2.32ns)   --->   "%AB_0_load_9 = load i16* %AB_0_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 686 'load' 'AB_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 687 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_9)   --->   "%mul_ln30_9 = mul i16 %A_0_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 687 'mul' 'mul_ln30_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 688 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_9 = add i16 %AB_0_load_9, %mul_ln30_9" [block_mmult.cc:30]   --->   Operation 688 'add' 'add_ln30_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 689 [1/1] (2.32ns)   --->   "store i16 %add_ln30_10, i16* %AB_1_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 689 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 690 [1/1] (2.32ns)   --->   "store i16 %add_ln30_11, i16* %AB_1_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 690 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 691 [1/2] (2.32ns)   --->   "%AB_1_load_8 = load i16* %AB_1_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 691 'load' 'AB_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 692 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_18)   --->   "%mul_ln30_18 = mul i16 %A_1_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 692 'mul' 'mul_ln30_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 693 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_18 = add i16 %AB_1_load_8, %mul_ln30_18" [block_mmult.cc:30]   --->   Operation 693 'add' 'add_ln30_18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 694 [1/2] (2.32ns)   --->   "%AB_1_load_9 = load i16* %AB_1_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 694 'load' 'AB_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 695 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_19)   --->   "%mul_ln30_19 = mul i16 %A_1_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 695 'mul' 'mul_ln30_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 696 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_19 = add i16 %AB_1_load_9, %mul_ln30_19" [block_mmult.cc:30]   --->   Operation 696 'add' 'add_ln30_19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 697 [1/1] (2.32ns)   --->   "store i16 %add_ln30_20, i16* %AB_2_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 697 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 698 [1/1] (2.32ns)   --->   "store i16 %add_ln30_21, i16* %AB_2_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 698 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 699 [1/2] (2.32ns)   --->   "%AB_2_load_8 = load i16* %AB_2_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 699 'load' 'AB_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 700 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_28)   --->   "%mul_ln30_28 = mul i16 %A_2_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 700 'mul' 'mul_ln30_28' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 701 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_28 = add i16 %AB_2_load_8, %mul_ln30_28" [block_mmult.cc:30]   --->   Operation 701 'add' 'add_ln30_28' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 702 [1/2] (2.32ns)   --->   "%AB_2_load_9 = load i16* %AB_2_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 702 'load' 'AB_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 703 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_29)   --->   "%mul_ln30_29 = mul i16 %A_2_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 703 'mul' 'mul_ln30_29' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 704 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_29 = add i16 %AB_2_load_9, %mul_ln30_29" [block_mmult.cc:30]   --->   Operation 704 'add' 'add_ln30_29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 705 [1/1] (2.32ns)   --->   "store i16 %add_ln30_30, i16* %AB_3_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 705 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 706 [1/1] (2.32ns)   --->   "store i16 %add_ln30_31, i16* %AB_3_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 706 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 707 [1/2] (2.32ns)   --->   "%AB_3_load_8 = load i16* %AB_3_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 707 'load' 'AB_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 708 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_38)   --->   "%mul_ln30_38 = mul i16 %A_3_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 708 'mul' 'mul_ln30_38' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 709 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_38 = add i16 %AB_3_load_8, %mul_ln30_38" [block_mmult.cc:30]   --->   Operation 709 'add' 'add_ln30_38' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 710 [1/2] (2.32ns)   --->   "%AB_3_load_9 = load i16* %AB_3_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 710 'load' 'AB_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 711 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_39)   --->   "%mul_ln30_39 = mul i16 %A_3_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 711 'mul' 'mul_ln30_39' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 712 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_39 = add i16 %AB_3_load_9, %mul_ln30_39" [block_mmult.cc:30]   --->   Operation 712 'add' 'add_ln30_39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 713 [1/1] (2.32ns)   --->   "store i16 %add_ln30_40, i16* %AB_4_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 713 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 714 [1/1] (2.32ns)   --->   "store i16 %add_ln30_41, i16* %AB_4_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 714 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 715 [1/2] (2.32ns)   --->   "%AB_4_load_8 = load i16* %AB_4_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 715 'load' 'AB_4_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 716 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_48)   --->   "%mul_ln30_48 = mul i16 %A_4_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 716 'mul' 'mul_ln30_48' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 717 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_48 = add i16 %AB_4_load_8, %mul_ln30_48" [block_mmult.cc:30]   --->   Operation 717 'add' 'add_ln30_48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 718 [1/2] (2.32ns)   --->   "%AB_4_load_9 = load i16* %AB_4_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 718 'load' 'AB_4_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 719 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_49)   --->   "%mul_ln30_49 = mul i16 %A_4_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 719 'mul' 'mul_ln30_49' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 720 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_49 = add i16 %AB_4_load_9, %mul_ln30_49" [block_mmult.cc:30]   --->   Operation 720 'add' 'add_ln30_49' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 721 [1/1] (2.32ns)   --->   "store i16 %add_ln30_50, i16* %AB_5_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 721 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 722 [1/1] (2.32ns)   --->   "store i16 %add_ln30_51, i16* %AB_5_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 722 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 723 [1/2] (2.32ns)   --->   "%AB_5_load_8 = load i16* %AB_5_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 723 'load' 'AB_5_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 724 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_58)   --->   "%mul_ln30_58 = mul i16 %A_5_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 724 'mul' 'mul_ln30_58' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 725 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_58 = add i16 %AB_5_load_8, %mul_ln30_58" [block_mmult.cc:30]   --->   Operation 725 'add' 'add_ln30_58' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 726 [1/2] (2.32ns)   --->   "%AB_5_load_9 = load i16* %AB_5_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 726 'load' 'AB_5_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 727 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_59)   --->   "%mul_ln30_59 = mul i16 %A_5_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 727 'mul' 'mul_ln30_59' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 728 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_59 = add i16 %AB_5_load_9, %mul_ln30_59" [block_mmult.cc:30]   --->   Operation 728 'add' 'add_ln30_59' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 729 [1/1] (2.32ns)   --->   "store i16 %add_ln30_60, i16* %AB_6_addr_1, align 8" [block_mmult.cc:30]   --->   Operation 729 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 730 [1/1] (2.32ns)   --->   "store i16 %add_ln30_61, i16* %AB_6_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 730 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 731 [1/2] (2.32ns)   --->   "%AB_6_load_8 = load i16* %AB_6_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 731 'load' 'AB_6_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 732 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_68)   --->   "%mul_ln30_68 = mul i16 %A_6_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 732 'mul' 'mul_ln30_68' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 733 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_68 = add i16 %AB_6_load_8, %mul_ln30_68" [block_mmult.cc:30]   --->   Operation 733 'add' 'add_ln30_68' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 734 [1/2] (2.32ns)   --->   "%AB_6_load_9 = load i16* %AB_6_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 734 'load' 'AB_6_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 735 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_69)   --->   "%mul_ln30_69 = mul i16 %A_6_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 735 'mul' 'mul_ln30_69' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 736 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_69 = add i16 %AB_6_load_9, %mul_ln30_69" [block_mmult.cc:30]   --->   Operation 736 'add' 'add_ln30_69' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 737 [1/1] (2.32ns)   --->   "store i16 %add_ln30_70, i16* %AB_7_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 737 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 738 [1/1] (2.32ns)   --->   "store i16 %add_ln30_71, i16* %AB_7_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 738 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 739 [1/2] (2.32ns)   --->   "%AB_7_load_8 = load i16* %AB_7_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 739 'load' 'AB_7_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 740 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_78)   --->   "%mul_ln30_78 = mul i16 %A_7_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 740 'mul' 'mul_ln30_78' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 741 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_78 = add i16 %AB_7_load_8, %mul_ln30_78" [block_mmult.cc:30]   --->   Operation 741 'add' 'add_ln30_78' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 742 [1/2] (2.32ns)   --->   "%AB_7_load_9 = load i16* %AB_7_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 742 'load' 'AB_7_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 743 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_79)   --->   "%mul_ln30_79 = mul i16 %A_7_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 743 'mul' 'mul_ln30_79' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 744 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_79 = add i16 %AB_7_load_9, %mul_ln30_79" [block_mmult.cc:30]   --->   Operation 744 'add' 'add_ln30_79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 745 [1/1] (2.32ns)   --->   "store i16 %add_ln30_80, i16* %AB_8_addr_1, align 16" [block_mmult.cc:30]   --->   Operation 745 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 746 [1/1] (2.32ns)   --->   "store i16 %add_ln30_81, i16* %AB_8_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 746 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 747 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_85)   --->   "%mul_ln30_85 = mul i16 %A_8_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 747 'mul' 'mul_ln30_85' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 748 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_85 = add i16 %AB_8_load_5, %mul_ln30_85" [block_mmult.cc:30]   --->   Operation 748 'add' 'add_ln30_85' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 749 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_86)   --->   "%mul_ln30_86 = mul i16 %A_8_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 749 'mul' 'mul_ln30_86' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 750 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_86 = add i16 %AB_8_load_6, %mul_ln30_86" [block_mmult.cc:30]   --->   Operation 750 'add' 'add_ln30_86' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 751 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_87)   --->   "%mul_ln30_87 = mul i16 %A_8_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 751 'mul' 'mul_ln30_87' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 752 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_87 = add i16 %AB_8_load_7, %mul_ln30_87" [block_mmult.cc:30]   --->   Operation 752 'add' 'add_ln30_87' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 753 [1/2] (2.32ns)   --->   "%AB_8_load_8 = load i16* %AB_8_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 753 'load' 'AB_8_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 754 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_88)   --->   "%mul_ln30_88 = mul i16 %A_8_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 754 'mul' 'mul_ln30_88' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 755 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_88 = add i16 %AB_8_load_8, %mul_ln30_88" [block_mmult.cc:30]   --->   Operation 755 'add' 'add_ln30_88' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 756 [1/2] (2.32ns)   --->   "%AB_8_load_9 = load i16* %AB_8_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 756 'load' 'AB_8_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 757 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_89)   --->   "%mul_ln30_89 = mul i16 %A_8_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 757 'mul' 'mul_ln30_89' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 758 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_89 = add i16 %AB_8_load_9, %mul_ln30_89" [block_mmult.cc:30]   --->   Operation 758 'add' 'add_ln30_89' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 759 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_90)   --->   "%mul_ln30_90 = mul i16 %A_9_load, %tmp_a_1_0" [block_mmult.cc:30]   --->   Operation 759 'mul' 'mul_ln30_90' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 760 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_90 = add i16 %AB_9_load, %mul_ln30_90" [block_mmult.cc:30]   --->   Operation 760 'add' 'add_ln30_90' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 761 [1/1] (2.32ns)   --->   "store i16 %add_ln30_90, i16* %AB_9_addr_1, align 4" [block_mmult.cc:30]   --->   Operation 761 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 762 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_91)   --->   "%mul_ln30_91 = mul i16 %A_9_load, %tmp_a_1_1" [block_mmult.cc:30]   --->   Operation 762 'mul' 'mul_ln30_91' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 763 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_91 = add i16 %AB_9_load_1, %mul_ln30_91" [block_mmult.cc:30]   --->   Operation 763 'add' 'add_ln30_91' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 764 [1/1] (2.32ns)   --->   "store i16 %add_ln30_91, i16* %AB_9_addr_2, align 2" [block_mmult.cc:30]   --->   Operation 764 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 765 [1/2] (2.32ns)   --->   "%AB_9_load_8 = load i16* %AB_9_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 765 'load' 'AB_9_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 766 [1/2] (2.32ns)   --->   "%AB_9_load_9 = load i16* %AB_9_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 766 'load' 'AB_9_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 32 <SV = 30> <Delay = 8.70>
ST_32 : Operation 767 [1/1] (2.32ns)   --->   "store i16 %add_ln30_2, i16* %AB_0_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 767 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 768 [1/1] (2.32ns)   --->   "store i16 %add_ln30_3, i16* %AB_0_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 768 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 769 [1/1] (2.32ns)   --->   "store i16 %add_ln30_12, i16* %AB_1_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 769 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 770 [1/1] (2.32ns)   --->   "store i16 %add_ln30_13, i16* %AB_1_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 770 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 771 [1/1] (2.32ns)   --->   "store i16 %add_ln30_22, i16* %AB_2_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 771 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 772 [1/1] (2.32ns)   --->   "store i16 %add_ln30_23, i16* %AB_2_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 772 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 773 [1/1] (2.32ns)   --->   "store i16 %add_ln30_32, i16* %AB_3_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 773 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 774 [1/1] (2.32ns)   --->   "store i16 %add_ln30_33, i16* %AB_3_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 774 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 775 [1/1] (2.32ns)   --->   "store i16 %add_ln30_42, i16* %AB_4_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 775 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 776 [1/1] (2.32ns)   --->   "store i16 %add_ln30_43, i16* %AB_4_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 776 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 777 [1/1] (2.32ns)   --->   "store i16 %add_ln30_52, i16* %AB_5_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 777 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 778 [1/1] (2.32ns)   --->   "store i16 %add_ln30_53, i16* %AB_5_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 778 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 779 [1/1] (2.32ns)   --->   "store i16 %add_ln30_62, i16* %AB_6_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 779 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 780 [1/1] (2.32ns)   --->   "store i16 %add_ln30_63, i16* %AB_6_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 780 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 781 [1/1] (2.32ns)   --->   "store i16 %add_ln30_72, i16* %AB_7_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 781 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 782 [1/1] (2.32ns)   --->   "store i16 %add_ln30_73, i16* %AB_7_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 782 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 783 [1/1] (2.32ns)   --->   "store i16 %add_ln30_82, i16* %AB_8_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 783 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 784 [1/1] (2.32ns)   --->   "store i16 %add_ln30_83, i16* %AB_8_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 784 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 785 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_92)   --->   "%mul_ln30_92 = mul i16 %A_9_load, %tmp_a_1_2" [block_mmult.cc:30]   --->   Operation 785 'mul' 'mul_ln30_92' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 786 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_92 = add i16 %AB_9_load_2, %mul_ln30_92" [block_mmult.cc:30]   --->   Operation 786 'add' 'add_ln30_92' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 787 [1/1] (2.32ns)   --->   "store i16 %add_ln30_92, i16* %AB_9_addr_3, align 4" [block_mmult.cc:30]   --->   Operation 787 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 788 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_93)   --->   "%mul_ln30_93 = mul i16 %A_9_load, %tmp_a_1_3" [block_mmult.cc:30]   --->   Operation 788 'mul' 'mul_ln30_93' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 789 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_93 = add i16 %AB_9_load_3, %mul_ln30_93" [block_mmult.cc:30]   --->   Operation 789 'add' 'add_ln30_93' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 790 [1/1] (2.32ns)   --->   "store i16 %add_ln30_93, i16* %AB_9_addr_4, align 2" [block_mmult.cc:30]   --->   Operation 790 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_32 : Operation 791 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_94)   --->   "%mul_ln30_94 = mul i16 %A_9_load, %tmp_a_1_4" [block_mmult.cc:30]   --->   Operation 791 'mul' 'mul_ln30_94' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 792 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_94 = add i16 %AB_9_load_4, %mul_ln30_94" [block_mmult.cc:30]   --->   Operation 792 'add' 'add_ln30_94' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 793 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_95)   --->   "%mul_ln30_95 = mul i16 %A_9_load, %tmp_a_1_5" [block_mmult.cc:30]   --->   Operation 793 'mul' 'mul_ln30_95' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 794 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_95 = add i16 %AB_9_load_5, %mul_ln30_95" [block_mmult.cc:30]   --->   Operation 794 'add' 'add_ln30_95' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 795 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_96)   --->   "%mul_ln30_96 = mul i16 %A_9_load, %tmp_a_1_6" [block_mmult.cc:30]   --->   Operation 795 'mul' 'mul_ln30_96' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 796 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_96 = add i16 %AB_9_load_6, %mul_ln30_96" [block_mmult.cc:30]   --->   Operation 796 'add' 'add_ln30_96' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 797 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_97)   --->   "%mul_ln30_97 = mul i16 %A_9_load, %tmp_a_1_7" [block_mmult.cc:30]   --->   Operation 797 'mul' 'mul_ln30_97' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 798 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_97 = add i16 %AB_9_load_7, %mul_ln30_97" [block_mmult.cc:30]   --->   Operation 798 'add' 'add_ln30_97' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 799 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_98)   --->   "%mul_ln30_98 = mul i16 %A_9_load, %tmp_a_1_8" [block_mmult.cc:30]   --->   Operation 799 'mul' 'mul_ln30_98' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 800 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_98 = add i16 %AB_9_load_8, %mul_ln30_98" [block_mmult.cc:30]   --->   Operation 800 'add' 'add_ln30_98' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 801 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_99)   --->   "%mul_ln30_99 = mul i16 %A_9_load, %tmp_a_1_9" [block_mmult.cc:30]   --->   Operation 801 'mul' 'mul_ln30_99' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 802 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_99 = add i16 %AB_9_load_9, %mul_ln30_99" [block_mmult.cc:30]   --->   Operation 802 'add' 'add_ln30_99' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 31> <Delay = 2.32>
ST_33 : Operation 803 [1/1] (2.32ns)   --->   "store i16 %add_ln30_4, i16* %AB_0_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 803 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 804 [1/1] (2.32ns)   --->   "store i16 %add_ln30_5, i16* %AB_0_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 804 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 805 [1/1] (2.32ns)   --->   "store i16 %add_ln30_14, i16* %AB_1_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 805 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 806 [1/1] (2.32ns)   --->   "store i16 %add_ln30_15, i16* %AB_1_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 806 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 807 [1/1] (2.32ns)   --->   "store i16 %add_ln30_24, i16* %AB_2_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 807 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 808 [1/1] (2.32ns)   --->   "store i16 %add_ln30_25, i16* %AB_2_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 808 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 809 [1/1] (2.32ns)   --->   "store i16 %add_ln30_34, i16* %AB_3_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 809 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 810 [1/1] (2.32ns)   --->   "store i16 %add_ln30_35, i16* %AB_3_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 810 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 811 [1/1] (2.32ns)   --->   "store i16 %add_ln30_44, i16* %AB_4_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 811 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 812 [1/1] (2.32ns)   --->   "store i16 %add_ln30_45, i16* %AB_4_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 812 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 813 [1/1] (2.32ns)   --->   "store i16 %add_ln30_54, i16* %AB_5_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 813 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 814 [1/1] (2.32ns)   --->   "store i16 %add_ln30_55, i16* %AB_5_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 814 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 815 [1/1] (2.32ns)   --->   "store i16 %add_ln30_64, i16* %AB_6_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 816 [1/1] (2.32ns)   --->   "store i16 %add_ln30_65, i16* %AB_6_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 816 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 817 [1/1] (2.32ns)   --->   "store i16 %add_ln30_74, i16* %AB_7_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 817 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 818 [1/1] (2.32ns)   --->   "store i16 %add_ln30_75, i16* %AB_7_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 818 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 819 [1/1] (2.32ns)   --->   "store i16 %add_ln30_84, i16* %AB_8_addr_5, align 8" [block_mmult.cc:30]   --->   Operation 819 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 820 [1/1] (2.32ns)   --->   "store i16 %add_ln30_85, i16* %AB_8_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 820 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 821 [1/1] (2.32ns)   --->   "store i16 %add_ln30_94, i16* %AB_9_addr_5, align 4" [block_mmult.cc:30]   --->   Operation 821 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 822 [1/1] (2.32ns)   --->   "store i16 %add_ln30_95, i16* %AB_9_addr_6, align 2" [block_mmult.cc:30]   --->   Operation 822 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 34 <SV = 32> <Delay = 2.32>
ST_34 : Operation 823 [1/1] (2.32ns)   --->   "store i16 %add_ln30_6, i16* %AB_0_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 823 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 824 [1/1] (2.32ns)   --->   "store i16 %add_ln30_7, i16* %AB_0_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 824 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 825 [1/1] (2.32ns)   --->   "store i16 %add_ln30_16, i16* %AB_1_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 825 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 826 [1/1] (2.32ns)   --->   "store i16 %add_ln30_17, i16* %AB_1_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 826 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 827 [1/1] (2.32ns)   --->   "store i16 %add_ln30_26, i16* %AB_2_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 827 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 828 [1/1] (2.32ns)   --->   "store i16 %add_ln30_27, i16* %AB_2_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 828 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 829 [1/1] (2.32ns)   --->   "store i16 %add_ln30_36, i16* %AB_3_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 829 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 830 [1/1] (2.32ns)   --->   "store i16 %add_ln30_37, i16* %AB_3_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 830 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 831 [1/1] (2.32ns)   --->   "store i16 %add_ln30_46, i16* %AB_4_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 831 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 832 [1/1] (2.32ns)   --->   "store i16 %add_ln30_47, i16* %AB_4_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 832 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 833 [1/1] (2.32ns)   --->   "store i16 %add_ln30_56, i16* %AB_5_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 833 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 834 [1/1] (2.32ns)   --->   "store i16 %add_ln30_57, i16* %AB_5_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 834 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 835 [1/1] (2.32ns)   --->   "store i16 %add_ln30_66, i16* %AB_6_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 835 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 836 [1/1] (2.32ns)   --->   "store i16 %add_ln30_67, i16* %AB_6_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 836 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 837 [1/1] (2.32ns)   --->   "store i16 %add_ln30_76, i16* %AB_7_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 837 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 838 [1/1] (2.32ns)   --->   "store i16 %add_ln30_77, i16* %AB_7_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 838 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 839 [1/1] (2.32ns)   --->   "store i16 %add_ln30_86, i16* %AB_8_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 839 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 840 [1/1] (2.32ns)   --->   "store i16 %add_ln30_87, i16* %AB_8_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 840 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 841 [1/1] (2.32ns)   --->   "store i16 %add_ln30_96, i16* %AB_9_addr_7, align 4" [block_mmult.cc:30]   --->   Operation 841 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 842 [1/1] (2.32ns)   --->   "store i16 %add_ln30_97, i16* %AB_9_addr_8, align 2" [block_mmult.cc:30]   --->   Operation 842 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 35 <SV = 33> <Delay = 2.32>
ST_35 : Operation 843 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [block_mmult.cc:25]   --->   Operation 843 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [block_mmult.cc:25]   --->   Operation 844 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:26]   --->   Operation 845 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (2.32ns)   --->   "store i16 %add_ln30_8, i16* %AB_0_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 846 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 847 [1/1] (2.32ns)   --->   "store i16 %add_ln30_9, i16* %AB_0_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 847 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 848 [1/1] (2.32ns)   --->   "store i16 %add_ln30_18, i16* %AB_1_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 848 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 849 [1/1] (2.32ns)   --->   "store i16 %add_ln30_19, i16* %AB_1_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 849 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 850 [1/1] (2.32ns)   --->   "store i16 %add_ln30_28, i16* %AB_2_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 850 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 851 [1/1] (2.32ns)   --->   "store i16 %add_ln30_29, i16* %AB_2_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 851 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 852 [1/1] (2.32ns)   --->   "store i16 %add_ln30_38, i16* %AB_3_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 852 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 853 [1/1] (2.32ns)   --->   "store i16 %add_ln30_39, i16* %AB_3_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 853 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 854 [1/1] (2.32ns)   --->   "store i16 %add_ln30_48, i16* %AB_4_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 854 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 855 [1/1] (2.32ns)   --->   "store i16 %add_ln30_49, i16* %AB_4_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 855 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 856 [1/1] (2.32ns)   --->   "store i16 %add_ln30_58, i16* %AB_5_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 856 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 857 [1/1] (2.32ns)   --->   "store i16 %add_ln30_59, i16* %AB_5_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 857 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 858 [1/1] (2.32ns)   --->   "store i16 %add_ln30_68, i16* %AB_6_addr_9, align 8" [block_mmult.cc:30]   --->   Operation 858 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 859 [1/1] (2.32ns)   --->   "store i16 %add_ln30_69, i16* %AB_6_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 859 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 860 [1/1] (2.32ns)   --->   "store i16 %add_ln30_78, i16* %AB_7_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 860 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 861 [1/1] (2.32ns)   --->   "store i16 %add_ln30_79, i16* %AB_7_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 861 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 862 [1/1] (2.32ns)   --->   "store i16 %add_ln30_88, i16* %AB_8_addr_9, align 16" [block_mmult.cc:30]   --->   Operation 862 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 863 [1/1] (2.32ns)   --->   "store i16 %add_ln30_89, i16* %AB_8_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 863 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 864 [1/1] (2.32ns)   --->   "store i16 %add_ln30_98, i16* %AB_9_addr_9, align 4" [block_mmult.cc:30]   --->   Operation 864 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 865 [1/1] (2.32ns)   --->   "store i16 %add_ln30_99, i16* %AB_9_addr_10, align 2" [block_mmult.cc:30]   --->   Operation 865 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 866 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_1)" [block_mmult.cc:33]   --->   Operation 866 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (0.00ns)   --->   "br label %.loopexit4" [block_mmult.cc:25]   --->   Operation 867 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 25> <Delay = 2.32>
ST_36 : Operation 868 [2/2] (2.32ns)   --->   "%AB_0_load_10 = load i16* %AB_0_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 868 'load' 'AB_0_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 869 [2/2] (2.32ns)   --->   "%AB_1_load_10 = load i16* %AB_1_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 869 'load' 'AB_1_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 870 [2/2] (2.32ns)   --->   "%AB_2_load_10 = load i16* %AB_2_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 870 'load' 'AB_2_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 871 [2/2] (2.32ns)   --->   "%AB_3_load_10 = load i16* %AB_3_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 871 'load' 'AB_3_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 872 [2/2] (2.32ns)   --->   "%AB_4_load_10 = load i16* %AB_4_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 872 'load' 'AB_4_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 873 [2/2] (2.32ns)   --->   "%AB_5_load_10 = load i16* %AB_5_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 873 'load' 'AB_5_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 874 [2/2] (2.32ns)   --->   "%AB_6_load_10 = load i16* %AB_6_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 874 'load' 'AB_6_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 875 [2/2] (2.32ns)   --->   "%AB_7_load_10 = load i16* %AB_7_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 875 'load' 'AB_7_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 876 [2/2] (2.32ns)   --->   "%AB_8_load_10 = load i16* %AB_8_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 876 'load' 'AB_8_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 877 [2/2] (2.32ns)   --->   "%AB_9_load_10 = load i16* %AB_9_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 877 'load' 'AB_9_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 878 [2/2] (2.32ns)   --->   "%AB_0_load_11 = load i16* %AB_0_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 878 'load' 'AB_0_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 879 [2/2] (2.32ns)   --->   "%AB_1_load_11 = load i16* %AB_1_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 879 'load' 'AB_1_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 880 [2/2] (2.32ns)   --->   "%AB_2_load_11 = load i16* %AB_2_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 880 'load' 'AB_2_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 881 [2/2] (2.32ns)   --->   "%AB_3_load_11 = load i16* %AB_3_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 881 'load' 'AB_3_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 882 [2/2] (2.32ns)   --->   "%AB_4_load_11 = load i16* %AB_4_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 882 'load' 'AB_4_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 883 [2/2] (2.32ns)   --->   "%AB_5_load_11 = load i16* %AB_5_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 883 'load' 'AB_5_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 884 [2/2] (2.32ns)   --->   "%AB_6_load_11 = load i16* %AB_6_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 884 'load' 'AB_6_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 885 [2/2] (2.32ns)   --->   "%AB_7_load_11 = load i16* %AB_7_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 885 'load' 'AB_7_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 886 [2/2] (2.32ns)   --->   "%AB_8_load_11 = load i16* %AB_8_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 886 'load' 'AB_8_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 887 [2/2] (2.32ns)   --->   "%AB_9_load_11 = load i16* %AB_9_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 887 'load' 'AB_9_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 37 <SV = 26> <Delay = 2.32>
ST_37 : Operation 888 [1/2] (2.32ns)   --->   "%AB_0_load_10 = load i16* %AB_0_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 888 'load' 'AB_0_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 889 [1/2] (2.32ns)   --->   "%AB_1_load_10 = load i16* %AB_1_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 889 'load' 'AB_1_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 890 [1/2] (2.32ns)   --->   "%AB_2_load_10 = load i16* %AB_2_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 890 'load' 'AB_2_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 891 [1/2] (2.32ns)   --->   "%AB_3_load_10 = load i16* %AB_3_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 891 'load' 'AB_3_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 892 [1/2] (2.32ns)   --->   "%AB_4_load_10 = load i16* %AB_4_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 892 'load' 'AB_4_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 893 [1/2] (2.32ns)   --->   "%AB_5_load_10 = load i16* %AB_5_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 893 'load' 'AB_5_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 894 [1/2] (2.32ns)   --->   "%AB_6_load_10 = load i16* %AB_6_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 894 'load' 'AB_6_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 895 [1/2] (2.32ns)   --->   "%AB_7_load_10 = load i16* %AB_7_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 895 'load' 'AB_7_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 896 [1/2] (2.32ns)   --->   "%AB_8_load_10 = load i16* %AB_8_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 896 'load' 'AB_8_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 897 [1/2] (2.32ns)   --->   "%AB_9_load_10 = load i16* %AB_9_addr_1, align 2" [block_mmult.cc:56]   --->   Operation 897 'load' 'AB_9_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 898 [1/2] (2.32ns)   --->   "%AB_0_load_11 = load i16* %AB_0_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 898 'load' 'AB_0_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 899 [1/2] (2.32ns)   --->   "%AB_1_load_11 = load i16* %AB_1_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 899 'load' 'AB_1_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 900 [1/2] (2.32ns)   --->   "%AB_2_load_11 = load i16* %AB_2_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 900 'load' 'AB_2_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 901 [1/2] (2.32ns)   --->   "%AB_3_load_11 = load i16* %AB_3_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 901 'load' 'AB_3_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 902 [1/2] (2.32ns)   --->   "%AB_4_load_11 = load i16* %AB_4_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 902 'load' 'AB_4_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 903 [1/2] (2.32ns)   --->   "%AB_5_load_11 = load i16* %AB_5_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 903 'load' 'AB_5_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 904 [1/2] (2.32ns)   --->   "%AB_6_load_11 = load i16* %AB_6_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 904 'load' 'AB_6_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 905 [1/2] (2.32ns)   --->   "%AB_7_load_11 = load i16* %AB_7_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 905 'load' 'AB_7_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 906 [1/2] (2.32ns)   --->   "%AB_8_load_11 = load i16* %AB_8_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 906 'load' 'AB_8_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 907 [1/2] (2.32ns)   --->   "%AB_9_load_11 = load i16* %AB_9_addr_2, align 2" [block_mmult.cc:56]   --->   Operation 907 'load' 'AB_9_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 908 [2/2] (2.32ns)   --->   "%AB_0_load_12 = load i16* %AB_0_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 908 'load' 'AB_0_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 909 [2/2] (2.32ns)   --->   "%AB_1_load_12 = load i16* %AB_1_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 909 'load' 'AB_1_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 910 [2/2] (2.32ns)   --->   "%AB_2_load_12 = load i16* %AB_2_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 910 'load' 'AB_2_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 911 [2/2] (2.32ns)   --->   "%AB_3_load_12 = load i16* %AB_3_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 911 'load' 'AB_3_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 912 [2/2] (2.32ns)   --->   "%AB_4_load_12 = load i16* %AB_4_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 912 'load' 'AB_4_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 913 [2/2] (2.32ns)   --->   "%AB_5_load_12 = load i16* %AB_5_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 913 'load' 'AB_5_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 914 [2/2] (2.32ns)   --->   "%AB_6_load_12 = load i16* %AB_6_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 914 'load' 'AB_6_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 915 [2/2] (2.32ns)   --->   "%AB_7_load_12 = load i16* %AB_7_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 915 'load' 'AB_7_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 916 [2/2] (2.32ns)   --->   "%AB_8_load_12 = load i16* %AB_8_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 916 'load' 'AB_8_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 917 [2/2] (2.32ns)   --->   "%AB_9_load_12 = load i16* %AB_9_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 917 'load' 'AB_9_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 918 [2/2] (2.32ns)   --->   "%AB_0_load_13 = load i16* %AB_0_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 918 'load' 'AB_0_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 919 [2/2] (2.32ns)   --->   "%AB_1_load_13 = load i16* %AB_1_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 919 'load' 'AB_1_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 920 [2/2] (2.32ns)   --->   "%AB_2_load_13 = load i16* %AB_2_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 920 'load' 'AB_2_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 921 [2/2] (2.32ns)   --->   "%AB_3_load_13 = load i16* %AB_3_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 921 'load' 'AB_3_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 922 [2/2] (2.32ns)   --->   "%AB_4_load_13 = load i16* %AB_4_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 922 'load' 'AB_4_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 923 [2/2] (2.32ns)   --->   "%AB_5_load_13 = load i16* %AB_5_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 923 'load' 'AB_5_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 924 [2/2] (2.32ns)   --->   "%AB_6_load_13 = load i16* %AB_6_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 924 'load' 'AB_6_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 925 [2/2] (2.32ns)   --->   "%AB_7_load_13 = load i16* %AB_7_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 925 'load' 'AB_7_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 926 [2/2] (2.32ns)   --->   "%AB_8_load_13 = load i16* %AB_8_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 926 'load' 'AB_8_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_37 : Operation 927 [2/2] (2.32ns)   --->   "%AB_9_load_13 = load i16* %AB_9_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 927 'load' 'AB_9_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 38 <SV = 27> <Delay = 2.32>
ST_38 : Operation 928 [1/2] (2.32ns)   --->   "%AB_0_load_12 = load i16* %AB_0_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 928 'load' 'AB_0_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 929 [1/2] (2.32ns)   --->   "%AB_1_load_12 = load i16* %AB_1_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 929 'load' 'AB_1_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 930 [1/2] (2.32ns)   --->   "%AB_2_load_12 = load i16* %AB_2_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 930 'load' 'AB_2_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 931 [1/2] (2.32ns)   --->   "%AB_3_load_12 = load i16* %AB_3_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 931 'load' 'AB_3_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 932 [1/2] (2.32ns)   --->   "%AB_4_load_12 = load i16* %AB_4_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 932 'load' 'AB_4_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 933 [1/2] (2.32ns)   --->   "%AB_5_load_12 = load i16* %AB_5_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 933 'load' 'AB_5_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 934 [1/2] (2.32ns)   --->   "%AB_6_load_12 = load i16* %AB_6_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 934 'load' 'AB_6_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 935 [1/2] (2.32ns)   --->   "%AB_7_load_12 = load i16* %AB_7_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 935 'load' 'AB_7_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 936 [1/2] (2.32ns)   --->   "%AB_8_load_12 = load i16* %AB_8_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 936 'load' 'AB_8_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 937 [1/2] (2.32ns)   --->   "%AB_9_load_12 = load i16* %AB_9_addr_3, align 2" [block_mmult.cc:56]   --->   Operation 937 'load' 'AB_9_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 938 [1/2] (2.32ns)   --->   "%AB_0_load_13 = load i16* %AB_0_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 938 'load' 'AB_0_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 939 [1/2] (2.32ns)   --->   "%AB_1_load_13 = load i16* %AB_1_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 939 'load' 'AB_1_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 940 [1/2] (2.32ns)   --->   "%AB_2_load_13 = load i16* %AB_2_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 940 'load' 'AB_2_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 941 [1/2] (2.32ns)   --->   "%AB_3_load_13 = load i16* %AB_3_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 941 'load' 'AB_3_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 942 [1/2] (2.32ns)   --->   "%AB_4_load_13 = load i16* %AB_4_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 942 'load' 'AB_4_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 943 [1/2] (2.32ns)   --->   "%AB_5_load_13 = load i16* %AB_5_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 943 'load' 'AB_5_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 944 [1/2] (2.32ns)   --->   "%AB_6_load_13 = load i16* %AB_6_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 944 'load' 'AB_6_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 945 [1/2] (2.32ns)   --->   "%AB_7_load_13 = load i16* %AB_7_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 945 'load' 'AB_7_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 946 [1/2] (2.32ns)   --->   "%AB_8_load_13 = load i16* %AB_8_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 946 'load' 'AB_8_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 947 [1/2] (2.32ns)   --->   "%AB_9_load_13 = load i16* %AB_9_addr_4, align 2" [block_mmult.cc:56]   --->   Operation 947 'load' 'AB_9_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 948 [2/2] (2.32ns)   --->   "%AB_0_load_14 = load i16* %AB_0_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 948 'load' 'AB_0_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 949 [2/2] (2.32ns)   --->   "%AB_1_load_14 = load i16* %AB_1_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 949 'load' 'AB_1_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 950 [2/2] (2.32ns)   --->   "%AB_2_load_14 = load i16* %AB_2_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 950 'load' 'AB_2_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 951 [2/2] (2.32ns)   --->   "%AB_3_load_14 = load i16* %AB_3_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 951 'load' 'AB_3_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 952 [2/2] (2.32ns)   --->   "%AB_4_load_14 = load i16* %AB_4_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 952 'load' 'AB_4_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 953 [2/2] (2.32ns)   --->   "%AB_5_load_14 = load i16* %AB_5_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 953 'load' 'AB_5_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 954 [2/2] (2.32ns)   --->   "%AB_6_load_14 = load i16* %AB_6_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 954 'load' 'AB_6_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 955 [2/2] (2.32ns)   --->   "%AB_7_load_14 = load i16* %AB_7_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 955 'load' 'AB_7_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 956 [2/2] (2.32ns)   --->   "%AB_8_load_14 = load i16* %AB_8_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 956 'load' 'AB_8_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 957 [2/2] (2.32ns)   --->   "%AB_9_load_14 = load i16* %AB_9_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 957 'load' 'AB_9_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 958 [2/2] (2.32ns)   --->   "%AB_0_load_15 = load i16* %AB_0_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 958 'load' 'AB_0_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 959 [2/2] (2.32ns)   --->   "%AB_1_load_15 = load i16* %AB_1_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 959 'load' 'AB_1_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 960 [2/2] (2.32ns)   --->   "%AB_2_load_15 = load i16* %AB_2_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 960 'load' 'AB_2_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 961 [2/2] (2.32ns)   --->   "%AB_3_load_15 = load i16* %AB_3_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 961 'load' 'AB_3_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 962 [2/2] (2.32ns)   --->   "%AB_4_load_15 = load i16* %AB_4_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 962 'load' 'AB_4_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 963 [2/2] (2.32ns)   --->   "%AB_5_load_15 = load i16* %AB_5_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 963 'load' 'AB_5_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 964 [2/2] (2.32ns)   --->   "%AB_6_load_15 = load i16* %AB_6_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 964 'load' 'AB_6_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 965 [2/2] (2.32ns)   --->   "%AB_7_load_15 = load i16* %AB_7_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 965 'load' 'AB_7_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 966 [2/2] (2.32ns)   --->   "%AB_8_load_15 = load i16* %AB_8_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 966 'load' 'AB_8_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_38 : Operation 967 [2/2] (2.32ns)   --->   "%AB_9_load_15 = load i16* %AB_9_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 967 'load' 'AB_9_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 39 <SV = 28> <Delay = 2.32>
ST_39 : Operation 968 [1/2] (2.32ns)   --->   "%AB_0_load_14 = load i16* %AB_0_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 968 'load' 'AB_0_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 969 [1/2] (2.32ns)   --->   "%AB_1_load_14 = load i16* %AB_1_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 969 'load' 'AB_1_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 970 [1/2] (2.32ns)   --->   "%AB_2_load_14 = load i16* %AB_2_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 970 'load' 'AB_2_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 971 [1/2] (2.32ns)   --->   "%AB_3_load_14 = load i16* %AB_3_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 971 'load' 'AB_3_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 972 [1/2] (2.32ns)   --->   "%AB_4_load_14 = load i16* %AB_4_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 972 'load' 'AB_4_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 973 [1/2] (2.32ns)   --->   "%AB_5_load_14 = load i16* %AB_5_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 973 'load' 'AB_5_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 974 [1/2] (2.32ns)   --->   "%AB_6_load_14 = load i16* %AB_6_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 974 'load' 'AB_6_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 975 [1/2] (2.32ns)   --->   "%AB_7_load_14 = load i16* %AB_7_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 975 'load' 'AB_7_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 976 [1/2] (2.32ns)   --->   "%AB_8_load_14 = load i16* %AB_8_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 976 'load' 'AB_8_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 977 [1/2] (2.32ns)   --->   "%AB_9_load_14 = load i16* %AB_9_addr_5, align 2" [block_mmult.cc:56]   --->   Operation 977 'load' 'AB_9_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 978 [1/2] (2.32ns)   --->   "%AB_0_load_15 = load i16* %AB_0_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 978 'load' 'AB_0_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 979 [1/2] (2.32ns)   --->   "%AB_1_load_15 = load i16* %AB_1_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 979 'load' 'AB_1_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 980 [1/2] (2.32ns)   --->   "%AB_2_load_15 = load i16* %AB_2_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 980 'load' 'AB_2_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 981 [1/2] (2.32ns)   --->   "%AB_3_load_15 = load i16* %AB_3_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 981 'load' 'AB_3_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 982 [1/2] (2.32ns)   --->   "%AB_4_load_15 = load i16* %AB_4_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 982 'load' 'AB_4_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 983 [1/2] (2.32ns)   --->   "%AB_5_load_15 = load i16* %AB_5_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 983 'load' 'AB_5_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 984 [1/2] (2.32ns)   --->   "%AB_6_load_15 = load i16* %AB_6_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 984 'load' 'AB_6_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 985 [1/2] (2.32ns)   --->   "%AB_7_load_15 = load i16* %AB_7_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 985 'load' 'AB_7_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 986 [1/2] (2.32ns)   --->   "%AB_8_load_15 = load i16* %AB_8_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 986 'load' 'AB_8_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 987 [1/2] (2.32ns)   --->   "%AB_9_load_15 = load i16* %AB_9_addr_6, align 2" [block_mmult.cc:56]   --->   Operation 987 'load' 'AB_9_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 988 [2/2] (2.32ns)   --->   "%AB_0_load_16 = load i16* %AB_0_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 988 'load' 'AB_0_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 989 [2/2] (2.32ns)   --->   "%AB_1_load_16 = load i16* %AB_1_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 989 'load' 'AB_1_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 990 [2/2] (2.32ns)   --->   "%AB_2_load_16 = load i16* %AB_2_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 990 'load' 'AB_2_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 991 [2/2] (2.32ns)   --->   "%AB_3_load_16 = load i16* %AB_3_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 991 'load' 'AB_3_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 992 [2/2] (2.32ns)   --->   "%AB_4_load_16 = load i16* %AB_4_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 992 'load' 'AB_4_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 993 [2/2] (2.32ns)   --->   "%AB_5_load_16 = load i16* %AB_5_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 993 'load' 'AB_5_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 994 [2/2] (2.32ns)   --->   "%AB_6_load_16 = load i16* %AB_6_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 994 'load' 'AB_6_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 995 [2/2] (2.32ns)   --->   "%AB_7_load_16 = load i16* %AB_7_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 995 'load' 'AB_7_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 996 [2/2] (2.32ns)   --->   "%AB_8_load_16 = load i16* %AB_8_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 996 'load' 'AB_8_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 997 [2/2] (2.32ns)   --->   "%AB_9_load_16 = load i16* %AB_9_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 997 'load' 'AB_9_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 998 [2/2] (2.32ns)   --->   "%AB_0_load_17 = load i16* %AB_0_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 998 'load' 'AB_0_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 999 [2/2] (2.32ns)   --->   "%AB_1_load_17 = load i16* %AB_1_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 999 'load' 'AB_1_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1000 [2/2] (2.32ns)   --->   "%AB_2_load_17 = load i16* %AB_2_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1000 'load' 'AB_2_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1001 [2/2] (2.32ns)   --->   "%AB_3_load_17 = load i16* %AB_3_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1001 'load' 'AB_3_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1002 [2/2] (2.32ns)   --->   "%AB_4_load_17 = load i16* %AB_4_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1002 'load' 'AB_4_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1003 [2/2] (2.32ns)   --->   "%AB_5_load_17 = load i16* %AB_5_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1003 'load' 'AB_5_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1004 [2/2] (2.32ns)   --->   "%AB_6_load_17 = load i16* %AB_6_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1004 'load' 'AB_6_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1005 [2/2] (2.32ns)   --->   "%AB_7_load_17 = load i16* %AB_7_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1005 'load' 'AB_7_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1006 [2/2] (2.32ns)   --->   "%AB_8_load_17 = load i16* %AB_8_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1006 'load' 'AB_8_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_39 : Operation 1007 [2/2] (2.32ns)   --->   "%AB_9_load_17 = load i16* %AB_9_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1007 'load' 'AB_9_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 40 <SV = 29> <Delay = 2.32>
ST_40 : Operation 1008 [1/2] (2.32ns)   --->   "%AB_0_load_16 = load i16* %AB_0_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1008 'load' 'AB_0_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1009 [1/2] (2.32ns)   --->   "%AB_1_load_16 = load i16* %AB_1_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1009 'load' 'AB_1_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1010 [1/2] (2.32ns)   --->   "%AB_2_load_16 = load i16* %AB_2_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1010 'load' 'AB_2_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1011 [1/2] (2.32ns)   --->   "%AB_3_load_16 = load i16* %AB_3_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1011 'load' 'AB_3_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1012 [1/2] (2.32ns)   --->   "%AB_4_load_16 = load i16* %AB_4_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1012 'load' 'AB_4_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1013 [1/2] (2.32ns)   --->   "%AB_5_load_16 = load i16* %AB_5_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1013 'load' 'AB_5_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1014 [1/2] (2.32ns)   --->   "%AB_6_load_16 = load i16* %AB_6_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1014 'load' 'AB_6_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1015 [1/2] (2.32ns)   --->   "%AB_7_load_16 = load i16* %AB_7_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1015 'load' 'AB_7_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1016 [1/2] (2.32ns)   --->   "%AB_8_load_16 = load i16* %AB_8_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1016 'load' 'AB_8_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1017 [1/2] (2.32ns)   --->   "%AB_9_load_16 = load i16* %AB_9_addr_7, align 2" [block_mmult.cc:56]   --->   Operation 1017 'load' 'AB_9_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1018 [1/2] (2.32ns)   --->   "%AB_0_load_17 = load i16* %AB_0_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1018 'load' 'AB_0_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1019 [1/2] (2.32ns)   --->   "%AB_1_load_17 = load i16* %AB_1_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1019 'load' 'AB_1_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1020 [1/2] (2.32ns)   --->   "%AB_2_load_17 = load i16* %AB_2_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1020 'load' 'AB_2_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1021 [1/2] (2.32ns)   --->   "%AB_3_load_17 = load i16* %AB_3_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1021 'load' 'AB_3_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1022 [1/2] (2.32ns)   --->   "%AB_4_load_17 = load i16* %AB_4_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1022 'load' 'AB_4_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1023 [1/2] (2.32ns)   --->   "%AB_5_load_17 = load i16* %AB_5_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1023 'load' 'AB_5_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1024 [1/2] (2.32ns)   --->   "%AB_6_load_17 = load i16* %AB_6_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1024 'load' 'AB_6_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1025 [1/2] (2.32ns)   --->   "%AB_7_load_17 = load i16* %AB_7_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1025 'load' 'AB_7_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1026 [1/2] (2.32ns)   --->   "%AB_8_load_17 = load i16* %AB_8_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1026 'load' 'AB_8_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1027 [1/2] (2.32ns)   --->   "%AB_9_load_17 = load i16* %AB_9_addr_8, align 2" [block_mmult.cc:56]   --->   Operation 1027 'load' 'AB_9_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1028 [2/2] (2.32ns)   --->   "%AB_0_load_18 = load i16* %AB_0_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1028 'load' 'AB_0_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1029 [2/2] (2.32ns)   --->   "%AB_1_load_18 = load i16* %AB_1_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1029 'load' 'AB_1_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1030 [2/2] (2.32ns)   --->   "%AB_2_load_18 = load i16* %AB_2_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1030 'load' 'AB_2_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1031 [2/2] (2.32ns)   --->   "%AB_3_load_18 = load i16* %AB_3_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1031 'load' 'AB_3_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1032 [2/2] (2.32ns)   --->   "%AB_4_load_18 = load i16* %AB_4_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1032 'load' 'AB_4_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1033 [2/2] (2.32ns)   --->   "%AB_5_load_18 = load i16* %AB_5_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1033 'load' 'AB_5_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1034 [2/2] (2.32ns)   --->   "%AB_6_load_18 = load i16* %AB_6_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1034 'load' 'AB_6_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1035 [2/2] (2.32ns)   --->   "%AB_7_load_18 = load i16* %AB_7_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1035 'load' 'AB_7_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1036 [2/2] (2.32ns)   --->   "%AB_8_load_18 = load i16* %AB_8_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1036 'load' 'AB_8_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1037 [2/2] (2.32ns)   --->   "%AB_9_load_18 = load i16* %AB_9_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1037 'load' 'AB_9_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1038 [2/2] (2.32ns)   --->   "%AB_0_load_19 = load i16* %AB_0_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1038 'load' 'AB_0_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1039 [2/2] (2.32ns)   --->   "%AB_1_load_19 = load i16* %AB_1_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1039 'load' 'AB_1_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1040 [2/2] (2.32ns)   --->   "%AB_2_load_19 = load i16* %AB_2_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1040 'load' 'AB_2_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1041 [2/2] (2.32ns)   --->   "%AB_3_load_19 = load i16* %AB_3_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1041 'load' 'AB_3_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1042 [2/2] (2.32ns)   --->   "%AB_4_load_19 = load i16* %AB_4_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1042 'load' 'AB_4_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1043 [2/2] (2.32ns)   --->   "%AB_5_load_19 = load i16* %AB_5_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1043 'load' 'AB_5_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1044 [2/2] (2.32ns)   --->   "%AB_6_load_19 = load i16* %AB_6_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1044 'load' 'AB_6_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1045 [2/2] (2.32ns)   --->   "%AB_7_load_19 = load i16* %AB_7_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1045 'load' 'AB_7_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1046 [2/2] (2.32ns)   --->   "%AB_8_load_19 = load i16* %AB_8_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1046 'load' 'AB_8_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 1047 [2/2] (2.32ns)   --->   "%AB_9_load_19 = load i16* %AB_9_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1047 'load' 'AB_9_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 41 <SV = 30> <Delay = 2.32>
ST_41 : Operation 1048 [1/2] (2.32ns)   --->   "%AB_0_load_18 = load i16* %AB_0_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1048 'load' 'AB_0_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1049 [1/2] (2.32ns)   --->   "%AB_1_load_18 = load i16* %AB_1_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1049 'load' 'AB_1_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1050 [1/2] (2.32ns)   --->   "%AB_2_load_18 = load i16* %AB_2_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1050 'load' 'AB_2_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1051 [1/2] (2.32ns)   --->   "%AB_3_load_18 = load i16* %AB_3_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1051 'load' 'AB_3_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1052 [1/2] (2.32ns)   --->   "%AB_4_load_18 = load i16* %AB_4_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1052 'load' 'AB_4_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1053 [1/2] (2.32ns)   --->   "%AB_5_load_18 = load i16* %AB_5_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1053 'load' 'AB_5_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1054 [1/2] (2.32ns)   --->   "%AB_6_load_18 = load i16* %AB_6_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1054 'load' 'AB_6_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1055 [1/2] (2.32ns)   --->   "%AB_7_load_18 = load i16* %AB_7_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1055 'load' 'AB_7_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1056 [1/2] (2.32ns)   --->   "%AB_8_load_18 = load i16* %AB_8_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1056 'load' 'AB_8_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1057 [1/2] (2.32ns)   --->   "%AB_9_load_18 = load i16* %AB_9_addr_9, align 2" [block_mmult.cc:56]   --->   Operation 1057 'load' 'AB_9_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1058 [1/2] (2.32ns)   --->   "%AB_0_load_19 = load i16* %AB_0_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1058 'load' 'AB_0_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1059 [1/2] (2.32ns)   --->   "%AB_1_load_19 = load i16* %AB_1_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1059 'load' 'AB_1_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1060 [1/2] (2.32ns)   --->   "%AB_2_load_19 = load i16* %AB_2_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1060 'load' 'AB_2_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1061 [1/2] (2.32ns)   --->   "%AB_3_load_19 = load i16* %AB_3_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1061 'load' 'AB_3_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1062 [1/2] (2.32ns)   --->   "%AB_4_load_19 = load i16* %AB_4_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1062 'load' 'AB_4_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1063 [1/2] (2.32ns)   --->   "%AB_5_load_19 = load i16* %AB_5_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1063 'load' 'AB_5_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1064 [1/2] (2.32ns)   --->   "%AB_6_load_19 = load i16* %AB_6_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1064 'load' 'AB_6_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1065 [1/2] (2.32ns)   --->   "%AB_7_load_19 = load i16* %AB_7_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1065 'load' 'AB_7_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1066 [1/2] (2.32ns)   --->   "%AB_8_load_19 = load i16* %AB_8_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1066 'load' 'AB_8_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1067 [1/2] (2.32ns)   --->   "%AB_9_load_19 = load i16* %AB_9_addr_10, align 2" [block_mmult.cc:56]   --->   Operation 1067 'load' 'AB_9_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 1068 [1/1] (1.76ns)   --->   "br label %.preheader" [block_mmult.cc:53]   --->   Operation 1068 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 31> <Delay = 5.88>
ST_42 : Operation 1069 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_1, %writeoutput ], [ 0, %.preheader.preheader ]"   --->   Operation 1069 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1070 [1/1] (1.30ns)   --->   "%icmp_ln53 = icmp eq i4 %i3_0, -6" [block_mmult.cc:53]   --->   Operation 1070 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1071 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 1071 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1072 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i3_0, 1" [block_mmult.cc:53]   --->   Operation 1072 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1073 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %1, label %writeoutput" [block_mmult.cc:53]   --->   Operation 1073 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i3_0, i3 0)" [block_mmult.cc:56]   --->   Operation 1074 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %tmp_12 to i8" [block_mmult.cc:56]   --->   Operation 1075 'zext' 'zext_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i3_0, i1 false)" [block_mmult.cc:56]   --->   Operation 1076 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i5 %tmp_13 to i8" [block_mmult.cc:56]   --->   Operation 1077 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1078 [1/1] (1.87ns)   --->   "%add_ln56 = add i8 %zext_ln56_1, %zext_ln56" [block_mmult.cc:56]   --->   Operation 1078 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i8 %add_ln56 to i64" [block_mmult.cc:56]   --->   Operation 1079 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1080 [1/1] (0.00ns)   --->   "%abPartialSum_out_add = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %zext_ln56_2" [block_mmult.cc:56]   --->   Operation 1080 'getelementptr' 'abPartialSum_out_add' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1081 [1/1] (0.00ns)   --->   "%or_ln56 = or i8 %add_ln56, 1" [block_mmult.cc:56]   --->   Operation 1081 'or' 'or_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i8 %or_ln56 to i64" [block_mmult.cc:56]   --->   Operation 1082 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1083 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_1 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %zext_ln56_3" [block_mmult.cc:56]   --->   Operation 1083 'getelementptr' 'abPartialSum_out_add_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 1084 [1/1] (2.63ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_10, i16 %AB_1_load_10, i16 %AB_2_load_10, i16 %AB_3_load_10, i16 %AB_4_load_10, i16 %AB_5_load_10, i16 %AB_6_load_10, i16 %AB_7_load_10, i16 %AB_8_load_10, i16 %AB_9_load_10, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1084 'mux' 'tmp_3' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1085 [1/1] (3.25ns)   --->   "store i16 %tmp_3, i16* %abPartialSum_out_add, align 2" [block_mmult.cc:56]   --->   Operation 1085 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_42 : Operation 1086 [1/1] (2.63ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_11, i16 %AB_1_load_11, i16 %AB_2_load_11, i16 %AB_3_load_11, i16 %AB_4_load_11, i16 %AB_5_load_11, i16 %AB_6_load_11, i16 %AB_7_load_11, i16 %AB_8_load_11, i16 %AB_9_load_11, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1086 'mux' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1087 [1/1] (3.25ns)   --->   "store i16 %tmp_4, i16* %abPartialSum_out_add_1, align 2" [block_mmult.cc:56]   --->   Operation 1087 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_42 : Operation 1088 [1/1] (2.63ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_12, i16 %AB_1_load_12, i16 %AB_2_load_12, i16 %AB_3_load_12, i16 %AB_4_load_12, i16 %AB_5_load_12, i16 %AB_6_load_12, i16 %AB_7_load_12, i16 %AB_8_load_12, i16 %AB_9_load_12, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1088 'mux' 'tmp_5' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1089 [1/1] (2.63ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_13, i16 %AB_1_load_13, i16 %AB_2_load_13, i16 %AB_3_load_13, i16 %AB_4_load_13, i16 %AB_5_load_13, i16 %AB_6_load_13, i16 %AB_7_load_13, i16 %AB_8_load_13, i16 %AB_9_load_13, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1089 'mux' 'tmp_6' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1090 [1/1] (2.63ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_14, i16 %AB_1_load_14, i16 %AB_2_load_14, i16 %AB_3_load_14, i16 %AB_4_load_14, i16 %AB_5_load_14, i16 %AB_6_load_14, i16 %AB_7_load_14, i16 %AB_8_load_14, i16 %AB_9_load_14, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1090 'mux' 'tmp_7' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1091 [1/1] (2.63ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_15, i16 %AB_1_load_15, i16 %AB_2_load_15, i16 %AB_3_load_15, i16 %AB_4_load_15, i16 %AB_5_load_15, i16 %AB_6_load_15, i16 %AB_7_load_15, i16 %AB_8_load_15, i16 %AB_9_load_15, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1091 'mux' 'tmp_8' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1092 [1/1] (2.63ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_16, i16 %AB_1_load_16, i16 %AB_2_load_16, i16 %AB_3_load_16, i16 %AB_4_load_16, i16 %AB_5_load_16, i16 %AB_6_load_16, i16 %AB_7_load_16, i16 %AB_8_load_16, i16 %AB_9_load_16, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1092 'mux' 'tmp_9' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1093 [1/1] (2.63ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_17, i16 %AB_1_load_17, i16 %AB_2_load_17, i16 %AB_3_load_17, i16 %AB_4_load_17, i16 %AB_5_load_17, i16 %AB_6_load_17, i16 %AB_7_load_17, i16 %AB_8_load_17, i16 %AB_9_load_17, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1093 'mux' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1094 [1/1] (2.63ns)   --->   "%tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_18, i16 %AB_1_load_18, i16 %AB_2_load_18, i16 %AB_3_load_18, i16 %AB_4_load_18, i16 %AB_5_load_18, i16 %AB_6_load_18, i16 %AB_7_load_18, i16 %AB_8_load_18, i16 %AB_9_load_18, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1094 'mux' 'tmp_10' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1095 [1/1] (2.63ns)   --->   "%tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_19, i16 %AB_1_load_19, i16 %AB_2_load_19, i16 %AB_3_load_19, i16 %AB_4_load_19, i16 %AB_5_load_19, i16 %AB_6_load_19, i16 %AB_7_load_19, i16 %AB_8_load_19, i16 %AB_9_load_19, i4 %i3_0)" [block_mmult.cc:56]   --->   Operation 1095 'mux' 'tmp_11' <Predicate = (!icmp_ln53)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 5.16>
ST_43 : Operation 1096 [1/1] (1.91ns)   --->   "%add_ln56_1 = add i8 %add_ln56, 2" [block_mmult.cc:56]   --->   Operation 1096 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i8 %add_ln56_1 to i64" [block_mmult.cc:56]   --->   Operation 1097 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1098 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_2 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56" [block_mmult.cc:56]   --->   Operation 1098 'getelementptr' 'abPartialSum_out_add_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1099 [1/1] (1.91ns)   --->   "%add_ln56_2 = add i8 %add_ln56, 3" [block_mmult.cc:56]   --->   Operation 1099 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i8 %add_ln56_2 to i64" [block_mmult.cc:56]   --->   Operation 1100 'sext' 'sext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1101 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_3 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_1" [block_mmult.cc:56]   --->   Operation 1101 'getelementptr' 'abPartialSum_out_add_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1102 [1/1] (3.25ns)   --->   "store i16 %tmp_5, i16* %abPartialSum_out_add_2, align 2" [block_mmult.cc:56]   --->   Operation 1102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_43 : Operation 1103 [1/1] (3.25ns)   --->   "store i16 %tmp_6, i16* %abPartialSum_out_add_3, align 2" [block_mmult.cc:56]   --->   Operation 1103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 44 <SV = 33> <Delay = 5.16>
ST_44 : Operation 1104 [1/1] (1.91ns)   --->   "%add_ln56_3 = add i8 %add_ln56, 4" [block_mmult.cc:56]   --->   Operation 1104 'add' 'add_ln56_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i8 %add_ln56_3 to i64" [block_mmult.cc:56]   --->   Operation 1105 'sext' 'sext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1106 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_4 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_2" [block_mmult.cc:56]   --->   Operation 1106 'getelementptr' 'abPartialSum_out_add_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1107 [1/1] (1.91ns)   --->   "%add_ln56_4 = add i8 %add_ln56, 5" [block_mmult.cc:56]   --->   Operation 1107 'add' 'add_ln56_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i8 %add_ln56_4 to i64" [block_mmult.cc:56]   --->   Operation 1108 'sext' 'sext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1109 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_5 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_3" [block_mmult.cc:56]   --->   Operation 1109 'getelementptr' 'abPartialSum_out_add_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1110 [1/1] (3.25ns)   --->   "store i16 %tmp_7, i16* %abPartialSum_out_add_4, align 2" [block_mmult.cc:56]   --->   Operation 1110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_44 : Operation 1111 [1/1] (3.25ns)   --->   "store i16 %tmp_8, i16* %abPartialSum_out_add_5, align 2" [block_mmult.cc:56]   --->   Operation 1111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 45 <SV = 34> <Delay = 5.16>
ST_45 : Operation 1112 [1/1] (1.91ns)   --->   "%add_ln56_5 = add i8 %add_ln56, 6" [block_mmult.cc:56]   --->   Operation 1112 'add' 'add_ln56_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln56_4 = sext i8 %add_ln56_5 to i64" [block_mmult.cc:56]   --->   Operation 1113 'sext' 'sext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1114 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_6 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_4" [block_mmult.cc:56]   --->   Operation 1114 'getelementptr' 'abPartialSum_out_add_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1115 [1/1] (1.91ns)   --->   "%add_ln56_6 = add i8 %add_ln56, 7" [block_mmult.cc:56]   --->   Operation 1115 'add' 'add_ln56_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln56_5 = sext i8 %add_ln56_6 to i64" [block_mmult.cc:56]   --->   Operation 1116 'sext' 'sext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1117 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_7 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_5" [block_mmult.cc:56]   --->   Operation 1117 'getelementptr' 'abPartialSum_out_add_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1118 [1/1] (3.25ns)   --->   "store i16 %tmp_9, i16* %abPartialSum_out_add_6, align 2" [block_mmult.cc:56]   --->   Operation 1118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_45 : Operation 1119 [1/1] (3.25ns)   --->   "store i16 %tmp_s, i16* %abPartialSum_out_add_7, align 2" [block_mmult.cc:56]   --->   Operation 1119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 46 <SV = 35> <Delay = 5.16>
ST_46 : Operation 1120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [block_mmult.cc:53]   --->   Operation 1120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [block_mmult.cc:53]   --->   Operation 1121 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:54]   --->   Operation 1122 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1123 [1/1] (1.91ns)   --->   "%add_ln56_7 = add i8 %add_ln56, 8" [block_mmult.cc:56]   --->   Operation 1123 'add' 'add_ln56_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln56_6 = sext i8 %add_ln56_7 to i64" [block_mmult.cc:56]   --->   Operation 1124 'sext' 'sext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1125 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_8 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_6" [block_mmult.cc:56]   --->   Operation 1125 'getelementptr' 'abPartialSum_out_add_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1126 [1/1] (1.91ns)   --->   "%add_ln56_8 = add i8 %add_ln56, 9" [block_mmult.cc:56]   --->   Operation 1126 'add' 'add_ln56_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln56_7 = sext i8 %add_ln56_8 to i64" [block_mmult.cc:56]   --->   Operation 1127 'sext' 'sext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1128 [1/1] (0.00ns)   --->   "%abPartialSum_out_add_9 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_7" [block_mmult.cc:56]   --->   Operation 1128 'getelementptr' 'abPartialSum_out_add_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1129 [1/1] (3.25ns)   --->   "store i16 %tmp_10, i16* %abPartialSum_out_add_8, align 2" [block_mmult.cc:56]   --->   Operation 1129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_46 : Operation 1130 [1/1] (3.25ns)   --->   "store i16 %tmp_11, i16* %abPartialSum_out_add_9, align 2" [block_mmult.cc:56]   --->   Operation 1130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_46 : Operation 1131 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)" [block_mmult.cc:58]   --->   Operation 1131 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1132 [1/1] (0.00ns)   --->   "br label %.preheader" [block_mmult.cc:53]   --->   Operation 1132 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 32> <Delay = 0.00>
ST_47 : Operation 1133 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:59]   --->   Operation 1133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read on port 'iteration' [77]  (0 ns)
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)

 <State 20>: 6.18ns
The critical path consists of the following:
	'srem' operation ('counter', block_mmult.cc:9) [88]  (3.65 ns)
	'icmp' operation ('icmp_ln13', block_mmult.cc:13) [90]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', block_mmult.cc:14) [95]  (0 ns)
	'icmp' operation ('icmp_ln14', block_mmult.cc:14) [96]  (1.77 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	fifo read on port 'ARows_V_a_0' (block_mmult.cc:16) [104]  (3.63 ns)
	'store' operation ('store_ln18', block_mmult.cc:18) of variable 'tmp_a_0', block_mmult.cc:16 on array 'A_0' [117]  (3.25 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln23', block_mmult.cc:23) with incoming values : ('add_ln23', block_mmult.cc:23) [143]  (1.77 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln23_1', block_mmult.cc:23) with incoming values : ('add_ln23_1', block_mmult.cc:23) [148]  (1.77 ns)

 <State 25>: 3.26ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln23', block_mmult.cc:23) [193]  (1.3 ns)
	blocking operation 1.96 ns on control path)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', block_mmult.cc:25) [304]  (0 ns)
	'getelementptr' operation ('A_0_addr_1', block_mmult.cc:30) [325]  (0 ns)
	'load' operation ('A_0_load', block_mmult.cc:30) on array 'A_0' [326]  (3.25 ns)

 <State 27>: 3.63ns
The critical path consists of the following:
	fifo read on port 'BCols_V_a_0' (block_mmult.cc:27) [313]  (3.63 ns)

 <State 28>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[329] ('mul_ln30', block_mmult.cc:30) [328]  (3.36 ns)
	'add' operation of DSP[329] ('add_ln30', block_mmult.cc:30) [329]  (3.02 ns)

 <State 29>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[345] ('mul_ln30_4', block_mmult.cc:30) [344]  (3.36 ns)
	'add' operation of DSP[345] ('add_ln30_4', block_mmult.cc:30) [345]  (3.02 ns)

 <State 30>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[353] ('mul_ln30_6', block_mmult.cc:30) [352]  (3.36 ns)
	'add' operation of DSP[353] ('add_ln30_6', block_mmult.cc:30) [353]  (3.02 ns)

 <State 31>: 8.7ns
The critical path consists of the following:
	'mul' operation of DSP[707] ('mul_ln30_90', block_mmult.cc:30) [706]  (3.36 ns)
	'add' operation of DSP[707] ('add_ln30_90', block_mmult.cc:30) [707]  (3.02 ns)
	'store' operation ('store_ln30', block_mmult.cc:30) of variable 'add_ln30_90', block_mmult.cc:30 on array 'AB[9]', block_mmult.cc:23 [708]  (2.32 ns)

 <State 32>: 8.7ns
The critical path consists of the following:
	'mul' operation of DSP[715] ('mul_ln30_92', block_mmult.cc:30) [714]  (3.36 ns)
	'add' operation of DSP[715] ('add_ln30_92', block_mmult.cc:30) [715]  (3.02 ns)
	'store' operation ('store_ln30', block_mmult.cc:30) of variable 'add_ln30_92', block_mmult.cc:30 on array 'AB[9]', block_mmult.cc:23 [716]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln30', block_mmult.cc:30) of variable 'add_ln30_4', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 [346]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln30', block_mmult.cc:30) of variable 'add_ln30_6', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 [354]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln30', block_mmult.cc:30) of variable 'add_ln30_8', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 [362]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_10', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [748]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_10', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [748]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_12', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [768]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_14', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [788]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_16', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [808]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_0_load_18', block_mmult.cc:56) on array 'AB[0]', block_mmult.cc:23 [828]  (2.32 ns)

 <State 42>: 5.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', block_mmult.cc:53) [850]  (0 ns)
	'mux' operation ('tmp_3', block_mmult.cc:56) [893]  (2.63 ns)
	'store' operation ('store_ln56', block_mmult.cc:56) of variable 'tmp_3', block_mmult.cc:56 on array 'abPartialSum_out' [894]  (3.25 ns)

 <State 43>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln56_1', block_mmult.cc:56) [869]  (1.92 ns)
	'getelementptr' operation ('abPartialSum_out_add_2', block_mmult.cc:56) [871]  (0 ns)
	'store' operation ('store_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' [898]  (3.25 ns)

 <State 44>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln56_3', block_mmult.cc:56) [875]  (1.92 ns)
	'getelementptr' operation ('abPartialSum_out_add_4', block_mmult.cc:56) [877]  (0 ns)
	'store' operation ('store_ln56', block_mmult.cc:56) of variable 'tmp_7', block_mmult.cc:56 on array 'abPartialSum_out' [902]  (3.25 ns)

 <State 45>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln56_5', block_mmult.cc:56) [881]  (1.92 ns)
	'getelementptr' operation ('abPartialSum_out_add_6', block_mmult.cc:56) [883]  (0 ns)
	'store' operation ('store_ln56', block_mmult.cc:56) of variable 'tmp_9', block_mmult.cc:56 on array 'abPartialSum_out' [906]  (3.25 ns)

 <State 46>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln56_7', block_mmult.cc:56) [887]  (1.92 ns)
	'getelementptr' operation ('abPartialSum_out_add_8', block_mmult.cc:56) [889]  (0 ns)
	'store' operation ('store_ln56', block_mmult.cc:56) of variable 'tmp_10', block_mmult.cc:56 on array 'abPartialSum_out' [910]  (3.25 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
