<stg><name>fe_mul</name>


<trans_list>

<trans id="379" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %g_addr = getelementptr [1000 x i32]* %g, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
:26  %g0 = load i32* %g_addr, align 4

]]></Node>
<StgValue><ssdm name="g0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %g_addr_1 = getelementptr [1000 x i32]* %g, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="g_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
:28  %g1 = load i32* %g_addr_1, align 4

]]></Node>
<StgValue><ssdm name="g1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %f_addr = getelementptr [1000 x i32]* %f, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %f0 = load i32* %f_addr, align 4

]]></Node>
<StgValue><ssdm name="f0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %f_addr_1 = getelementptr [1000 x i32]* %f, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="f_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
:9  %f1 = load i32* %f_addr_1, align 4

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
:26  %g0 = load i32* %g_addr, align 4

]]></Node>
<StgValue><ssdm name="g0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
:28  %g1 = load i32* %g_addr_1, align 4

]]></Node>
<StgValue><ssdm name="g1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %g_addr_2 = getelementptr [1000 x i32]* %g, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="g_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
:30  %g2 = load i32* %g_addr_2, align 4

]]></Node>
<StgValue><ssdm name="g2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %g_addr_3 = getelementptr [1000 x i32]* %g, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="g_addr_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
:32  %g3 = load i32* %g_addr_3, align 4

]]></Node>
<StgValue><ssdm name="g3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %f0 = load i32* %f_addr, align 4

]]></Node>
<StgValue><ssdm name="f0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
:9  %f1 = load i32* %f_addr_1, align 4

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %f_addr_2 = getelementptr [1000 x i32]* %f, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="f_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:11  %f2 = load i32* %f_addr_2, align 4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %f_addr_3 = getelementptr [1000 x i32]* %f, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="f_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:13  %f3 = load i32* %f_addr_3, align 4

]]></Node>
<StgValue><ssdm name="f3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
:30  %g2 = load i32* %g_addr_2, align 4

]]></Node>
<StgValue><ssdm name="g2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
:32  %g3 = load i32* %g_addr_3, align 4

]]></Node>
<StgValue><ssdm name="g3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %g_addr_4 = getelementptr [1000 x i32]* %g, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="g_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
:34  %g4 = load i32* %g_addr_4, align 4

]]></Node>
<StgValue><ssdm name="g4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %g_addr_5 = getelementptr [1000 x i32]* %g, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="g_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:36  %g5 = load i32* %g_addr_5, align 4

]]></Node>
<StgValue><ssdm name="g5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:11  %f2 = load i32* %f_addr_2, align 4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:13  %f3 = load i32* %f_addr_3, align 4

]]></Node>
<StgValue><ssdm name="f3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %f_addr_4 = getelementptr [1000 x i32]* %f, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="f_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %f4 = load i32* %f_addr_4, align 4

]]></Node>
<StgValue><ssdm name="f4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %f_addr_5 = getelementptr [1000 x i32]* %f, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="f_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
:17  %f5 = load i32* %f_addr_5, align 4

]]></Node>
<StgValue><ssdm name="f5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
:34  %g4 = load i32* %g_addr_4, align 4

]]></Node>
<StgValue><ssdm name="g4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:36  %g5 = load i32* %g_addr_5, align 4

]]></Node>
<StgValue><ssdm name="g5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %g_addr_6 = getelementptr [1000 x i32]* %g, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="g_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %g6 = load i32* %g_addr_6, align 4

]]></Node>
<StgValue><ssdm name="g6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %g_addr_7 = getelementptr [1000 x i32]* %g, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="g_addr_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
:40  %g7 = load i32* %g_addr_7, align 4

]]></Node>
<StgValue><ssdm name="g7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %f4 = load i32* %f_addr_4, align 4

]]></Node>
<StgValue><ssdm name="f4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
:17  %f5 = load i32* %f_addr_5, align 4

]]></Node>
<StgValue><ssdm name="f5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %f_addr_6 = getelementptr [1000 x i32]* %f, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="f_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
:19  %f6 = load i32* %f_addr_6, align 4

]]></Node>
<StgValue><ssdm name="f6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %f_addr_7 = getelementptr [1000 x i32]* %f, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="f_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:21  %f7 = load i32* %f_addr_7, align 4

]]></Node>
<StgValue><ssdm name="f7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %g6 = load i32* %g_addr_6, align 4

]]></Node>
<StgValue><ssdm name="g6"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
:40  %g7 = load i32* %g_addr_7, align 4

]]></Node>
<StgValue><ssdm name="g7"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %g_addr_8 = getelementptr [1000 x i32]* %g, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="g_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:42  %g8 = load i32* %g_addr_8, align 4

]]></Node>
<StgValue><ssdm name="g8"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %g_addr_9 = getelementptr [1000 x i32]* %g, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="g_addr_9"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
:44  %g9 = load i32* %g_addr_9, align 4

]]></Node>
<StgValue><ssdm name="g9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
:19  %f6 = load i32* %f_addr_6, align 4

]]></Node>
<StgValue><ssdm name="f6"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:21  %f7 = load i32* %f_addr_7, align 4

]]></Node>
<StgValue><ssdm name="f7"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %f_addr_8 = getelementptr [1000 x i32]* %f, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="f_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:23  %f8 = load i32* %f_addr_8, align 4

]]></Node>
<StgValue><ssdm name="f8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %f_addr_9 = getelementptr [1000 x i32]* %f, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="f_addr_9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
:25  %f9 = load i32* %f_addr_9, align 4

]]></Node>
<StgValue><ssdm name="f9"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:42  %g8 = load i32* %g_addr_8, align 4

]]></Node>
<StgValue><ssdm name="g8"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
:44  %g9 = load i32* %g_addr_9, align 4

]]></Node>
<StgValue><ssdm name="g9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:23  %f8 = load i32* %f_addr_8, align 4

]]></Node>
<StgValue><ssdm name="f8"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
:25  %f9 = load i32* %f_addr_9, align 4

]]></Node>
<StgValue><ssdm name="f9"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %g2_19 = mul nsw i32 19, %g2

]]></Node>
<StgValue><ssdm name="g2_19"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %g3_19 = mul nsw i32 19, %g3

]]></Node>
<StgValue><ssdm name="g3_19"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %g4_19 = mul nsw i32 19, %g4

]]></Node>
<StgValue><ssdm name="g4_19"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %g5_19 = mul nsw i32 19, %g5

]]></Node>
<StgValue><ssdm name="g5_19"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %g6_19 = mul nsw i32 19, %g6

]]></Node>
<StgValue><ssdm name="g6_19"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %g7_19 = mul nsw i32 19, %g7

]]></Node>
<StgValue><ssdm name="g7_19"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %g8_19 = mul nsw i32 19, %g8

]]></Node>
<StgValue><ssdm name="g8_19"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %g9_19 = mul nsw i32 19, %g9

]]></Node>
<StgValue><ssdm name="g9_19"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %mul_ln147 = mul i32 38, %g1

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %f0g0 = mul nsw i32 %f0, %g0

]]></Node>
<StgValue><ssdm name="f0g0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %f0g4 = mul nsw i32 %f0, %g4

]]></Node>
<StgValue><ssdm name="f0g4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %f0g5 = mul nsw i32 %f0, %g5

]]></Node>
<StgValue><ssdm name="f0g5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %f0g6 = mul nsw i32 %f0, %g6

]]></Node>
<StgValue><ssdm name="f0g6"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %f0g7 = mul nsw i32 %f0, %g7

]]></Node>
<StgValue><ssdm name="f0g7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %f0g8 = mul nsw i32 %f0, %g8

]]></Node>
<StgValue><ssdm name="f0g8"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %f0g9 = mul nsw i32 %f0, %g9

]]></Node>
<StgValue><ssdm name="f0g9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %mul_ln69 = mul i32 %f1, %g3

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %mul_ln71 = mul i32 %f1, %g5

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %f1g5_2 = shl i32 %mul_ln71, 1

]]></Node>
<StgValue><ssdm name="f1g5_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %f1g6 = mul nsw i32 %f1, %g6

]]></Node>
<StgValue><ssdm name="f1g6"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %mul_ln73 = mul i32 %f1, %g7

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %f1g8 = mul nsw i32 %f1, %g8

]]></Node>
<StgValue><ssdm name="f1g8"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %mul_ln75 = mul i32 %g9_19, %f1

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %f2g2 = mul nsw i32 %f2, %g2

]]></Node>
<StgValue><ssdm name="f2g2"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %f2g5 = mul nsw i32 %f2, %g5

]]></Node>
<StgValue><ssdm name="f2g5"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %f2g6 = mul nsw i32 %f2, %g6

]]></Node>
<StgValue><ssdm name="f2g6"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %f2g7 = mul nsw i32 %f2, %g7

]]></Node>
<StgValue><ssdm name="f2g7"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %f2g8_19 = mul nsw i32 %g8_19, %f2

]]></Node>
<StgValue><ssdm name="f2g8_19"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %f2g9_19 = mul nsw i32 %g9_19, %f2

]]></Node>
<StgValue><ssdm name="f2g9_19"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %mul_ln87 = mul i32 %f3, %g1

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %f3g1_2 = shl i32 %mul_ln87, 1

]]></Node>
<StgValue><ssdm name="f3g1_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %mul_ln91 = mul i32 %f3, %g5

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %f3g5_2 = shl i32 %mul_ln91, 1

]]></Node>
<StgValue><ssdm name="f3g5_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %f3g6 = mul nsw i32 %f3, %g6

]]></Node>
<StgValue><ssdm name="f3g6"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %mul_ln93 = mul i32 %g7_19, %f3

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %f3g7_38 = shl i32 %mul_ln93, 1

]]></Node>
<StgValue><ssdm name="f3g7_38"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %f3g8_19 = mul nsw i32 %g8_19, %f3

]]></Node>
<StgValue><ssdm name="f3g8_19"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %mul_ln95 = mul i32 %g9_19, %f3

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %f3g9_38 = shl i32 %mul_ln95, 1

]]></Node>
<StgValue><ssdm name="f3g9_38"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %f4g0 = mul nsw i32 %f4, %g0

]]></Node>
<StgValue><ssdm name="f4g0"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %f4g5 = mul nsw i32 %f4, %g5

]]></Node>
<StgValue><ssdm name="f4g5"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %f4g6_19 = mul nsw i32 %g6_19, %f4

]]></Node>
<StgValue><ssdm name="f4g6_19"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %f4g7_19 = mul nsw i32 %g7_19, %f4

]]></Node>
<StgValue><ssdm name="f4g7_19"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %f4g8_19 = mul nsw i32 %g8_19, %f4

]]></Node>
<StgValue><ssdm name="f4g8_19"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %f4g9_19 = mul nsw i32 %g9_19, %f4

]]></Node>
<StgValue><ssdm name="f4g9_19"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %mul_ln111 = mul i32 %g5_19, %f5

]]></Node>
<StgValue><ssdm name="mul_ln111"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %f5g5_38 = shl i32 %mul_ln111, 1

]]></Node>
<StgValue><ssdm name="f5g5_38"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %f5g6_19 = mul nsw i32 %g6_19, %f5

]]></Node>
<StgValue><ssdm name="f5g6_19"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %mul_ln113 = mul i32 %g7_19, %f5

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %f5g8_19 = mul nsw i32 %g8_19, %f5

]]></Node>
<StgValue><ssdm name="f5g8_19"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %mul_ln115 = mul i32 %g9_19, %f5

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %f6g4_19 = mul nsw i32 %g4_19, %f6

]]></Node>
<StgValue><ssdm name="f6g4_19"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %f6g5_19 = mul nsw i32 %g5_19, %f6

]]></Node>
<StgValue><ssdm name="f6g5_19"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %f6g6_19 = mul nsw i32 %g6_19, %f6

]]></Node>
<StgValue><ssdm name="f6g6_19"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %f6g7_19 = mul nsw i32 %g7_19, %f6

]]></Node>
<StgValue><ssdm name="f6g7_19"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %f6g8_19 = mul nsw i32 %g8_19, %f6

]]></Node>
<StgValue><ssdm name="f6g8_19"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %f6g9_19 = mul nsw i32 %g9_19, %f6

]]></Node>
<StgValue><ssdm name="f6g9_19"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %mul_ln129 = mul i32 %g3_19, %f7

]]></Node>
<StgValue><ssdm name="mul_ln129"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %mul_ln131 = mul i32 %g5_19, %f7

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %f7g5_38 = shl i32 %mul_ln131, 1

]]></Node>
<StgValue><ssdm name="f7g5_38"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %f7g6_19 = mul nsw i32 %g6_19, %f7

]]></Node>
<StgValue><ssdm name="f7g6_19"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %mul_ln133 = mul i32 %g7_19, %f7

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %f7g7_38 = shl i32 %mul_ln133, 1

]]></Node>
<StgValue><ssdm name="f7g7_38"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %f7g8_19 = mul nsw i32 %g8_19, %f7

]]></Node>
<StgValue><ssdm name="f7g8_19"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %mul_ln135 = mul i32 %g9_19, %f7

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %f7g9_38 = shl i32 %mul_ln135, 1

]]></Node>
<StgValue><ssdm name="f7g9_38"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %f8g2_19 = mul nsw i32 %g2_19, %f8

]]></Node>
<StgValue><ssdm name="f8g2_19"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %f8g5_19 = mul nsw i32 %g5_19, %f8

]]></Node>
<StgValue><ssdm name="f8g5_19"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %f8g6_19 = mul nsw i32 %g6_19, %f8

]]></Node>
<StgValue><ssdm name="f8g6_19"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %f8g7_19 = mul nsw i32 %g7_19, %f8

]]></Node>
<StgValue><ssdm name="f8g7_19"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %f8g8_19 = mul nsw i32 %g8_19, %f8

]]></Node>
<StgValue><ssdm name="f8g8_19"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %f8g9_19 = mul nsw i32 %g9_19, %f8

]]></Node>
<StgValue><ssdm name="f8g9_19"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %f9g1_38 = mul i32 %f9, %mul_ln147

]]></Node>
<StgValue><ssdm name="f9g1_38"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %mul_ln151 = mul i32 %g5_19, %f9

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %f9g5_38 = shl i32 %mul_ln151, 1

]]></Node>
<StgValue><ssdm name="f9g5_38"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %f9g6_19 = mul nsw i32 %g6_19, %f9

]]></Node>
<StgValue><ssdm name="f9g6_19"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173  %mul_ln153 = mul i32 %g7_19, %f9

]]></Node>
<StgValue><ssdm name="mul_ln153"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %f9g8_19 = mul nsw i32 %g8_19, %f9

]]></Node>
<StgValue><ssdm name="f9g8_19"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %mul_ln155 = mul i32 %g9_19, %f9

]]></Node>
<StgValue><ssdm name="mul_ln155"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %f9g9_38 = shl i32 %mul_ln155, 1

]]></Node>
<StgValue><ssdm name="f9g9_38"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %add_ln156 = add i32 %f2g8_19, %f3g7_38

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %add_ln156_1 = add i32 %f6g4_19, %f5g5_38

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  %add_ln156_4 = add i32 %f9g1_38, %f0g0

]]></Node>
<StgValue><ssdm name="add_ln156_4"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %add_ln160 = add i32 %f6g8_19, %f7g7_38

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %add_ln160_1 = add i32 %f0g4, %f9g5_38

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:191  %add_ln160_4 = add i32 %f3g1_2, %f4g0

]]></Node>
<StgValue><ssdm name="add_ln160_4"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %add_ln182 = add i32 %f2g9_19, %f3g8_19

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %add_ln182_1 = add i32 %f6g5_19, %f5g6_19

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %add_ln183 = add i32 %f6g9_19, %f7g8_19

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213  %add_ln183_1 = add i32 %f0g5, %f9g6_19

]]></Node>
<StgValue><ssdm name="add_ln183_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225  %add_ln189 = add i32 %f3g9_38, %f4g8_19

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %add_ln189_1 = add i32 %f7g5_38, %f6g6_19

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %add_ln190 = add i32 %f7g9_38, %f8g8_19

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:239  %add_ln190_1 = add i32 %f1g5_2, %f0g6

]]></Node>
<StgValue><ssdm name="add_ln190_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %add_ln196 = add i32 %f4g9_19, %f5g8_19

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %add_ln196_1 = add i32 %f8g5_19, %f7g6_19

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %add_ln197 = add i32 %f8g9_19, %f9g8_19

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %add_ln197_1 = add i32 %f2g5, %f1g6

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:281  %add_ln204 = add i32 %f9g9_38, %f0g8

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  %add_ln204_1 = add i32 %f3g5_2, %f2g6

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %add_ln211 = add i32 %f0g9, %f1g8

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:299  %add_ln211_1 = add i32 %f4g5, %f3g6

]]></Node>
<StgValue><ssdm name="add_ln211_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %f0g1 = mul nsw i32 %f0, %g1

]]></Node>
<StgValue><ssdm name="f0g1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %f1g0 = mul nsw i32 %f1, %g0

]]></Node>
<StgValue><ssdm name="f1g0"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %f1g3_2 = shl i32 %mul_ln69, 1

]]></Node>
<StgValue><ssdm name="f1g3_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %f1g4 = mul nsw i32 %f1, %g4

]]></Node>
<StgValue><ssdm name="f1g4"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %f1g7_2 = shl i32 %mul_ln73, 1

]]></Node>
<StgValue><ssdm name="f1g7_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %f1g9_38 = shl i32 %mul_ln75, 1

]]></Node>
<StgValue><ssdm name="f1g9_38"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %f2g3 = mul nsw i32 %f2, %g3

]]></Node>
<StgValue><ssdm name="f2g3"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %f3g2 = mul nsw i32 %f3, %g2

]]></Node>
<StgValue><ssdm name="f3g2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %f4g1 = mul nsw i32 %f4, %g1

]]></Node>
<StgValue><ssdm name="f4g1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %f5g0 = mul nsw i32 %f5, %g0

]]></Node>
<StgValue><ssdm name="f5g0"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %f5g7_38 = shl i32 %mul_ln113, 1

]]></Node>
<StgValue><ssdm name="f5g7_38"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %f5g9_38 = shl i32 %mul_ln115, 1

]]></Node>
<StgValue><ssdm name="f5g9_38"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %f7g3_38 = shl i32 %mul_ln129, 1

]]></Node>
<StgValue><ssdm name="f7g3_38"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %f7g4_19 = mul nsw i32 %g4_19, %f7

]]></Node>
<StgValue><ssdm name="f7g4_19"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156  %f8g3_19 = mul nsw i32 %g3_19, %f8

]]></Node>
<StgValue><ssdm name="f8g3_19"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %f9g2_19 = mul nsw i32 %g2_19, %f9

]]></Node>
<StgValue><ssdm name="f9g2_19"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %f9g7_38 = shl i32 %mul_ln153, 1

]]></Node>
<StgValue><ssdm name="f9g7_38"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180  %add_ln156_2 = add i32 %f4g6_19, %add_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181  %add_ln156_3 = add i32 %add_ln156, %add_ln156_2

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %add_ln156_5 = add i32 %f1g9_38, %f8g2_19

]]></Node>
<StgValue><ssdm name="add_ln156_5"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %add_ln156_6 = add i32 %f7g3_38, %add_ln156_5

]]></Node>
<StgValue><ssdm name="add_ln156_6"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %add_ln156_7 = add i32 %add_ln156_4, %add_ln156_6

]]></Node>
<StgValue><ssdm name="add_ln156_7"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %h0 = add i32 %add_ln156_3, %add_ln156_7

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %add_ln160_2 = add i32 %f8g6_19, %add_ln160_1

]]></Node>
<StgValue><ssdm name="add_ln160_2"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %add_ln160_3 = add i32 %add_ln160, %add_ln160_2

]]></Node>
<StgValue><ssdm name="add_ln160_3"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %add_ln160_5 = add i32 %f5g9_38, %f2g2

]]></Node>
<StgValue><ssdm name="add_ln160_5"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %add_ln160_6 = add i32 %f1g3_2, %add_ln160_5

]]></Node>
<StgValue><ssdm name="add_ln160_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:194  %add_ln160_7 = add i32 %add_ln160_4, %add_ln160_6

]]></Node>
<StgValue><ssdm name="add_ln160_7"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %h4 = add i32 %add_ln160_3, %add_ln160_7

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %add_ln182_2 = add i32 %f4g7_19, %add_ln182_1

]]></Node>
<StgValue><ssdm name="add_ln182_2"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %add_ln182_3 = add i32 %add_ln182, %add_ln182_2

]]></Node>
<StgValue><ssdm name="add_ln182_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %carry4 = add nsw i32 33554432, %h4

]]></Node>
<StgValue><ssdm name="carry4"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:210  %trunc_ln1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry4, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %add_ln183_2 = add i32 %f8g7_19, %add_ln183_1

]]></Node>
<StgValue><ssdm name="add_ln183_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:215  %add_ln183_3 = add i32 %add_ln183, %add_ln183_2

]]></Node>
<StgValue><ssdm name="add_ln183_3"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:227  %add_ln189_2 = add i32 %f5g7_38, %add_ln189_1

]]></Node>
<StgValue><ssdm name="add_ln189_2"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228  %add_ln189_3 = add i32 %add_ln189, %add_ln189_2

]]></Node>
<StgValue><ssdm name="add_ln189_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  %add_ln190_2 = add i32 %f9g7_38, %add_ln190_1

]]></Node>
<StgValue><ssdm name="add_ln190_2"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  %add_ln190_3 = add i32 %add_ln190, %add_ln190_2

]]></Node>
<StgValue><ssdm name="add_ln190_3"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %add_ln196_2 = add i32 %f6g7_19, %add_ln196_1

]]></Node>
<StgValue><ssdm name="add_ln196_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %add_ln196_3 = add i32 %add_ln196, %add_ln196_2

]]></Node>
<StgValue><ssdm name="add_ln196_3"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %add_ln197_2 = add i32 %f0g7, %add_ln197_1

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %add_ln197_3 = add i32 %add_ln197, %add_ln197_2

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:283  %add_ln204_2 = add i32 %f1g7_2, %add_ln204_1

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:284  %add_ln204_3 = add i32 %add_ln204, %add_ln204_2

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %add_ln211_2 = add i32 %f2g7, %add_ln211_1

]]></Node>
<StgValue><ssdm name="add_ln211_2"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301  %add_ln211_3 = add i32 %add_ln211, %add_ln211_2

]]></Node>
<StgValue><ssdm name="add_ln211_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %f0g2 = mul nsw i32 %f0, %g2

]]></Node>
<StgValue><ssdm name="f0g2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %mul_ln67 = mul i32 %f1, %g1

]]></Node>
<StgValue><ssdm name="mul_ln67"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %f1g2 = mul nsw i32 %f1, %g2

]]></Node>
<StgValue><ssdm name="f1g2"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %f2g0 = mul nsw i32 %f2, %g0

]]></Node>
<StgValue><ssdm name="f2g0"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %f2g1 = mul nsw i32 %f2, %g1

]]></Node>
<StgValue><ssdm name="f2g1"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %f2g4 = mul nsw i32 %f2, %g4

]]></Node>
<StgValue><ssdm name="f2g4"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %f3g0 = mul nsw i32 %f3, %g0

]]></Node>
<StgValue><ssdm name="f3g0"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %mul_ln89 = mul i32 %f3, %g3

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %f4g2 = mul nsw i32 %f4, %g2

]]></Node>
<StgValue><ssdm name="f4g2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %mul_ln107 = mul i32 %f5, %g1

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %f5g2 = mul nsw i32 %f5, %g2

]]></Node>
<StgValue><ssdm name="f5g2"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %f6g0 = mul nsw i32 %f6, %g0

]]></Node>
<StgValue><ssdm name="f6g0"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %f6g1 = mul nsw i32 %f6, %g1

]]></Node>
<StgValue><ssdm name="f6g1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %f6g2 = mul nsw i32 %f6, %g2

]]></Node>
<StgValue><ssdm name="f6g2"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  %f7g0 = mul nsw i32 %f7, %g0

]]></Node>
<StgValue><ssdm name="f7g0"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %mul_ln127 = mul i32 %f7, %g1

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %f7g2 = mul nsw i32 %f7, %g2

]]></Node>
<StgValue><ssdm name="f7g2"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %f8g0 = mul nsw i32 %f8, %g0

]]></Node>
<StgValue><ssdm name="f8g0"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %f8g1 = mul nsw i32 %f8, %g1

]]></Node>
<StgValue><ssdm name="f8g1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %f8g4_19 = mul nsw i32 %g4_19, %f8

]]></Node>
<StgValue><ssdm name="f8g4_19"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %f9g0 = mul nsw i32 %f9, %g0

]]></Node>
<StgValue><ssdm name="f9g0"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %mul_ln149 = mul i32 %g3_19, %f9

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169  %f9g4_19 = mul nsw i32 %g4_19, %f9

]]></Node>
<StgValue><ssdm name="f9g4_19"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %carry0 = add nsw i32 33554432, %h0

]]></Node>
<StgValue><ssdm name="carry0"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:197  %trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry0, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6">
<![CDATA[
:198  %sext_ln182 = sext i6 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203  %add_ln182_4 = add i32 %f9g2_19, %f0g1

]]></Node>
<StgValue><ssdm name="add_ln182_4"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %add_ln182_5 = add i32 %f1g0, %add_ln182_4

]]></Node>
<StgValue><ssdm name="add_ln182_5"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %add_ln182_6 = add i32 %sext_ln182, %f8g3_19

]]></Node>
<StgValue><ssdm name="add_ln182_6"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %add_ln182_7 = add i32 %f7g4_19, %add_ln182_6

]]></Node>
<StgValue><ssdm name="add_ln182_7"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:207  %add_ln182_8 = add i32 %add_ln182_5, %add_ln182_7

]]></Node>
<StgValue><ssdm name="add_ln182_8"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %h1 = add i32 %add_ln182_3, %add_ln182_8

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
:211  %sext_ln183 = sext i6 %trunc_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:216  %add_ln183_4 = add i32 %f3g2, %f4g1

]]></Node>
<StgValue><ssdm name="add_ln183_4"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217  %add_ln183_5 = add i32 %f5g0, %add_ln183_4

]]></Node>
<StgValue><ssdm name="add_ln183_5"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %add_ln183_6 = add i32 %sext_ln183, %f2g3

]]></Node>
<StgValue><ssdm name="add_ln183_6"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219  %add_ln183_7 = add i32 %f1g4, %add_ln183_6

]]></Node>
<StgValue><ssdm name="add_ln183_7"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %add_ln183_8 = add i32 %add_ln183_5, %add_ln183_7

]]></Node>
<StgValue><ssdm name="add_ln183_8"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %h5 = add i32 %add_ln183_3, %add_ln183_8

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %carry5 = add nsw i32 16777216, %h5

]]></Node>
<StgValue><ssdm name="carry5"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:236  %trunc_ln3 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry5, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="271" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %f0g3 = mul nsw i32 %f0, %g3

]]></Node>
<StgValue><ssdm name="f0g3"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %f1g1_2 = shl i32 %mul_ln67, 1

]]></Node>
<StgValue><ssdm name="f1g1_2"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %f3g3_2 = shl i32 %mul_ln89, 1

]]></Node>
<StgValue><ssdm name="f3g3_2"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %f3g4 = mul nsw i32 %f3, %g4

]]></Node>
<StgValue><ssdm name="f3g4"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %f4g3 = mul nsw i32 %f4, %g3

]]></Node>
<StgValue><ssdm name="f4g3"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %f4g4 = mul nsw i32 %f4, %g4

]]></Node>
<StgValue><ssdm name="f4g4"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %f5g1_2 = shl i32 %mul_ln107, 1

]]></Node>
<StgValue><ssdm name="f5g1_2"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %mul_ln109 = mul i32 %f5, %g3

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %f5g4 = mul nsw i32 %f5, %g4

]]></Node>
<StgValue><ssdm name="f5g4"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %f6g3 = mul nsw i32 %f6, %g3

]]></Node>
<StgValue><ssdm name="f6g3"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %f7g1_2 = shl i32 %mul_ln127, 1

]]></Node>
<StgValue><ssdm name="f7g1_2"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %f9g3_38 = shl i32 %mul_ln149, 1

]]></Node>
<StgValue><ssdm name="f9g3_38"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %carry1 = add nsw i32 16777216, %h1

]]></Node>
<StgValue><ssdm name="carry1"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:223  %trunc_ln2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry1, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="7">
<![CDATA[
:224  %sext_ln189 = sext i7 %trunc_ln2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229  %add_ln189_4 = add i32 %f0g2, %f1g1_2

]]></Node>
<StgValue><ssdm name="add_ln189_4"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230  %add_ln189_5 = add i32 %f2g0, %add_ln189_4

]]></Node>
<StgValue><ssdm name="add_ln189_5"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %add_ln189_6 = add i32 %sext_ln189, %f9g3_38

]]></Node>
<StgValue><ssdm name="add_ln189_6"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %add_ln189_7 = add i32 %f8g4_19, %add_ln189_6

]]></Node>
<StgValue><ssdm name="add_ln189_7"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %add_ln189_8 = add i32 %add_ln189_5, %add_ln189_7

]]></Node>
<StgValue><ssdm name="add_ln189_8"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %h2 = add i32 %add_ln189_3, %add_ln189_8

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
:237  %sext_ln190 = sext i7 %trunc_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %add_ln190_4 = add i32 %f4g2, %f5g1_2

]]></Node>
<StgValue><ssdm name="add_ln190_4"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %add_ln190_5 = add i32 %f6g0, %add_ln190_4

]]></Node>
<StgValue><ssdm name="add_ln190_5"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %add_ln190_6 = add i32 %sext_ln190, %f3g3_2

]]></Node>
<StgValue><ssdm name="add_ln190_6"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %add_ln190_7 = add i32 %f2g4, %add_ln190_6

]]></Node>
<StgValue><ssdm name="add_ln190_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246  %add_ln190_8 = add i32 %add_ln190_5, %add_ln190_7

]]></Node>
<StgValue><ssdm name="add_ln190_8"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:247  %h6 = add i32 %add_ln190_3, %add_ln190_8

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %add_ln196_4 = add i32 %f1g2, %f2g1

]]></Node>
<StgValue><ssdm name="add_ln196_4"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %add_ln196_5 = add i32 %f3g0, %add_ln196_4

]]></Node>
<StgValue><ssdm name="add_ln196_5"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %carry6 = add nsw i32 33554432, %h6

]]></Node>
<StgValue><ssdm name="carry6"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:262  %trunc_ln5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry6, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %add_ln197_4 = add i32 %f5g2, %f6g1

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %add_ln197_5 = add i32 %f7g0, %add_ln197_4

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285  %add_ln204_4 = add i32 %f6g2, %f7g1_2

]]></Node>
<StgValue><ssdm name="add_ln204_4"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %add_ln204_5 = add i32 %f8g0, %add_ln204_4

]]></Node>
<StgValue><ssdm name="add_ln204_5"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %add_ln211_4 = add i32 %f7g2, %f8g1

]]></Node>
<StgValue><ssdm name="add_ln211_4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:303  %add_ln211_5 = add i32 %f9g0, %add_ln211_4

]]></Node>
<StgValue><ssdm name="add_ln211_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="309" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  %carry2 = add nsw i32 33554432, %h2

]]></Node>
<StgValue><ssdm name="carry2"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:249  %trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry2, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="6">
<![CDATA[
:250  %sext_ln196 = sext i6 %trunc_ln4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257  %add_ln196_6 = add i32 %sext_ln196, %f0g3

]]></Node>
<StgValue><ssdm name="add_ln196_6"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258  %add_ln196_7 = add i32 %f9g4_19, %add_ln196_6

]]></Node>
<StgValue><ssdm name="add_ln196_7"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:259  %add_ln196_8 = add i32 %add_ln196_5, %add_ln196_7

]]></Node>
<StgValue><ssdm name="add_ln196_8"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %h3 = add i32 %add_ln196_3, %add_ln196_8

]]></Node>
<StgValue><ssdm name="h3"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
:263  %sext_ln197 = sext i6 %trunc_ln5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %add_ln197_6 = add i32 %sext_ln197, %f4g3

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:271  %add_ln197_7 = add i32 %f3g4, %add_ln197_6

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %add_ln197_8 = add i32 %add_ln197_5, %add_ln197_7

]]></Node>
<StgValue><ssdm name="add_ln197_8"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %h7 = add i32 %add_ln197_3, %add_ln197_8

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %carry7 = add nsw i32 16777216, %h7

]]></Node>
<StgValue><ssdm name="carry7"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:279  %trunc_ln7 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry7, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %f5g3_2 = shl i32 %mul_ln109, 1

]]></Node>
<StgValue><ssdm name="f5g3_2"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="7">
<![CDATA[
:280  %sext_ln204 = sext i7 %trunc_ln7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:287  %add_ln204_6 = add i32 %sext_ln204, %f5g3_2

]]></Node>
<StgValue><ssdm name="add_ln204_6"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  %add_ln204_7 = add i32 %f4g4, %add_ln204_6

]]></Node>
<StgValue><ssdm name="add_ln204_7"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289  %add_ln204_8 = add i32 %add_ln204_5, %add_ln204_7

]]></Node>
<StgValue><ssdm name="add_ln204_8"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  %h8 = add i32 %add_ln204_3, %add_ln204_8

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:295  %carry8 = add nsw i32 33554432, %h8

]]></Node>
<StgValue><ssdm name="carry8"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:296  %trunc_ln9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry8, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
:297  %sext_ln211 = sext i6 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %add_ln211_6 = add i32 %sext_ln211, %f6g3

]]></Node>
<StgValue><ssdm name="add_ln211_6"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:305  %add_ln211_7 = add i32 %f5g4, %add_ln211_6

]]></Node>
<StgValue><ssdm name="add_ln211_7"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:306  %add_ln211_8 = add i32 %add_ln211_5, %add_ln211_7

]]></Node>
<StgValue><ssdm name="add_ln211_8"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:307  %h9 = add i32 %add_ln211_3, %add_ln211_8

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:308  %carry9 = add nsw i32 16777216, %h9

]]></Node>
<StgValue><ssdm name="carry9"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:309  %trunc_ln10 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry9, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_addr = getelementptr [1000 x i32]* %h, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="7">
<![CDATA[
:310  %sext_ln217 = sext i7 %trunc_ln10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:311  %mul_ln217 = mul i13 19, %sext_ln217

]]></Node>
<StgValue><ssdm name="mul_ln217"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="13">
<![CDATA[
:312  %sext_ln217_1 = sext i13 %mul_ln217 to i32

]]></Node>
<StgValue><ssdm name="sext_ln217_1"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313  %h0_1 = add nsw i32 %h0, %sext_ln217_1

]]></Node>
<StgValue><ssdm name="h0_1"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:314  %carry0_1 = add nsw i32 33554432, %h0_1

]]></Node>
<StgValue><ssdm name="carry0_1"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:315  %trunc_ln11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry0_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
:316  %sext_ln221 = sext i6 %trunc_ln11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:317  %h1_1 = add i32 %sext_ln221, %h1

]]></Node>
<StgValue><ssdm name="h1_1"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:318  store i32 %h0_1, i32* %h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %h_addr_1 = getelementptr [1000 x i32]* %h, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="h_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:320  store i32 %h1_1, i32* %h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321  %h_addr_2 = getelementptr [1000 x i32]* %h, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="h_addr_2"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:322  store i32 %h2, i32* %h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="352" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %carry3 = add nsw i32 16777216, %h3

]]></Node>
<StgValue><ssdm name="carry3"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:275  %trunc_ln6 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry3, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="7">
<![CDATA[
:276  %sext_ln203 = sext i7 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %h4_1 = add nsw i32 %sext_ln203, %h4

]]></Node>
<StgValue><ssdm name="h4_1"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:291  %carry4_1 = add nsw i32 33554432, %h4_1

]]></Node>
<StgValue><ssdm name="carry4_1"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:292  %trunc_ln8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry4_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
:293  %sext_ln210 = sext i6 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:294  %h5_1 = add i32 %sext_ln210, %h5

]]></Node>
<StgValue><ssdm name="h5_1"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %h_addr_3 = getelementptr [1000 x i32]* %h, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="h_addr_3"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:324  store i32 %h3, i32* %h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %h_addr_4 = getelementptr [1000 x i32]* %h, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="h_addr_4"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:326  store i32 %h4_1, i32* %h_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327  %h_addr_5 = getelementptr [1000 x i32]* %h, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="h_addr_5"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:328  store i32 %h5_1, i32* %h_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %h_addr_6 = getelementptr [1000 x i32]* %h, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="h_addr_6"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:330  store i32 %h6, i32* %h_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %h_addr_7 = getelementptr [1000 x i32]* %h, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="h_addr_7"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:332  store i32 %h7, i32* %h_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333  %h_addr_8 = getelementptr [1000 x i32]* %h, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="h_addr_8"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:334  store i32 %h8, i32* %h_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %h) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %f) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %g) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fe_mul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %h_addr_9 = getelementptr [1000 x i32]* %h, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="h_addr_9"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:336  store i32 %h9, i32* %h_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0">
<![CDATA[
:337  ret void

]]></Node>
<StgValue><ssdm name="ret_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
