Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May 22 16:45:35 2023
| Host         : DESKTOP-ROOP1B8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (316)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (818)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (316)
--------------------------
 There are 316 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (818)
--------------------------------------------------
 There are 818 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  841          inf        0.000                      0                  841           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.359ns  (logic 5.354ns (32.731%)  route 11.004ns (67.269%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.727    10.605    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    10.757 r  ifFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    12.619    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.359 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.359    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.212ns  (logic 5.353ns (33.015%)  route 10.860ns (66.985%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.728    10.606    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    10.758 r  ifFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716    12.475    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    16.212 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.212    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.148ns  (logic 5.331ns (33.012%)  route 10.817ns (66.988%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.516    10.394    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.154    10.548 r  ifFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    12.434    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    16.148 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.148    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.120ns  (logic 5.116ns (31.739%)  route 11.003ns (68.261%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.728    10.606    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  ifFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    12.590    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.120 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.120    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.978ns  (logic 5.122ns (32.058%)  route 10.856ns (67.943%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.727    10.605    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.729 r  ifFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.443    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.978 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.978    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.928ns  (logic 5.107ns (32.062%)  route 10.821ns (67.938%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 f  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 f  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 f  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 f  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 f  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 f  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.743    10.621    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.745 r  ifFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    12.408    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.928 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.928    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.683ns  (logic 5.091ns (32.465%)  route 10.592ns (67.535%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUOp_ID_EX_reg[0]/Q
                         net (fo=43, routed)          2.864     3.320    ALUOp_ID_EX[0]
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.444 r  AluRez_EX_MEM[13]_i_4/O
                         net (fo=5, routed)           1.214     4.658    ALUb[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.782 r  AluRez_EX_MEM[11]_i_2/O
                         net (fo=1, routed)           0.689     5.471    iExUnit/AluRez_EX_MEM_reg[11]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  iExUnit/AluRez_EX_MEM[11]_i_1/O
                         net (fo=3, routed)           0.848     6.443    iMEM/cat_OBUF[6]_inst_i_8[11]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  iMEM/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     6.567    ifFetch/cat_OBUF[6]_inst_i_2_2
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.214     6.781 r  ifFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.801     7.581    ifFetch/digits[11]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.297     7.878 r  ifFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.516    10.394    ifFetch/display/digit__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.518 r  ifFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661    12.179    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.683 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.683    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instr_IF_ID_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.105ns (43.202%)  route 5.397ns (56.798%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  Instr_IF_ID_reg[15]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Instr_IF_ID_reg[15]/Q
                         net (fo=12, routed)          1.146     1.602    instr[2]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.124     1.726 r  led_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           4.251     5.977    led_OBUF[7]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.503 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.503    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instr_IF_ID_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.416ns  (logic 4.324ns (45.926%)  route 5.091ns (54.074%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  Instr_IF_ID_reg[14]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Instr_IF_ID_reg[14]/Q
                         net (fo=12, routed)          1.185     1.641    instr[1]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.152     1.793 r  led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           3.907     5.699    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716     9.416 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.416    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instr_IF_ID_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 4.084ns (43.523%)  route 5.299ns (56.477%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  Instr_IF_ID_reg[14]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Instr_IF_ID_reg[14]/Q
                         net (fo=12, routed)          1.192     1.648    instr[1]
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.772 r  led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           4.107     5.879    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     9.383 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.383    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD2_EX_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iMEM/MEM_reg_0_31_13_13/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[13]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RD2_EX_MEM_reg[13]/Q
                         net (fo=1, routed)           0.100     0.241    iMEM/MEM_reg_0_31_13_13/D
    SLICE_X6Y13          RAMS32                                       r  iMEM/MEM_reg_0_31_13_13/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_1_IF_ID_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  PC_1_IF_ID_reg[14]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC_1_IF_ID_reg[14]/Q
                         net (fo=2, routed)           0.066     0.207    ifFetch/PC_reg[15]_1[1]
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.045     0.252 r  ifFetch/PC[14]_i_1/O
                         net (fo=1, routed)           0.000     0.252    ifFetch/nextAdr[14]
    SLICE_X2Y14          FDRE                                         r  ifFetch/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerEn/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncerEn/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  debouncerEn/Q1_reg/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncerEn/Q1_reg/Q
                         net (fo=1, routed)           0.112     0.253    debouncerEn/Q1
    SLICE_X1Y14          FDRE                                         r  debouncerEn/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_1_IF_ID_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_1_ID_EX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.897%)  route 0.116ns (45.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  PC_1_IF_ID_reg[5]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC_1_IF_ID_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    PC_1_IF_ID[5]
    SLICE_X4Y11          FDRE                                         r  PC_1_ID_EX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_1_IF_ID_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_1_ID_EX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  PC_1_IF_ID_reg[8]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC_1_IF_ID_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    PC_1_IF_ID[8]
    SLICE_X2Y12          FDRE                                         r  PC_1_ID_EX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_1_IF_ID_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_1_ID_EX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  PC_1_IF_ID_reg[9]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC_1_IF_ID_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    PC_1_IF_ID[9]
    SLICE_X2Y12          FDRE                                         r  PC_1_ID_EX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_1_IF_ID_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_1_ID_EX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  PC_1_IF_ID_reg[0]/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC_1_IF_ID_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    PC_1_IF_ID[0]
    SLICE_X2Y10          FDRE                                         r  PC_1_ID_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iMEM/MEM_reg_0_31_0_0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[0]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RD2_EX_MEM_reg[0]/Q
                         net (fo=1, routed)           0.117     0.258    iMEM/MEM_reg_0_31_0_0/D
    SLICE_X10Y12         RAMS32                                       r  iMEM/MEM_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instr_IF_ID_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.135%)  route 0.072ns (27.865%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  Instr_IF_ID_reg[7]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Instr_IF_ID_reg[7]/Q
                         net (fo=20, routed)          0.072     0.213    ifFetch/PC_reg[0]_1[7]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.258 r  ifFetch/PC[7]_i_1/O
                         net (fo=1, routed)           0.000     0.258    ifFetch/nextAdr[7]
    SLICE_X4Y12          FDRE                                         r  ifFetch/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BranchAdr_EX_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  BranchAdr_EX_MEM_reg[2]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  BranchAdr_EX_MEM_reg[2]/Q
                         net (fo=1, routed)           0.050     0.214    ifFetch/PC_reg[15]_0[2]
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.259 r  ifFetch/PC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.259    ifFetch/nextAdr_0[2]
    SLICE_X3Y10          FDRE                                         r  ifFetch/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------





