<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESDR_AXI</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.116</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vhdl\core\coresdr.vhd</name><logicalName>CORESDR_AXI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl\vhdl\core\coresdr_axi.vhd</name><logicalName>CORESDR_AXI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>rtl\vhdl\core\fastinit.vhd</name><logicalName>CORESDR_AXI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl\vhdl\core\fastsdram.vhd</name><logicalName>CORESDR_AXI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="4"><name>rtl\vhdl\core\openbank.vhd</name><logicalName>CORESDR_AXI_LIB</logicalName><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>