|jop
clk => pll:pll_inst.inclk0
oLEDR[0] <= scio:io.oLEDR[0]
oLEDR[1] <= scio:io.oLEDR[1]
oLEDR[2] <= scio:io.oLEDR[2]
oLEDR[3] <= scio:io.oLEDR[3]
oLEDR[4] <= scio:io.oLEDR[4]
oLEDR[5] <= scio:io.oLEDR[5]
oLEDR[6] <= scio:io.oLEDR[6]
oLEDR[7] <= scio:io.oLEDR[7]
oLEDR[8] <= scio:io.oLEDR[8]
oLEDR[9] <= scio:io.oLEDR[9]
oLEDR[10] <= scio:io.oLEDR[10]
oLEDR[11] <= scio:io.oLEDR[11]
oLEDR[12] <= scio:io.oLEDR[12]
oLEDR[13] <= scio:io.oLEDR[13]
oLEDR[14] <= scio:io.oLEDR[14]
oLEDR[15] <= scio:io.oLEDR[15]
oLEDR[16] <= scio:io.oLEDR[16]
oLEDR[17] <= scio:io.oLEDR[17]
iSW[0] => scio:io.iSW[0]
iSW[1] => scio:io.iSW[1]
iSW[2] => scio:io.iSW[2]
iSW[3] => scio:io.iSW[3]
iSW[4] => scio:io.iSW[4]
iSW[5] => scio:io.iSW[5]
iSW[6] => scio:io.iSW[6]
iSW[7] => scio:io.iSW[7]
iSW[8] => scio:io.iSW[8]
iSW[9] => scio:io.iSW[9]
iSW[10] => scio:io.iSW[10]
iSW[11] => scio:io.iSW[11]
iSW[12] => scio:io.iSW[12]
iSW[13] => scio:io.iSW[13]
iSW[14] => scio:io.iSW[14]
iSW[15] => scio:io.iSW[15]
iSW[16] => scio:io.iSW[16]
iSW[17] => scio:io.iSW[17]
ser_txd <= scio:io.txd
ser_rxd => scio:io.rxd
oUART_CTS => scio:io.ncts
iUART_RTS <= scio:io.nrts
wd <= scio:io.wd
oSRAM_A[0] <= sc_mem_if:scm.ram_addr[0]
oSRAM_A[1] <= sc_mem_if:scm.ram_addr[1]
oSRAM_A[2] <= sc_mem_if:scm.ram_addr[2]
oSRAM_A[3] <= sc_mem_if:scm.ram_addr[3]
oSRAM_A[4] <= sc_mem_if:scm.ram_addr[4]
oSRAM_A[5] <= sc_mem_if:scm.ram_addr[5]
oSRAM_A[6] <= sc_mem_if:scm.ram_addr[6]
oSRAM_A[7] <= sc_mem_if:scm.ram_addr[7]
oSRAM_A[8] <= sc_mem_if:scm.ram_addr[8]
oSRAM_A[9] <= sc_mem_if:scm.ram_addr[9]
oSRAM_A[10] <= sc_mem_if:scm.ram_addr[10]
oSRAM_A[11] <= sc_mem_if:scm.ram_addr[11]
oSRAM_A[12] <= sc_mem_if:scm.ram_addr[12]
oSRAM_A[13] <= sc_mem_if:scm.ram_addr[13]
oSRAM_A[14] <= sc_mem_if:scm.ram_addr[14]
oSRAM_A[15] <= sc_mem_if:scm.ram_addr[15]
oSRAM_A[16] <= sc_mem_if:scm.ram_addr[16]
oSRAM_A[17] <= sc_mem_if:scm.ram_addr[17]
oSRAM_A[18] <= sc_mem_if:scm.ram_addr[18]
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[16] <> SRAM_DQ[16]
SRAM_DQ[17] <> SRAM_DQ[17]
SRAM_DQ[18] <> SRAM_DQ[18]
SRAM_DQ[19] <> SRAM_DQ[19]
SRAM_DQ[20] <> SRAM_DQ[20]
SRAM_DQ[21] <> SRAM_DQ[21]
SRAM_DQ[22] <> SRAM_DQ[22]
SRAM_DQ[23] <> SRAM_DQ[23]
SRAM_DQ[24] <> SRAM_DQ[24]
SRAM_DQ[25] <> SRAM_DQ[25]
SRAM_DQ[26] <> SRAM_DQ[26]
SRAM_DQ[27] <> SRAM_DQ[27]
SRAM_DQ[28] <> SRAM_DQ[28]
SRAM_DQ[29] <> SRAM_DQ[29]
SRAM_DQ[30] <> SRAM_DQ[30]
SRAM_DQ[31] <> SRAM_DQ[31]
oSRAM_CE1_N <= sc_mem_if:scm.ram_ncs
oSRAM_OE_N <= sc_mem_if:scm.ram_noe
oSRAM_BE_N[0] <= <GND>
oSRAM_BE_N[1] <= <GND>
oSRAM_BE_N[2] <= <GND>
oSRAM_BE_N[3] <= <GND>
oSRAM_WE_N <= sc_mem_if:scm.ram_nwe
oSRAM_GW_N <= <VCC>
oSRAM_CLK <= sc_mem_if:scm.ram_clk
oSRAM_ADSC_N <= sc_mem_if:scm.ram_ncs
oSRAM_ADSP_N <= <VCC>
oSRAM_ADV_N <= <VCC>
oSRAM_CE2 <= sc_mem_if:scm.ram_ncs
oSRAM_CE3_N <= sc_mem_if:scm.ram_ncs


|jop|pll:pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|jop|pll:pll_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|jop|jopcpu:cpu
clk => core:core.clk
clk => exr[0].CLK
clk => exr[1].CLK
clk => exr[2].CLK
clk => exr[3].CLK
clk => exr[4].CLK
clk => exr[5].CLK
clk => exr[6].CLK
clk => exr[7].CLK
clk => exr[8].CLK
clk => exr[9].CLK
clk => exr[10].CLK
clk => exr[11].CLK
clk => exr[12].CLK
clk => exr[13].CLK
clk => exr[14].CLK
clk => exr[15].CLK
clk => exr[16].CLK
clk => exr[17].CLK
clk => exr[18].CLK
clk => exr[19].CLK
clk => exr[20].CLK
clk => exr[21].CLK
clk => exr[22].CLK
clk => exr[23].CLK
clk => exr[24].CLK
clk => exr[25].CLK
clk => exr[26].CLK
clk => exr[27].CLK
clk => exr[28].CLK
clk => exr[29].CLK
clk => exr[30].CLK
clk => exr[31].CLK
clk => is_pipelined.CLK
clk => next_mux_mem[0].CLK
clk => next_mux_mem[1].CLK
clk => dly_mux_mem[0].CLK
clk => dly_mux_mem[1].CLK
clk => mem_sc:mem.clk
clk => mul:ml.clk
reset => core:core.reset
reset => exr[0].ACLR
reset => exr[1].ACLR
reset => exr[2].ACLR
reset => exr[3].ACLR
reset => exr[4].ACLR
reset => exr[5].ACLR
reset => exr[6].ACLR
reset => exr[7].ACLR
reset => exr[8].ACLR
reset => exr[9].ACLR
reset => exr[10].ACLR
reset => exr[11].ACLR
reset => exr[12].ACLR
reset => exr[13].ACLR
reset => exr[14].ACLR
reset => exr[15].ACLR
reset => exr[16].ACLR
reset => exr[17].ACLR
reset => exr[18].ACLR
reset => exr[19].ACLR
reset => exr[20].ACLR
reset => exr[21].ACLR
reset => exr[22].ACLR
reset => exr[23].ACLR
reset => exr[24].ACLR
reset => exr[25].ACLR
reset => exr[26].ACLR
reset => exr[27].ACLR
reset => exr[28].ACLR
reset => exr[29].ACLR
reset => exr[30].ACLR
reset => exr[31].ACLR
reset => is_pipelined.ACLR
reset => next_mux_mem[0].ACLR
reset => next_mux_mem[1].ACLR
reset => dly_mux_mem[0].ACLR
reset => dly_mux_mem[1].ACLR
reset => mem_sc:mem.reset
sc_mem_out.tm_broadcast <= <GND>
sc_mem_out.tm_cache <= mem_sc:mem.sc_mem_out.tm_cache
sc_mem_out.cinval <= mem_sc:mem.sc_mem_out.cinval
sc_mem_out.cache.full_assoc <= sc_mem_out.cache.full_assoc.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.direct_mapped <= sc_mem_out.cache.direct_mapped.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.direct_mapped_const <= sc_mem_out.cache.direct_mapped_const.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.bypass <= sc_mem_out.cache.bypass.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.atomic <= mem_sc:mem.sc_mem_out.atomic
sc_mem_out.wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[0] <= mem_sc:mem.sc_mem_out.wr_data[0]
sc_mem_out.wr_data[1] <= mem_sc:mem.sc_mem_out.wr_data[1]
sc_mem_out.wr_data[2] <= mem_sc:mem.sc_mem_out.wr_data[2]
sc_mem_out.wr_data[3] <= mem_sc:mem.sc_mem_out.wr_data[3]
sc_mem_out.wr_data[4] <= mem_sc:mem.sc_mem_out.wr_data[4]
sc_mem_out.wr_data[5] <= mem_sc:mem.sc_mem_out.wr_data[5]
sc_mem_out.wr_data[6] <= mem_sc:mem.sc_mem_out.wr_data[6]
sc_mem_out.wr_data[7] <= mem_sc:mem.sc_mem_out.wr_data[7]
sc_mem_out.wr_data[8] <= mem_sc:mem.sc_mem_out.wr_data[8]
sc_mem_out.wr_data[9] <= mem_sc:mem.sc_mem_out.wr_data[9]
sc_mem_out.wr_data[10] <= mem_sc:mem.sc_mem_out.wr_data[10]
sc_mem_out.wr_data[11] <= mem_sc:mem.sc_mem_out.wr_data[11]
sc_mem_out.wr_data[12] <= mem_sc:mem.sc_mem_out.wr_data[12]
sc_mem_out.wr_data[13] <= mem_sc:mem.sc_mem_out.wr_data[13]
sc_mem_out.wr_data[14] <= mem_sc:mem.sc_mem_out.wr_data[14]
sc_mem_out.wr_data[15] <= mem_sc:mem.sc_mem_out.wr_data[15]
sc_mem_out.wr_data[16] <= mem_sc:mem.sc_mem_out.wr_data[16]
sc_mem_out.wr_data[17] <= mem_sc:mem.sc_mem_out.wr_data[17]
sc_mem_out.wr_data[18] <= mem_sc:mem.sc_mem_out.wr_data[18]
sc_mem_out.wr_data[19] <= mem_sc:mem.sc_mem_out.wr_data[19]
sc_mem_out.wr_data[20] <= mem_sc:mem.sc_mem_out.wr_data[20]
sc_mem_out.wr_data[21] <= mem_sc:mem.sc_mem_out.wr_data[21]
sc_mem_out.wr_data[22] <= mem_sc:mem.sc_mem_out.wr_data[22]
sc_mem_out.wr_data[23] <= mem_sc:mem.sc_mem_out.wr_data[23]
sc_mem_out.wr_data[24] <= mem_sc:mem.sc_mem_out.wr_data[24]
sc_mem_out.wr_data[25] <= mem_sc:mem.sc_mem_out.wr_data[25]
sc_mem_out.wr_data[26] <= mem_sc:mem.sc_mem_out.wr_data[26]
sc_mem_out.wr_data[27] <= mem_sc:mem.sc_mem_out.wr_data[27]
sc_mem_out.wr_data[28] <= mem_sc:mem.sc_mem_out.wr_data[28]
sc_mem_out.wr_data[29] <= mem_sc:mem.sc_mem_out.wr_data[29]
sc_mem_out.wr_data[30] <= mem_sc:mem.sc_mem_out.wr_data[30]
sc_mem_out.wr_data[31] <= mem_sc:mem.sc_mem_out.wr_data[31]
sc_mem_out.address[0] <= mem_sc:mem.sc_mem_out.address[0]
sc_mem_out.address[1] <= mem_sc:mem.sc_mem_out.address[1]
sc_mem_out.address[2] <= mem_sc:mem.sc_mem_out.address[2]
sc_mem_out.address[3] <= mem_sc:mem.sc_mem_out.address[3]
sc_mem_out.address[4] <= mem_sc:mem.sc_mem_out.address[4]
sc_mem_out.address[5] <= mem_sc:mem.sc_mem_out.address[5]
sc_mem_out.address[6] <= mem_sc:mem.sc_mem_out.address[6]
sc_mem_out.address[7] <= mem_sc:mem.sc_mem_out.address[7]
sc_mem_out.address[8] <= mem_sc:mem.sc_mem_out.address[8]
sc_mem_out.address[9] <= mem_sc:mem.sc_mem_out.address[9]
sc_mem_out.address[10] <= mem_sc:mem.sc_mem_out.address[10]
sc_mem_out.address[11] <= mem_sc:mem.sc_mem_out.address[11]
sc_mem_out.address[12] <= mem_sc:mem.sc_mem_out.address[12]
sc_mem_out.address[13] <= mem_sc:mem.sc_mem_out.address[13]
sc_mem_out.address[14] <= mem_sc:mem.sc_mem_out.address[14]
sc_mem_out.address[15] <= mem_sc:mem.sc_mem_out.address[15]
sc_mem_out.address[16] <= mem_sc:mem.sc_mem_out.address[16]
sc_mem_out.address[17] <= mem_sc:mem.sc_mem_out.address[17]
sc_mem_out.address[18] <= mem_sc:mem.sc_mem_out.address[18]
sc_mem_out.address[19] <= mem_sc:mem.sc_mem_out.address[19]
sc_mem_out.address[20] <= mem_sc:mem.sc_mem_out.address[20]
sc_mem_out.address[21] <= mem_sc:mem.sc_mem_out.address[21]
sc_mem_out.address[22] <= mem_sc:mem.sc_mem_out.address[22]
sc_mem_in.rdy_cnt[0] => Mux33.IN1
sc_mem_in.rdy_cnt[0] => Mux33.IN2
sc_mem_in.rdy_cnt[1] => Mux32.IN1
sc_mem_in.rdy_cnt[1] => Mux32.IN2
sc_mem_in.rd_data[0] => Mux31.IN1
sc_mem_in.rd_data[0] => Mux31.IN2
sc_mem_in.rd_data[1] => Mux30.IN1
sc_mem_in.rd_data[1] => Mux30.IN2
sc_mem_in.rd_data[2] => Mux29.IN1
sc_mem_in.rd_data[2] => Mux29.IN2
sc_mem_in.rd_data[3] => Mux28.IN1
sc_mem_in.rd_data[3] => Mux28.IN2
sc_mem_in.rd_data[4] => Mux27.IN1
sc_mem_in.rd_data[4] => Mux27.IN2
sc_mem_in.rd_data[5] => Mux26.IN1
sc_mem_in.rd_data[5] => Mux26.IN2
sc_mem_in.rd_data[6] => Mux25.IN1
sc_mem_in.rd_data[6] => Mux25.IN2
sc_mem_in.rd_data[7] => Mux24.IN1
sc_mem_in.rd_data[7] => Mux24.IN2
sc_mem_in.rd_data[8] => Mux23.IN1
sc_mem_in.rd_data[8] => Mux23.IN2
sc_mem_in.rd_data[9] => Mux22.IN1
sc_mem_in.rd_data[9] => Mux22.IN2
sc_mem_in.rd_data[10] => Mux21.IN1
sc_mem_in.rd_data[10] => Mux21.IN2
sc_mem_in.rd_data[11] => Mux20.IN1
sc_mem_in.rd_data[11] => Mux20.IN2
sc_mem_in.rd_data[12] => Mux19.IN1
sc_mem_in.rd_data[12] => Mux19.IN2
sc_mem_in.rd_data[13] => Mux18.IN1
sc_mem_in.rd_data[13] => Mux18.IN2
sc_mem_in.rd_data[14] => Mux17.IN1
sc_mem_in.rd_data[14] => Mux17.IN2
sc_mem_in.rd_data[15] => Mux16.IN1
sc_mem_in.rd_data[15] => Mux16.IN2
sc_mem_in.rd_data[16] => Mux15.IN1
sc_mem_in.rd_data[16] => Mux15.IN2
sc_mem_in.rd_data[17] => Mux14.IN1
sc_mem_in.rd_data[17] => Mux14.IN2
sc_mem_in.rd_data[18] => Mux13.IN1
sc_mem_in.rd_data[18] => Mux13.IN2
sc_mem_in.rd_data[19] => Mux12.IN1
sc_mem_in.rd_data[19] => Mux12.IN2
sc_mem_in.rd_data[20] => Mux11.IN1
sc_mem_in.rd_data[20] => Mux11.IN2
sc_mem_in.rd_data[21] => Mux10.IN1
sc_mem_in.rd_data[21] => Mux10.IN2
sc_mem_in.rd_data[22] => Mux9.IN1
sc_mem_in.rd_data[22] => Mux9.IN2
sc_mem_in.rd_data[23] => Mux8.IN1
sc_mem_in.rd_data[23] => Mux8.IN2
sc_mem_in.rd_data[24] => Mux7.IN1
sc_mem_in.rd_data[24] => Mux7.IN2
sc_mem_in.rd_data[25] => Mux6.IN1
sc_mem_in.rd_data[25] => Mux6.IN2
sc_mem_in.rd_data[26] => Mux5.IN1
sc_mem_in.rd_data[26] => Mux5.IN2
sc_mem_in.rd_data[27] => Mux4.IN1
sc_mem_in.rd_data[27] => Mux4.IN2
sc_mem_in.rd_data[28] => Mux3.IN1
sc_mem_in.rd_data[28] => Mux3.IN2
sc_mem_in.rd_data[29] => Mux2.IN1
sc_mem_in.rd_data[29] => Mux2.IN2
sc_mem_in.rd_data[30] => Mux1.IN1
sc_mem_in.rd_data[30] => Mux1.IN2
sc_mem_in.rd_data[31] => Mux0.IN1
sc_mem_in.rd_data[31] => Mux0.IN2
sc_io_out.tm_broadcast <= <GND>
sc_io_out.tm_cache <= <GND>
sc_io_out.cinval <= mem_sc:mem.sc_mem_out.cinval
sc_io_out.cache.full_assoc <= sc_io_out.cache.full_assoc.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.cache.direct_mapped <= sc_io_out.cache.direct_mapped.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.cache.direct_mapped_const <= sc_io_out.cache.direct_mapped_const.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.cache.bypass <= sc_io_out.cache.bypass.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.atomic <= mem_sc:mem.sc_mem_out.atomic
sc_io_out.wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
sc_io_out.wr_data[0] <= mem_sc:mem.sc_mem_out.wr_data[0]
sc_io_out.wr_data[1] <= mem_sc:mem.sc_mem_out.wr_data[1]
sc_io_out.wr_data[2] <= mem_sc:mem.sc_mem_out.wr_data[2]
sc_io_out.wr_data[3] <= mem_sc:mem.sc_mem_out.wr_data[3]
sc_io_out.wr_data[4] <= mem_sc:mem.sc_mem_out.wr_data[4]
sc_io_out.wr_data[5] <= mem_sc:mem.sc_mem_out.wr_data[5]
sc_io_out.wr_data[6] <= mem_sc:mem.sc_mem_out.wr_data[6]
sc_io_out.wr_data[7] <= mem_sc:mem.sc_mem_out.wr_data[7]
sc_io_out.wr_data[8] <= mem_sc:mem.sc_mem_out.wr_data[8]
sc_io_out.wr_data[9] <= mem_sc:mem.sc_mem_out.wr_data[9]
sc_io_out.wr_data[10] <= mem_sc:mem.sc_mem_out.wr_data[10]
sc_io_out.wr_data[11] <= mem_sc:mem.sc_mem_out.wr_data[11]
sc_io_out.wr_data[12] <= mem_sc:mem.sc_mem_out.wr_data[12]
sc_io_out.wr_data[13] <= mem_sc:mem.sc_mem_out.wr_data[13]
sc_io_out.wr_data[14] <= mem_sc:mem.sc_mem_out.wr_data[14]
sc_io_out.wr_data[15] <= mem_sc:mem.sc_mem_out.wr_data[15]
sc_io_out.wr_data[16] <= mem_sc:mem.sc_mem_out.wr_data[16]
sc_io_out.wr_data[17] <= mem_sc:mem.sc_mem_out.wr_data[17]
sc_io_out.wr_data[18] <= mem_sc:mem.sc_mem_out.wr_data[18]
sc_io_out.wr_data[19] <= mem_sc:mem.sc_mem_out.wr_data[19]
sc_io_out.wr_data[20] <= mem_sc:mem.sc_mem_out.wr_data[20]
sc_io_out.wr_data[21] <= mem_sc:mem.sc_mem_out.wr_data[21]
sc_io_out.wr_data[22] <= mem_sc:mem.sc_mem_out.wr_data[22]
sc_io_out.wr_data[23] <= mem_sc:mem.sc_mem_out.wr_data[23]
sc_io_out.wr_data[24] <= mem_sc:mem.sc_mem_out.wr_data[24]
sc_io_out.wr_data[25] <= mem_sc:mem.sc_mem_out.wr_data[25]
sc_io_out.wr_data[26] <= mem_sc:mem.sc_mem_out.wr_data[26]
sc_io_out.wr_data[27] <= mem_sc:mem.sc_mem_out.wr_data[27]
sc_io_out.wr_data[28] <= mem_sc:mem.sc_mem_out.wr_data[28]
sc_io_out.wr_data[29] <= mem_sc:mem.sc_mem_out.wr_data[29]
sc_io_out.wr_data[30] <= mem_sc:mem.sc_mem_out.wr_data[30]
sc_io_out.wr_data[31] <= mem_sc:mem.sc_mem_out.wr_data[31]
sc_io_out.address[0] <= mem_sc:mem.sc_mem_out.address[0]
sc_io_out.address[1] <= mem_sc:mem.sc_mem_out.address[1]
sc_io_out.address[2] <= mem_sc:mem.sc_mem_out.address[2]
sc_io_out.address[3] <= mem_sc:mem.sc_mem_out.address[3]
sc_io_out.address[4] <= mem_sc:mem.sc_mem_out.address[4]
sc_io_out.address[5] <= mem_sc:mem.sc_mem_out.address[5]
sc_io_out.address[6] <= mem_sc:mem.sc_mem_out.address[6]
sc_io_out.address[7] <= mem_sc:mem.sc_mem_out.address[7]
sc_io_out.address[8] <= mem_sc:mem.sc_mem_out.address[8]
sc_io_out.address[9] <= mem_sc:mem.sc_mem_out.address[9]
sc_io_out.address[10] <= mem_sc:mem.sc_mem_out.address[10]
sc_io_out.address[11] <= mem_sc:mem.sc_mem_out.address[11]
sc_io_out.address[12] <= mem_sc:mem.sc_mem_out.address[12]
sc_io_out.address[13] <= mem_sc:mem.sc_mem_out.address[13]
sc_io_out.address[14] <= mem_sc:mem.sc_mem_out.address[14]
sc_io_out.address[15] <= mem_sc:mem.sc_mem_out.address[15]
sc_io_out.address[16] <= mem_sc:mem.sc_mem_out.address[16]
sc_io_out.address[17] <= mem_sc:mem.sc_mem_out.address[17]
sc_io_out.address[18] <= mem_sc:mem.sc_mem_out.address[18]
sc_io_out.address[19] <= mem_sc:mem.sc_mem_out.address[19]
sc_io_out.address[20] <= mem_sc:mem.sc_mem_out.address[20]
sc_io_out.address[21] <= mem_sc:mem.sc_mem_out.address[21]
sc_io_out.address[22] <= mem_sc:mem.sc_mem_out.address[22]
sc_io_in.rdy_cnt[0] => Mux33.IN3
sc_io_in.rdy_cnt[1] => Mux32.IN3
sc_io_in.rd_data[0] => Mux31.IN3
sc_io_in.rd_data[1] => Mux30.IN3
sc_io_in.rd_data[2] => Mux29.IN3
sc_io_in.rd_data[3] => Mux28.IN3
sc_io_in.rd_data[4] => Mux27.IN3
sc_io_in.rd_data[5] => Mux26.IN3
sc_io_in.rd_data[6] => Mux25.IN3
sc_io_in.rd_data[7] => Mux24.IN3
sc_io_in.rd_data[8] => Mux23.IN3
sc_io_in.rd_data[9] => Mux22.IN3
sc_io_in.rd_data[10] => Mux21.IN3
sc_io_in.rd_data[11] => Mux20.IN3
sc_io_in.rd_data[12] => Mux19.IN3
sc_io_in.rd_data[13] => Mux18.IN3
sc_io_in.rd_data[14] => Mux17.IN3
sc_io_in.rd_data[15] => Mux16.IN3
sc_io_in.rd_data[16] => Mux15.IN3
sc_io_in.rd_data[17] => Mux14.IN3
sc_io_in.rd_data[18] => Mux13.IN3
sc_io_in.rd_data[19] => Mux12.IN3
sc_io_in.rd_data[20] => Mux11.IN3
sc_io_in.rd_data[21] => Mux10.IN3
sc_io_in.rd_data[22] => Mux9.IN3
sc_io_in.rd_data[23] => Mux8.IN3
sc_io_in.rd_data[24] => Mux7.IN3
sc_io_in.rd_data[25] => Mux6.IN3
sc_io_in.rd_data[26] => Mux5.IN3
sc_io_in.rd_data[27] => Mux4.IN3
sc_io_in.rd_data[28] => Mux3.IN3
sc_io_in.rd_data[29] => Mux2.IN3
sc_io_in.rd_data[30] => Mux1.IN3
sc_io_in.rd_data[31] => Mux0.IN3
irq_in.ena => core:core.irq_in.ena
irq_in.exc => core:core.irq_in.exc
irq_in.irq => core:core.irq_in.irq
irq_out.ack_exc <= core:core.irq_out.ack_exc
irq_out.ack_irq <= core:core.irq_out.ack_irq
exc_req.rollback <= exc_tm_rollback.DB_MAX_OUTPUT_PORT_TYPE
exc_req.ab <= mem_sc:mem.ab_exc
exc_req.np <= mem_sc:mem.np_exc
exc_req.spov <= core:core.sp_ov
exc_tm_rollback => exc_req.rollback.DATAIN


|jop|jopcpu:cpu|core:core
clk => bcfetch:bcf.clk
clk => fetch:fch.clk
clk => decode:dec.clk
clk => stack:stk.clk
reset => bcfetch:bcf.reset
reset => fetch:fch.reset
reset => decode:dec.reset
reset => stack:stk.reset
bsy => fetch:fch.bsy
din[0] => stack:stk.din[0]
din[1] => stack:stk.din[1]
din[2] => stack:stk.din[2]
din[3] => stack:stk.din[3]
din[4] => stack:stk.din[4]
din[5] => stack:stk.din[5]
din[6] => stack:stk.din[6]
din[7] => stack:stk.din[7]
din[8] => stack:stk.din[8]
din[9] => stack:stk.din[9]
din[10] => stack:stk.din[10]
din[11] => stack:stk.din[11]
din[12] => stack:stk.din[12]
din[13] => stack:stk.din[13]
din[14] => stack:stk.din[14]
din[15] => stack:stk.din[15]
din[16] => stack:stk.din[16]
din[17] => stack:stk.din[17]
din[18] => stack:stk.din[18]
din[19] => stack:stk.din[19]
din[20] => stack:stk.din[20]
din[21] => stack:stk.din[21]
din[22] => stack:stk.din[22]
din[23] => stack:stk.din[23]
din[24] => stack:stk.din[24]
din[25] => stack:stk.din[25]
din[26] => stack:stk.din[26]
din[27] => stack:stk.din[27]
din[28] => stack:stk.din[28]
din[29] => stack:stk.din[29]
din[30] => stack:stk.din[30]
din[31] => stack:stk.din[31]
mem_in.atmend <= decode:dec.mem_in.atmend
mem_in.atmstart <= decode:dec.mem_in.atmstart
mem_in.cinval <= decode:dec.mem_in.cinval
mem_in.copy <= decode:dec.mem_in.copy
mem_in.wrf <= decode:dec.mem_in.wrf
mem_in.rdf <= decode:dec.mem_in.rdf
mem_in.rdc <= decode:dec.mem_in.rdc
mem_in.putref <= decode:dec.mem_in.putref
mem_in.putstatic <= decode:dec.mem_in.putstatic
mem_in.getstatic <= decode:dec.mem_in.getstatic
mem_in.putfield <= decode:dec.mem_in.putfield
mem_in.getfield <= decode:dec.mem_in.getfield
mem_in.stidx <= decode:dec.mem_in.stidx
mem_in.iastore <= decode:dec.mem_in.iastore
mem_in.iaload <= decode:dec.mem_in.iaload
mem_in.bc_rd <= decode:dec.mem_in.bc_rd
mem_in.addr_wr <= decode:dec.mem_in.addr_wr
mem_in.wr <= decode:dec.mem_in.wr
mem_in.rd <= decode:dec.mem_in.rd
mem_in.bcopd[0] <= decode:dec.mem_in.bcopd[0]
mem_in.bcopd[1] <= decode:dec.mem_in.bcopd[1]
mem_in.bcopd[2] <= decode:dec.mem_in.bcopd[2]
mem_in.bcopd[3] <= decode:dec.mem_in.bcopd[3]
mem_in.bcopd[4] <= decode:dec.mem_in.bcopd[4]
mem_in.bcopd[5] <= decode:dec.mem_in.bcopd[5]
mem_in.bcopd[6] <= decode:dec.mem_in.bcopd[6]
mem_in.bcopd[7] <= decode:dec.mem_in.bcopd[7]
mem_in.bcopd[8] <= decode:dec.mem_in.bcopd[8]
mem_in.bcopd[9] <= decode:dec.mem_in.bcopd[9]
mem_in.bcopd[10] <= decode:dec.mem_in.bcopd[10]
mem_in.bcopd[11] <= decode:dec.mem_in.bcopd[11]
mem_in.bcopd[12] <= decode:dec.mem_in.bcopd[12]
mem_in.bcopd[13] <= decode:dec.mem_in.bcopd[13]
mem_in.bcopd[14] <= decode:dec.mem_in.bcopd[14]
mem_in.bcopd[15] <= decode:dec.mem_in.bcopd[15]
mmu_instr[0] <= decode:dec.mmu_instr[0]
mmu_instr[1] <= decode:dec.mmu_instr[1]
mmu_instr[2] <= decode:dec.mmu_instr[2]
mmu_instr[3] <= decode:dec.mmu_instr[3]
mul_wr <= decode:dec.mul_wr
wr_dly <= decode:dec.wr_dly
bc_wr_addr[0] => bcfetch:bcf.bc_wr_addr[0]
bc_wr_addr[1] => bcfetch:bcf.bc_wr_addr[1]
bc_wr_addr[2] => bcfetch:bcf.bc_wr_addr[2]
bc_wr_addr[3] => bcfetch:bcf.bc_wr_addr[3]
bc_wr_addr[4] => bcfetch:bcf.bc_wr_addr[4]
bc_wr_addr[5] => bcfetch:bcf.bc_wr_addr[5]
bc_wr_addr[6] => bcfetch:bcf.bc_wr_addr[6]
bc_wr_addr[7] => bcfetch:bcf.bc_wr_addr[7]
bc_wr_addr[8] => bcfetch:bcf.bc_wr_addr[8]
bc_wr_addr[9] => bcfetch:bcf.bc_wr_addr[9]
bc_wr_data[0] => bcfetch:bcf.bc_wr_data[0]
bc_wr_data[1] => bcfetch:bcf.bc_wr_data[1]
bc_wr_data[2] => bcfetch:bcf.bc_wr_data[2]
bc_wr_data[3] => bcfetch:bcf.bc_wr_data[3]
bc_wr_data[4] => bcfetch:bcf.bc_wr_data[4]
bc_wr_data[5] => bcfetch:bcf.bc_wr_data[5]
bc_wr_data[6] => bcfetch:bcf.bc_wr_data[6]
bc_wr_data[7] => bcfetch:bcf.bc_wr_data[7]
bc_wr_data[8] => bcfetch:bcf.bc_wr_data[8]
bc_wr_data[9] => bcfetch:bcf.bc_wr_data[9]
bc_wr_data[10] => bcfetch:bcf.bc_wr_data[10]
bc_wr_data[11] => bcfetch:bcf.bc_wr_data[11]
bc_wr_data[12] => bcfetch:bcf.bc_wr_data[12]
bc_wr_data[13] => bcfetch:bcf.bc_wr_data[13]
bc_wr_data[14] => bcfetch:bcf.bc_wr_data[14]
bc_wr_data[15] => bcfetch:bcf.bc_wr_data[15]
bc_wr_data[16] => bcfetch:bcf.bc_wr_data[16]
bc_wr_data[17] => bcfetch:bcf.bc_wr_data[17]
bc_wr_data[18] => bcfetch:bcf.bc_wr_data[18]
bc_wr_data[19] => bcfetch:bcf.bc_wr_data[19]
bc_wr_data[20] => bcfetch:bcf.bc_wr_data[20]
bc_wr_data[21] => bcfetch:bcf.bc_wr_data[21]
bc_wr_data[22] => bcfetch:bcf.bc_wr_data[22]
bc_wr_data[23] => bcfetch:bcf.bc_wr_data[23]
bc_wr_data[24] => bcfetch:bcf.bc_wr_data[24]
bc_wr_data[25] => bcfetch:bcf.bc_wr_data[25]
bc_wr_data[26] => bcfetch:bcf.bc_wr_data[26]
bc_wr_data[27] => bcfetch:bcf.bc_wr_data[27]
bc_wr_data[28] => bcfetch:bcf.bc_wr_data[28]
bc_wr_data[29] => bcfetch:bcf.bc_wr_data[29]
bc_wr_data[30] => bcfetch:bcf.bc_wr_data[30]
bc_wr_data[31] => bcfetch:bcf.bc_wr_data[31]
bc_wr_ena => bcfetch:bcf.bc_wr_ena
irq_in.ena => bcfetch:bcf.irq_in.ena
irq_in.exc => bcfetch:bcf.irq_in.exc
irq_in.irq => bcfetch:bcf.irq_in.irq
irq_out.ack_exc <= bcfetch:bcf.irq_out.ack_exc
irq_out.ack_irq <= bcfetch:bcf.irq_out.ack_irq
sp_ov <= stack:stk.sp_ov
aout[0] <= stack:stk.aout[0]
aout[1] <= stack:stk.aout[1]
aout[2] <= stack:stk.aout[2]
aout[3] <= stack:stk.aout[3]
aout[4] <= stack:stk.aout[4]
aout[5] <= stack:stk.aout[5]
aout[6] <= stack:stk.aout[6]
aout[7] <= stack:stk.aout[7]
aout[8] <= stack:stk.aout[8]
aout[9] <= stack:stk.aout[9]
aout[10] <= stack:stk.aout[10]
aout[11] <= stack:stk.aout[11]
aout[12] <= stack:stk.aout[12]
aout[13] <= stack:stk.aout[13]
aout[14] <= stack:stk.aout[14]
aout[15] <= stack:stk.aout[15]
aout[16] <= stack:stk.aout[16]
aout[17] <= stack:stk.aout[17]
aout[18] <= stack:stk.aout[18]
aout[19] <= stack:stk.aout[19]
aout[20] <= stack:stk.aout[20]
aout[21] <= stack:stk.aout[21]
aout[22] <= stack:stk.aout[22]
aout[23] <= stack:stk.aout[23]
aout[24] <= stack:stk.aout[24]
aout[25] <= stack:stk.aout[25]
aout[26] <= stack:stk.aout[26]
aout[27] <= stack:stk.aout[27]
aout[28] <= stack:stk.aout[28]
aout[29] <= stack:stk.aout[29]
aout[30] <= stack:stk.aout[30]
aout[31] <= stack:stk.aout[31]
bout[0] <= stack:stk.bout[0]
bout[1] <= stack:stk.bout[1]
bout[2] <= stack:stk.bout[2]
bout[3] <= stack:stk.bout[3]
bout[4] <= stack:stk.bout[4]
bout[5] <= stack:stk.bout[5]
bout[6] <= stack:stk.bout[6]
bout[7] <= stack:stk.bout[7]
bout[8] <= stack:stk.bout[8]
bout[9] <= stack:stk.bout[9]
bout[10] <= stack:stk.bout[10]
bout[11] <= stack:stk.bout[11]
bout[12] <= stack:stk.bout[12]
bout[13] <= stack:stk.bout[13]
bout[14] <= stack:stk.bout[14]
bout[15] <= stack:stk.bout[15]
bout[16] <= stack:stk.bout[16]
bout[17] <= stack:stk.bout[17]
bout[18] <= stack:stk.bout[18]
bout[19] <= stack:stk.bout[19]
bout[20] <= stack:stk.bout[20]
bout[21] <= stack:stk.bout[21]
bout[22] <= stack:stk.bout[22]
bout[23] <= stack:stk.bout[23]
bout[24] <= stack:stk.bout[24]
bout[25] <= stack:stk.bout[25]
bout[26] <= stack:stk.bout[26]
bout[27] <= stack:stk.bout[27]
bout[28] <= stack:stk.bout[28]
bout[29] <= stack:stk.bout[29]
bout[30] <= stack:stk.bout[30]
bout[31] <= stack:stk.bout[31]


|jop|jopcpu:cpu|core:core|bcfetch:bcf
clk => jbc:mch.clk
clk => jopd[0].CLK
clk => jopd[1].CLK
clk => jopd[2].CLK
clk => jopd[3].CLK
clk => jopd[4].CLK
clk => jopd[5].CLK
clk => jopd[6].CLK
clk => jopd[7].CLK
clk => jopd[8].CLK
clk => jopd[9].CLK
clk => jopd[10].CLK
clk => jopd[11].CLK
clk => jopd[12].CLK
clk => jopd[13].CLK
clk => jopd[14].CLK
clk => jopd[15].CLK
clk => jinstr[0].CLK
clk => jinstr[1].CLK
clk => jinstr[2].CLK
clk => jinstr[3].CLK
clk => jinstr[4].CLK
clk => jinstr[5].CLK
clk => jinstr[6].CLK
clk => jinstr[7].CLK
clk => jpc_br[0].CLK
clk => jpc_br[1].CLK
clk => jpc_br[2].CLK
clk => jpc_br[3].CLK
clk => jpc_br[4].CLK
clk => jpc_br[5].CLK
clk => jpc_br[6].CLK
clk => jpc_br[7].CLK
clk => jpc_br[8].CLK
clk => jpc_br[9].CLK
clk => jpc_br[10].CLK
clk => jpc_br[11].CLK
clk => jpc_br[12].CLK
clk => jmp_addr[0].CLK
clk => jmp_addr[1].CLK
clk => jmp_addr[2].CLK
clk => jmp_addr[3].CLK
clk => jmp_addr[4].CLK
clk => jmp_addr[5].CLK
clk => jmp_addr[6].CLK
clk => jmp_addr[7].CLK
clk => jmp_addr[8].CLK
clk => jmp_addr[9].CLK
clk => jmp_addr[10].CLK
clk => jmp_addr[11].CLK
clk => jmp_addr[12].CLK
clk => jpc[0].CLK
clk => jpc[1].CLK
clk => jpc[2].CLK
clk => jpc[3].CLK
clk => jpc[4].CLK
clk => jpc[5].CLK
clk => jpc[6].CLK
clk => jpc[7].CLK
clk => jpc[8].CLK
clk => jpc[9].CLK
clk => jpc[10].CLK
clk => jpc[11].CLK
clk => jpc[12].CLK
clk => tp[0].CLK
clk => tp[1].CLK
clk => tp[2].CLK
clk => tp[3].CLK
clk => exc_pend.CLK
clk => int_pend.CLK
reset => jopd[0].ACLR
reset => jopd[1].ACLR
reset => jopd[2].ACLR
reset => jopd[3].ACLR
reset => jopd[4].ACLR
reset => jopd[5].ACLR
reset => jopd[6].ACLR
reset => jopd[7].ACLR
reset => jopd[8].ACLR
reset => jopd[9].ACLR
reset => jopd[10].ACLR
reset => jopd[11].ACLR
reset => jopd[12].ACLR
reset => jopd[13].ACLR
reset => jopd[14].ACLR
reset => jopd[15].ACLR
reset => jpc[0].ACLR
reset => jpc[1].ACLR
reset => jpc[2].ACLR
reset => jpc[3].ACLR
reset => jpc[4].ACLR
reset => jpc[5].ACLR
reset => jpc[6].ACLR
reset => jpc[7].ACLR
reset => jpc[8].ACLR
reset => jpc[9].ACLR
reset => jpc[10].ACLR
reset => jpc[11].ACLR
reset => jpc[12].ACLR
reset => exc_pend.ACLR
reset => int_pend.ACLR
jpc_out[0] <= jpc[0].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[1] <= jpc[1].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[2] <= jpc[2].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[3] <= jpc[3].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[4] <= jpc[4].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[5] <= jpc[5].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[6] <= jpc[6].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[7] <= jpc[7].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[8] <= jpc[8].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[9] <= jpc[9].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[10] <= jpc[10].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[11] <= jpc[11].DB_MAX_OUTPUT_PORT_TYPE
jpc_out[12] <= jpc[12].DB_MAX_OUTPUT_PORT_TYPE
din[0] => jpc.DATAB
din[1] => jpc.DATAB
din[2] => jpc.DATAB
din[3] => jpc.DATAB
din[4] => jpc.DATAB
din[5] => jpc.DATAB
din[6] => jpc.DATAB
din[7] => jpc.DATAB
din[8] => jpc.DATAB
din[9] => jpc.DATAB
din[10] => jpc.DATAB
din[11] => jpc.DATAB
din[12] => jpc.DATAB
din[13] => ~NO_FANOUT~
din[14] => ~NO_FANOUT~
din[15] => ~NO_FANOUT~
din[16] => ~NO_FANOUT~
din[17] => ~NO_FANOUT~
din[18] => ~NO_FANOUT~
din[19] => ~NO_FANOUT~
din[20] => ~NO_FANOUT~
din[21] => ~NO_FANOUT~
din[22] => ~NO_FANOUT~
din[23] => ~NO_FANOUT~
din[24] => ~NO_FANOUT~
din[25] => ~NO_FANOUT~
din[26] => ~NO_FANOUT~
din[27] => ~NO_FANOUT~
din[28] => ~NO_FANOUT~
din[29] => ~NO_FANOUT~
din[30] => ~NO_FANOUT~
din[31] => ~NO_FANOUT~
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
jpc_wr => jpc.OUTPUTSELECT
bc_wr_addr[0] => jbc:mch.wr_addr[0]
bc_wr_addr[1] => jbc:mch.wr_addr[1]
bc_wr_addr[2] => jbc:mch.wr_addr[2]
bc_wr_addr[3] => jbc:mch.wr_addr[3]
bc_wr_addr[4] => jbc:mch.wr_addr[4]
bc_wr_addr[5] => jbc:mch.wr_addr[5]
bc_wr_addr[6] => jbc:mch.wr_addr[6]
bc_wr_addr[7] => jbc:mch.wr_addr[7]
bc_wr_addr[8] => jbc:mch.wr_addr[8]
bc_wr_addr[9] => jbc:mch.wr_addr[9]
bc_wr_data[0] => jbc:mch.data[0]
bc_wr_data[1] => jbc:mch.data[1]
bc_wr_data[2] => jbc:mch.data[2]
bc_wr_data[3] => jbc:mch.data[3]
bc_wr_data[4] => jbc:mch.data[4]
bc_wr_data[5] => jbc:mch.data[5]
bc_wr_data[6] => jbc:mch.data[6]
bc_wr_data[7] => jbc:mch.data[7]
bc_wr_data[8] => jbc:mch.data[8]
bc_wr_data[9] => jbc:mch.data[9]
bc_wr_data[10] => jbc:mch.data[10]
bc_wr_data[11] => jbc:mch.data[11]
bc_wr_data[12] => jbc:mch.data[12]
bc_wr_data[13] => jbc:mch.data[13]
bc_wr_data[14] => jbc:mch.data[14]
bc_wr_data[15] => jbc:mch.data[15]
bc_wr_data[16] => jbc:mch.data[16]
bc_wr_data[17] => jbc:mch.data[17]
bc_wr_data[18] => jbc:mch.data[18]
bc_wr_data[19] => jbc:mch.data[19]
bc_wr_data[20] => jbc:mch.data[20]
bc_wr_data[21] => jbc:mch.data[21]
bc_wr_data[22] => jbc:mch.data[22]
bc_wr_data[23] => jbc:mch.data[23]
bc_wr_data[24] => jbc:mch.data[24]
bc_wr_data[25] => jbc:mch.data[25]
bc_wr_data[26] => jbc:mch.data[26]
bc_wr_data[27] => jbc:mch.data[27]
bc_wr_data[28] => jbc:mch.data[28]
bc_wr_data[29] => jbc:mch.data[29]
bc_wr_data[30] => jbc:mch.data[30]
bc_wr_data[31] => jbc:mch.data[31]
bc_wr_ena => jbc:mch.wr_en
jfetch => int_taken.IN1
jfetch => exc_taken.IN1
jfetch => process_3.IN0
jfetch => process_4.IN0
jfetch => jinstr[0].ENA
jfetch => jinstr[1].ENA
jfetch => jinstr[2].ENA
jfetch => jinstr[3].ENA
jfetch => jinstr[4].ENA
jfetch => jinstr[5].ENA
jfetch => jinstr[6].ENA
jfetch => jinstr[7].ENA
jfetch => jpc_br[0].ENA
jfetch => jpc_br[1].ENA
jfetch => jpc_br[2].ENA
jfetch => jpc_br[3].ENA
jfetch => jpc_br[4].ENA
jfetch => jpc_br[5].ENA
jfetch => jpc_br[6].ENA
jfetch => jpc_br[7].ENA
jfetch => jpc_br[8].ENA
jfetch => jpc_br[9].ENA
jfetch => jpc_br[10].ENA
jfetch => jpc_br[11].ENA
jfetch => jpc_br[12].ENA
jopdfetch => process_3.IN1
jopdfetch => process_4.IN1
jopdfetch => jopd[15].ENA
jopdfetch => jopd[14].ENA
jopdfetch => jopd[13].ENA
jopdfetch => jopd[12].ENA
jopdfetch => jopd[11].ENA
jopdfetch => jopd[10].ENA
jopdfetch => jopd[9].ENA
jopdfetch => jopd[8].ENA
zf => process_2.IN0
zf => Mux4.IN12
zf => process_2.IN0
zf => Mux4.IN4
nf => process_2.IN1
nf => Mux4.IN13
nf => process_2.IN1
nf => Mux4.IN5
eq => process_2.IN0
eq => Mux4.IN14
eq => process_2.IN0
eq => Mux4.IN8
lt => process_2.IN1
lt => Mux4.IN15
lt => process_2.IN1
lt => Mux4.IN9
jbr => jmp.OUTPUTSELECT
irq_in.ena => int_req.IN1
irq_in.exc => exc_pend.OUTPUTSELECT
irq_in.irq => int_pend.OUTPUTSELECT
irq_out.ack_exc <= exc_taken.DB_MAX_OUTPUT_PORT_TYPE
irq_out.ack_irq <= int_taken.DB_MAX_OUTPUT_PORT_TYPE
jpaddr[0] <= jtbl:jt.q[0]
jpaddr[1] <= jtbl:jt.q[1]
jpaddr[2] <= jtbl:jt.q[2]
jpaddr[3] <= jtbl:jt.q[3]
jpaddr[4] <= jtbl:jt.q[4]
jpaddr[5] <= jtbl:jt.q[5]
jpaddr[6] <= jtbl:jt.q[6]
jpaddr[7] <= jtbl:jt.q[7]
jpaddr[8] <= jtbl:jt.q[8]
jpaddr[9] <= jtbl:jt.q[9]
jpaddr[10] <= jtbl:jt.q[10]
opd[0] <= jopd[0].DB_MAX_OUTPUT_PORT_TYPE
opd[1] <= jopd[1].DB_MAX_OUTPUT_PORT_TYPE
opd[2] <= jopd[2].DB_MAX_OUTPUT_PORT_TYPE
opd[3] <= jopd[3].DB_MAX_OUTPUT_PORT_TYPE
opd[4] <= jopd[4].DB_MAX_OUTPUT_PORT_TYPE
opd[5] <= jopd[5].DB_MAX_OUTPUT_PORT_TYPE
opd[6] <= jopd[6].DB_MAX_OUTPUT_PORT_TYPE
opd[7] <= jopd[7].DB_MAX_OUTPUT_PORT_TYPE
opd[8] <= jopd[8].DB_MAX_OUTPUT_PORT_TYPE
opd[9] <= jopd[9].DB_MAX_OUTPUT_PORT_TYPE
opd[10] <= jopd[10].DB_MAX_OUTPUT_PORT_TYPE
opd[11] <= jopd[11].DB_MAX_OUTPUT_PORT_TYPE
opd[12] <= jopd[12].DB_MAX_OUTPUT_PORT_TYPE
opd[13] <= jopd[13].DB_MAX_OUTPUT_PORT_TYPE
opd[14] <= jopd[14].DB_MAX_OUTPUT_PORT_TYPE
opd[15] <= jopd[15].DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|bcfetch:bcf|jtbl:jt
bcode[0] => Mux0.IN263
bcode[0] => Mux1.IN263
bcode[0] => Mux2.IN263
bcode[0] => Mux3.IN263
bcode[0] => Mux4.IN263
bcode[0] => Mux5.IN263
bcode[0] => Mux6.IN263
bcode[0] => Mux7.IN263
bcode[0] => Mux8.IN263
bcode[0] => Mux9.IN263
bcode[0] => Mux10.IN263
bcode[1] => Mux0.IN262
bcode[1] => Mux1.IN262
bcode[1] => Mux2.IN262
bcode[1] => Mux3.IN262
bcode[1] => Mux4.IN262
bcode[1] => Mux5.IN262
bcode[1] => Mux6.IN262
bcode[1] => Mux7.IN262
bcode[1] => Mux8.IN262
bcode[1] => Mux9.IN262
bcode[1] => Mux10.IN262
bcode[2] => Mux0.IN261
bcode[2] => Mux1.IN261
bcode[2] => Mux2.IN261
bcode[2] => Mux3.IN261
bcode[2] => Mux4.IN261
bcode[2] => Mux5.IN261
bcode[2] => Mux6.IN261
bcode[2] => Mux7.IN261
bcode[2] => Mux8.IN261
bcode[2] => Mux9.IN261
bcode[2] => Mux10.IN261
bcode[3] => Mux0.IN260
bcode[3] => Mux1.IN260
bcode[3] => Mux2.IN260
bcode[3] => Mux3.IN260
bcode[3] => Mux4.IN260
bcode[3] => Mux5.IN260
bcode[3] => Mux6.IN260
bcode[3] => Mux7.IN260
bcode[3] => Mux8.IN260
bcode[3] => Mux9.IN260
bcode[3] => Mux10.IN260
bcode[4] => Mux0.IN259
bcode[4] => Mux1.IN259
bcode[4] => Mux2.IN259
bcode[4] => Mux3.IN259
bcode[4] => Mux4.IN259
bcode[4] => Mux5.IN259
bcode[4] => Mux6.IN259
bcode[4] => Mux7.IN259
bcode[4] => Mux8.IN259
bcode[4] => Mux9.IN259
bcode[4] => Mux10.IN259
bcode[5] => Mux0.IN258
bcode[5] => Mux1.IN258
bcode[5] => Mux2.IN258
bcode[5] => Mux3.IN258
bcode[5] => Mux4.IN258
bcode[5] => Mux5.IN258
bcode[5] => Mux6.IN258
bcode[5] => Mux7.IN258
bcode[5] => Mux8.IN258
bcode[5] => Mux9.IN258
bcode[5] => Mux10.IN258
bcode[6] => Mux0.IN257
bcode[6] => Mux1.IN257
bcode[6] => Mux2.IN257
bcode[6] => Mux3.IN257
bcode[6] => Mux4.IN257
bcode[6] => Mux5.IN257
bcode[6] => Mux6.IN257
bcode[6] => Mux7.IN257
bcode[6] => Mux8.IN257
bcode[6] => Mux9.IN257
bcode[6] => Mux10.IN257
bcode[7] => Mux0.IN256
bcode[7] => Mux1.IN256
bcode[7] => Mux2.IN256
bcode[7] => Mux3.IN256
bcode[7] => Mux4.IN256
bcode[7] => Mux5.IN256
bcode[7] => Mux6.IN256
bcode[7] => Mux7.IN256
bcode[7] => Mux8.IN256
bcode[7] => Mux9.IN256
bcode[7] => Mux10.IN256
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
int_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
exc_pend => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch
clk => altsyncram:alt_jbc.clock0
data[0] => altsyncram:alt_jbc.data_a[0]
data[1] => altsyncram:alt_jbc.data_a[1]
data[2] => altsyncram:alt_jbc.data_a[2]
data[3] => altsyncram:alt_jbc.data_a[3]
data[4] => altsyncram:alt_jbc.data_a[4]
data[5] => altsyncram:alt_jbc.data_a[5]
data[6] => altsyncram:alt_jbc.data_a[6]
data[7] => altsyncram:alt_jbc.data_a[7]
data[8] => altsyncram:alt_jbc.data_a[8]
data[9] => altsyncram:alt_jbc.data_a[9]
data[10] => altsyncram:alt_jbc.data_a[10]
data[11] => altsyncram:alt_jbc.data_a[11]
data[12] => altsyncram:alt_jbc.data_a[12]
data[13] => altsyncram:alt_jbc.data_a[13]
data[14] => altsyncram:alt_jbc.data_a[14]
data[15] => altsyncram:alt_jbc.data_a[15]
data[16] => altsyncram:alt_jbc.data_a[16]
data[17] => altsyncram:alt_jbc.data_a[17]
data[18] => altsyncram:alt_jbc.data_a[18]
data[19] => altsyncram:alt_jbc.data_a[19]
data[20] => altsyncram:alt_jbc.data_a[20]
data[21] => altsyncram:alt_jbc.data_a[21]
data[22] => altsyncram:alt_jbc.data_a[22]
data[23] => altsyncram:alt_jbc.data_a[23]
data[24] => altsyncram:alt_jbc.data_a[24]
data[25] => altsyncram:alt_jbc.data_a[25]
data[26] => altsyncram:alt_jbc.data_a[26]
data[27] => altsyncram:alt_jbc.data_a[27]
data[28] => altsyncram:alt_jbc.data_a[28]
data[29] => altsyncram:alt_jbc.data_a[29]
data[30] => altsyncram:alt_jbc.data_a[30]
data[31] => altsyncram:alt_jbc.data_a[31]
rd_addr[0] => altsyncram:alt_jbc.address_b[0]
rd_addr[1] => altsyncram:alt_jbc.address_b[1]
rd_addr[2] => altsyncram:alt_jbc.address_b[2]
rd_addr[3] => altsyncram:alt_jbc.address_b[3]
rd_addr[4] => altsyncram:alt_jbc.address_b[4]
rd_addr[5] => altsyncram:alt_jbc.address_b[5]
rd_addr[6] => altsyncram:alt_jbc.address_b[6]
rd_addr[7] => altsyncram:alt_jbc.address_b[7]
rd_addr[8] => altsyncram:alt_jbc.address_b[8]
rd_addr[9] => altsyncram:alt_jbc.address_b[9]
rd_addr[10] => altsyncram:alt_jbc.address_b[10]
rd_addr[11] => altsyncram:alt_jbc.address_b[11]
wr_addr[0] => altsyncram:alt_jbc.address_a[0]
wr_addr[1] => altsyncram:alt_jbc.address_a[1]
wr_addr[2] => altsyncram:alt_jbc.address_a[2]
wr_addr[3] => altsyncram:alt_jbc.address_a[3]
wr_addr[4] => altsyncram:alt_jbc.address_a[4]
wr_addr[5] => altsyncram:alt_jbc.address_a[5]
wr_addr[6] => altsyncram:alt_jbc.address_a[6]
wr_addr[7] => altsyncram:alt_jbc.address_a[7]
wr_addr[8] => altsyncram:alt_jbc.address_a[8]
wr_addr[9] => altsyncram:alt_jbc.address_a[9]
wr_en => altsyncram:alt_jbc.wren_a
q[0] <= altsyncram:alt_jbc.q_b[0]
q[1] <= altsyncram:alt_jbc.q_b[1]
q[2] <= altsyncram:alt_jbc.q_b[2]
q[3] <= altsyncram:alt_jbc.q_b[3]
q[4] <= altsyncram:alt_jbc.q_b[4]
q[5] <= altsyncram:alt_jbc.q_b[5]
q[6] <= altsyncram:alt_jbc.q_b[6]
q[7] <= altsyncram:alt_jbc.q_b[7]


|jop|jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc
wren_a => altsyncram_5pi1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pi1:auto_generated.data_a[0]
data_a[1] => altsyncram_5pi1:auto_generated.data_a[1]
data_a[2] => altsyncram_5pi1:auto_generated.data_a[2]
data_a[3] => altsyncram_5pi1:auto_generated.data_a[3]
data_a[4] => altsyncram_5pi1:auto_generated.data_a[4]
data_a[5] => altsyncram_5pi1:auto_generated.data_a[5]
data_a[6] => altsyncram_5pi1:auto_generated.data_a[6]
data_a[7] => altsyncram_5pi1:auto_generated.data_a[7]
data_a[8] => altsyncram_5pi1:auto_generated.data_a[8]
data_a[9] => altsyncram_5pi1:auto_generated.data_a[9]
data_a[10] => altsyncram_5pi1:auto_generated.data_a[10]
data_a[11] => altsyncram_5pi1:auto_generated.data_a[11]
data_a[12] => altsyncram_5pi1:auto_generated.data_a[12]
data_a[13] => altsyncram_5pi1:auto_generated.data_a[13]
data_a[14] => altsyncram_5pi1:auto_generated.data_a[14]
data_a[15] => altsyncram_5pi1:auto_generated.data_a[15]
data_a[16] => altsyncram_5pi1:auto_generated.data_a[16]
data_a[17] => altsyncram_5pi1:auto_generated.data_a[17]
data_a[18] => altsyncram_5pi1:auto_generated.data_a[18]
data_a[19] => altsyncram_5pi1:auto_generated.data_a[19]
data_a[20] => altsyncram_5pi1:auto_generated.data_a[20]
data_a[21] => altsyncram_5pi1:auto_generated.data_a[21]
data_a[22] => altsyncram_5pi1:auto_generated.data_a[22]
data_a[23] => altsyncram_5pi1:auto_generated.data_a[23]
data_a[24] => altsyncram_5pi1:auto_generated.data_a[24]
data_a[25] => altsyncram_5pi1:auto_generated.data_a[25]
data_a[26] => altsyncram_5pi1:auto_generated.data_a[26]
data_a[27] => altsyncram_5pi1:auto_generated.data_a[27]
data_a[28] => altsyncram_5pi1:auto_generated.data_a[28]
data_a[29] => altsyncram_5pi1:auto_generated.data_a[29]
data_a[30] => altsyncram_5pi1:auto_generated.data_a[30]
data_a[31] => altsyncram_5pi1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5pi1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pi1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pi1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pi1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pi1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pi1:auto_generated.address_a[5]
address_a[6] => altsyncram_5pi1:auto_generated.address_a[6]
address_a[7] => altsyncram_5pi1:auto_generated.address_a[7]
address_a[8] => altsyncram_5pi1:auto_generated.address_a[8]
address_a[9] => altsyncram_5pi1:auto_generated.address_a[9]
address_b[0] => altsyncram_5pi1:auto_generated.address_b[0]
address_b[1] => altsyncram_5pi1:auto_generated.address_b[1]
address_b[2] => altsyncram_5pi1:auto_generated.address_b[2]
address_b[3] => altsyncram_5pi1:auto_generated.address_b[3]
address_b[4] => altsyncram_5pi1:auto_generated.address_b[4]
address_b[5] => altsyncram_5pi1:auto_generated.address_b[5]
address_b[6] => altsyncram_5pi1:auto_generated.address_b[6]
address_b[7] => altsyncram_5pi1:auto_generated.address_b[7]
address_b[8] => altsyncram_5pi1:auto_generated.address_b[8]
address_b[9] => altsyncram_5pi1:auto_generated.address_b[9]
address_b[10] => altsyncram_5pi1:auto_generated.address_b[10]
address_b[11] => altsyncram_5pi1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5pi1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pi1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5pi1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5pi1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5pi1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5pi1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5pi1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5pi1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|jop|jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
data_a[16] => ram_block1a0.PORTADATAIN2
data_a[17] => ram_block1a1.PORTADATAIN2
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a3.PORTADATAIN2
data_a[20] => ram_block1a4.PORTADATAIN2
data_a[21] => ram_block1a5.PORTADATAIN2
data_a[22] => ram_block1a6.PORTADATAIN2
data_a[23] => ram_block1a7.PORTADATAIN2
data_a[24] => ram_block1a0.PORTADATAIN3
data_a[25] => ram_block1a1.PORTADATAIN3
data_a[26] => ram_block1a2.PORTADATAIN3
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a4.PORTADATAIN3
data_a[29] => ram_block1a5.PORTADATAIN3
data_a[30] => ram_block1a6.PORTADATAIN3
data_a[31] => ram_block1a7.PORTADATAIN3
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|jop|jopcpu:cpu|core:core|fetch:fch
clk => rom:mcrom.clk
clk => jpdly[0].CLK
clk => jpdly[1].CLK
clk => jpdly[2].CLK
clk => jpdly[3].CLK
clk => jpdly[4].CLK
clk => jpdly[5].CLK
clk => jpdly[6].CLK
clk => jpdly[7].CLK
clk => jpdly[8].CLK
clk => jpdly[9].CLK
clk => jpdly[10].CLK
clk => brdly[0].CLK
clk => brdly[1].CLK
clk => brdly[2].CLK
clk => brdly[3].CLK
clk => brdly[4].CLK
clk => brdly[5].CLK
clk => brdly[6].CLK
clk => brdly[7].CLK
clk => brdly[8].CLK
clk => brdly[9].CLK
clk => brdly[10].CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pcwait.CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
reset => jpdly[0].ACLR
reset => jpdly[1].ACLR
reset => jpdly[2].ACLR
reset => jpdly[3].ACLR
reset => jpdly[4].ACLR
reset => jpdly[5].ACLR
reset => jpdly[6].ACLR
reset => jpdly[7].ACLR
reset => jpdly[8].ACLR
reset => jpdly[9].ACLR
reset => jpdly[10].ACLR
reset => brdly[0].ACLR
reset => brdly[1].ACLR
reset => brdly[2].ACLR
reset => brdly[3].ACLR
reset => brdly[4].ACLR
reset => brdly[5].ACLR
reset => brdly[6].ACLR
reset => brdly[7].ACLR
reset => brdly[8].ACLR
reset => brdly[9].ACLR
reset => brdly[10].ACLR
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
nxt <= rom:mcrom.q[11]
opd <= rom:mcrom.q[10]
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
br => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
jmp => pc_mux.OUTPUTSELECT
bsy => process_2.IN1
jpaddr[0] => pc_mux[0].DATAB
jpaddr[1] => pc_mux[1].DATAB
jpaddr[2] => pc_mux[2].DATAB
jpaddr[3] => pc_mux[3].DATAB
jpaddr[4] => pc_mux[4].DATAB
jpaddr[5] => pc_mux[5].DATAB
jpaddr[6] => pc_mux[6].DATAB
jpaddr[7] => pc_mux[7].DATAB
jpaddr[8] => pc_mux[8].DATAB
jpaddr[9] => pc_mux[9].DATAB
jpaddr[10] => pc_mux[10].DATAB
dout[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|fetch:fch|rom:mcrom
clk => lpm_rom:cmp_rom.inclock
address[0] => lpm_rom:cmp_rom.address[0]
address[1] => lpm_rom:cmp_rom.address[1]
address[2] => lpm_rom:cmp_rom.address[2]
address[3] => lpm_rom:cmp_rom.address[3]
address[4] => lpm_rom:cmp_rom.address[4]
address[5] => lpm_rom:cmp_rom.address[5]
address[6] => lpm_rom:cmp_rom.address[6]
address[7] => lpm_rom:cmp_rom.address[7]
address[8] => lpm_rom:cmp_rom.address[8]
address[9] => lpm_rom:cmp_rom.address[9]
address[10] => lpm_rom:cmp_rom.address[10]
q[0] <= lpm_rom:cmp_rom.q[0]
q[1] <= lpm_rom:cmp_rom.q[1]
q[2] <= lpm_rom:cmp_rom.q[2]
q[3] <= lpm_rom:cmp_rom.q[3]
q[4] <= lpm_rom:cmp_rom.q[4]
q[5] <= lpm_rom:cmp_rom.q[5]
q[6] <= lpm_rom:cmp_rom.q[6]
q[7] <= lpm_rom:cmp_rom.q[7]
q[8] <= lpm_rom:cmp_rom.q[8]
q[9] <= lpm_rom:cmp_rom.q[9]
q[10] <= lpm_rom:cmp_rom.q[10]
q[11] <= lpm_rom:cmp_rom.q[11]


|jop|jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
address[9] => altrom:srom.address[9]
address[10] => altrom:srom.address[10]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
address[9] => altsyncram:rom_block.address_a[9]
address[10] => altsyncram:rom_block.address_a[10]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]


|jop|jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mh11:auto_generated.address_a[0]
address_a[1] => altsyncram_mh11:auto_generated.address_a[1]
address_a[2] => altsyncram_mh11:auto_generated.address_a[2]
address_a[3] => altsyncram_mh11:auto_generated.address_a[3]
address_a[4] => altsyncram_mh11:auto_generated.address_a[4]
address_a[5] => altsyncram_mh11:auto_generated.address_a[5]
address_a[6] => altsyncram_mh11:auto_generated.address_a[6]
address_a[7] => altsyncram_mh11:auto_generated.address_a[7]
address_a[8] => altsyncram_mh11:auto_generated.address_a[8]
address_a[9] => altsyncram_mh11:auto_generated.address_a[9]
address_a[10] => altsyncram_mh11:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mh11:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mh11:auto_generated.q_a[0]
q_a[1] <= altsyncram_mh11:auto_generated.q_a[1]
q_a[2] <= altsyncram_mh11:auto_generated.q_a[2]
q_a[3] <= altsyncram_mh11:auto_generated.q_a[3]
q_a[4] <= altsyncram_mh11:auto_generated.q_a[4]
q_a[5] <= altsyncram_mh11:auto_generated.q_a[5]
q_a[6] <= altsyncram_mh11:auto_generated.q_a[6]
q_a[7] <= altsyncram_mh11:auto_generated.q_a[7]
q_a[8] <= altsyncram_mh11:auto_generated.q_a[8]
q_a[9] <= altsyncram_mh11:auto_generated.q_a[9]
q_a[10] <= altsyncram_mh11:auto_generated.q_a[10]
q_a[11] <= altsyncram_mh11:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|jop|jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|jop|jopcpu:cpu|core:core|decode:dec
clk => wr_dly~reg0.CLK
clk => mul_wr~reg0.CLK
clk => mem_in.atmend~reg0.CLK
clk => mem_in.atmstart~reg0.CLK
clk => mem_in.cinval~reg0.CLK
clk => mem_in.copy~reg0.CLK
clk => mem_in.wrf~reg0.CLK
clk => mem_in.rdf~reg0.CLK
clk => mem_in.rdc~reg0.CLK
clk => mem_in.putref~reg0.CLK
clk => mem_in.putstatic~reg0.CLK
clk => mem_in.getstatic~reg0.CLK
clk => mem_in.putfield~reg0.CLK
clk => mem_in.getfield~reg0.CLK
clk => mem_in.stidx~reg0.CLK
clk => mem_in.iastore~reg0.CLK
clk => mem_in.iaload~reg0.CLK
clk => mem_in.bc_rd~reg0.CLK
clk => mem_in.addr_wr~reg0.CLK
clk => mem_in.wr~reg0.CLK
clk => mem_in.rd~reg0.CLK
clk => ena_ar~reg0.CLK
clk => ena_jpc~reg0.CLK
clk => ena_vp~reg0.CLK
clk => ena_b~reg0.CLK
clk => sel_mmux~reg0.CLK
clk => sel_rmux[0]~reg0.CLK
clk => sel_rmux[1]~reg0.CLK
clk => sel_lmux[0]~reg0.CLK
clk => sel_lmux[1]~reg0.CLK
clk => sel_lmux[2]~reg0.CLK
clk => sel_shf[0]~reg0.CLK
clk => sel_shf[1]~reg0.CLK
clk => sel_log[0]~reg0.CLK
clk => sel_log[1]~reg0.CLK
clk => sel_bmux~reg0.CLK
clk => ena_a~reg0.CLK
clk => sel_amux~reg0.CLK
clk => sel_sub~reg0.CLK
clk => jmp~reg0.CLK
clk => br~reg0.CLK
reset => wr_dly~reg0.ACLR
reset => mul_wr~reg0.ACLR
reset => mem_in.atmend~reg0.ACLR
reset => mem_in.atmstart~reg0.ACLR
reset => mem_in.cinval~reg0.ACLR
reset => mem_in.copy~reg0.ACLR
reset => mem_in.rdf~reg0.ACLR
reset => mem_in.rdc~reg0.ACLR
reset => mem_in.putref~reg0.ACLR
reset => mem_in.putstatic~reg0.ACLR
reset => mem_in.getstatic~reg0.ACLR
reset => mem_in.putfield~reg0.ACLR
reset => mem_in.getfield~reg0.ACLR
reset => mem_in.stidx~reg0.ACLR
reset => mem_in.iastore~reg0.ACLR
reset => mem_in.iaload~reg0.ACLR
reset => mem_in.bc_rd~reg0.ACLR
reset => mem_in.addr_wr~reg0.ACLR
reset => mem_in.wr~reg0.ACLR
reset => mem_in.rd~reg0.ACLR
reset => ena_ar~reg0.ACLR
reset => ena_jpc~reg0.ACLR
reset => ena_vp~reg0.ACLR
reset => ena_b~reg0.ACLR
reset => sel_mmux~reg0.ACLR
reset => sel_rmux[0]~reg0.ACLR
reset => sel_rmux[1]~reg0.ACLR
reset => sel_lmux[0]~reg0.ACLR
reset => sel_lmux[1]~reg0.ACLR
reset => sel_lmux[2]~reg0.ACLR
reset => sel_shf[0]~reg0.ACLR
reset => sel_shf[1]~reg0.ACLR
reset => sel_log[0]~reg0.ACLR
reset => sel_log[1]~reg0.ACLR
reset => sel_bmux~reg0.ACLR
reset => ena_a~reg0.ACLR
reset => sel_amux~reg0.ACLR
reset => sel_sub~reg0.ACLR
reset => jmp~reg0.ACLR
reset => br~reg0.ACLR
reset => mem_in.wrf~reg0.ENA
instr[0] => sel_rda.DATAB
instr[0] => sel_wra.DATAB
instr[0] => sel_log.DATAB
instr[0] => Equal8.IN19
instr[0] => Equal9.IN19
instr[0] => Equal10.IN19
instr[0] => Equal11.IN19
instr[0] => Equal12.IN19
instr[0] => Equal13.IN19
instr[0] => Equal14.IN19
instr[0] => Equal15.IN19
instr[0] => Equal16.IN19
instr[0] => Equal17.IN19
instr[0] => Equal18.IN19
instr[0] => Equal19.IN19
instr[0] => Equal20.IN19
instr[0] => Mux2.IN19
instr[0] => Mux3.IN19
instr[0] => Mux4.IN19
instr[0] => Mux5.IN19
instr[0] => Mux6.IN19
instr[0] => Mux7.IN19
instr[0] => Mux8.IN19
instr[0] => Mux9.IN19
instr[0] => Mux10.IN10
instr[0] => Mux11.IN19
instr[0] => Mux12.IN19
instr[0] => Mux13.IN19
instr[0] => Mux14.IN19
instr[0] => Mux15.IN19
instr[0] => Mux16.IN19
instr[0] => Mux17.IN19
instr[0] => sel_rmux[0]~reg0.DATAIN
instr[0] => sel_shf[0]~reg0.DATAIN
instr[0] => mmu_instr[0].DATAIN
instr[0] => sel_imux[0].DATAIN
instr[0] => dir[0].DATAIN
instr[0] => Equal2.IN9
instr[0] => Equal6.IN3
instr[1] => sel_rda.DATAB
instr[1] => sel_wra.DATAB
instr[1] => sel_log.DATAB
instr[1] => Equal8.IN18
instr[1] => Equal9.IN18
instr[1] => Equal10.IN18
instr[1] => Equal11.IN18
instr[1] => Equal12.IN18
instr[1] => Equal13.IN18
instr[1] => Equal14.IN18
instr[1] => Equal15.IN18
instr[1] => Equal16.IN18
instr[1] => Equal17.IN18
instr[1] => Equal18.IN18
instr[1] => Equal19.IN18
instr[1] => Equal20.IN18
instr[1] => Mux2.IN18
instr[1] => Mux3.IN18
instr[1] => Mux4.IN18
instr[1] => Mux5.IN18
instr[1] => Mux6.IN18
instr[1] => Mux7.IN18
instr[1] => Mux8.IN18
instr[1] => Mux9.IN18
instr[1] => Mux10.IN9
instr[1] => Mux11.IN18
instr[1] => Mux12.IN18
instr[1] => Mux13.IN18
instr[1] => Mux14.IN18
instr[1] => Mux15.IN18
instr[1] => Mux16.IN18
instr[1] => Mux17.IN18
instr[1] => sel_rmux[1]~reg0.DATAIN
instr[1] => sel_shf[1]~reg0.DATAIN
instr[1] => mmu_instr[1].DATAIN
instr[1] => sel_imux[1].DATAIN
instr[1] => dir[1].DATAIN
instr[1] => Equal2.IN1
instr[1] => Equal6.IN2
instr[2] => sel_rda.DATAB
instr[2] => sel_wra.DATAB
instr[2] => Equal8.IN17
instr[2] => Equal9.IN17
instr[2] => Equal10.IN17
instr[2] => Equal11.IN17
instr[2] => Equal12.IN17
instr[2] => Equal13.IN17
instr[2] => Equal14.IN17
instr[2] => Equal15.IN17
instr[2] => Equal16.IN17
instr[2] => Equal17.IN17
instr[2] => Equal18.IN17
instr[2] => Equal19.IN17
instr[2] => Equal20.IN17
instr[2] => Mux2.IN17
instr[2] => Mux3.IN17
instr[2] => Mux4.IN17
instr[2] => Mux5.IN17
instr[2] => Mux6.IN17
instr[2] => Mux7.IN17
instr[2] => Mux8.IN17
instr[2] => Mux9.IN17
instr[2] => Mux10.IN8
instr[2] => Mux11.IN17
instr[2] => Mux12.IN17
instr[2] => Mux13.IN17
instr[2] => Mux14.IN17
instr[2] => Mux15.IN17
instr[2] => Mux16.IN17
instr[2] => Mux17.IN17
instr[2] => mmu_instr[2].DATAIN
instr[2] => dir[2].DATAIN
instr[2] => Equal2.IN8
instr[2] => Equal6.IN9
instr[2] => Equal7.IN7
instr[2] => Equal21.IN2
instr[2] => Equal24.IN4
instr[2] => Equal26.IN7
instr[3] => Equal8.IN16
instr[3] => Equal9.IN16
instr[3] => Equal10.IN16
instr[3] => Equal11.IN16
instr[3] => Equal12.IN16
instr[3] => Equal13.IN16
instr[3] => Equal14.IN16
instr[3] => Equal15.IN16
instr[3] => Equal16.IN16
instr[3] => Equal17.IN16
instr[3] => Equal18.IN16
instr[3] => Equal19.IN16
instr[3] => Equal20.IN16
instr[3] => Mux2.IN16
instr[3] => Mux3.IN16
instr[3] => Mux4.IN16
instr[3] => Mux5.IN16
instr[3] => Mux6.IN16
instr[3] => Mux7.IN16
instr[3] => Mux8.IN16
instr[3] => Mux9.IN16
instr[3] => Mux11.IN16
instr[3] => Mux12.IN16
instr[3] => Mux13.IN16
instr[3] => Mux14.IN16
instr[3] => Mux15.IN16
instr[3] => Mux16.IN16
instr[3] => Mux17.IN16
instr[3] => mmu_instr[3].DATAIN
instr[3] => dir[3].DATAIN
instr[3] => Equal2.IN7
instr[3] => Equal4.IN6
instr[3] => Equal6.IN1
instr[3] => Equal7.IN6
instr[3] => Equal21.IN1
instr[3] => Equal23.IN3
instr[3] => Equal24.IN7
instr[3] => Equal25.IN6
instr[3] => Equal26.IN6
instr[4] => Equal8.IN15
instr[4] => Equal9.IN15
instr[4] => Equal10.IN15
instr[4] => Equal11.IN15
instr[4] => Equal12.IN15
instr[4] => Equal13.IN15
instr[4] => Equal14.IN15
instr[4] => Equal15.IN15
instr[4] => Equal16.IN15
instr[4] => Equal17.IN15
instr[4] => Equal18.IN15
instr[4] => Equal19.IN15
instr[4] => Equal20.IN15
instr[4] => dir[4].DATAIN
instr[4] => Equal2.IN6
instr[4] => Equal4.IN0
instr[4] => Equal6.IN0
instr[4] => Equal7.IN5
instr[4] => Equal21.IN0
instr[4] => Equal23.IN6
instr[4] => Equal24.IN3
instr[4] => Equal25.IN5
instr[4] => Equal26.IN3
instr[4] => Equal27.IN5
instr[4] => Equal28.IN1
instr[5] => Equal8.IN14
instr[5] => Equal9.IN14
instr[5] => Equal10.IN14
instr[5] => Equal11.IN14
instr[5] => Equal12.IN14
instr[5] => Equal13.IN14
instr[5] => Equal14.IN14
instr[5] => Equal15.IN14
instr[5] => Equal16.IN14
instr[5] => Equal17.IN14
instr[5] => Equal18.IN14
instr[5] => Equal19.IN14
instr[5] => Equal20.IN14
instr[5] => Equal2.IN5
instr[5] => Equal3.IN4
instr[5] => Equal4.IN5
instr[5] => Equal5.IN0
instr[5] => Equal6.IN8
instr[5] => Equal7.IN4
instr[5] => Equal21.IN7
instr[5] => Equal22.IN1
instr[5] => Equal23.IN2
instr[5] => Equal24.IN2
instr[5] => Equal25.IN2
instr[5] => Equal26.IN2
instr[5] => Equal27.IN4
instr[5] => Equal28.IN5
instr[6] => Equal8.IN13
instr[6] => Equal9.IN13
instr[6] => Equal10.IN13
instr[6] => Equal11.IN13
instr[6] => Equal12.IN13
instr[6] => Equal13.IN13
instr[6] => Equal14.IN13
instr[6] => Equal15.IN13
instr[6] => Equal16.IN13
instr[6] => Equal17.IN13
instr[6] => Equal18.IN13
instr[6] => Equal19.IN13
instr[6] => Equal20.IN13
instr[6] => Equal0.IN3
instr[6] => Equal1.IN2
instr[6] => Equal2.IN4
instr[6] => Equal3.IN1
instr[6] => Equal4.IN4
instr[6] => Equal5.IN4
instr[6] => Equal6.IN7
instr[6] => Equal7.IN3
instr[6] => Equal21.IN6
instr[6] => Equal22.IN4
instr[6] => Equal23.IN1
instr[6] => Equal24.IN1
instr[6] => Equal25.IN1
instr[6] => Equal26.IN1
instr[6] => Equal27.IN0
instr[6] => Equal28.IN4
instr[7] => Mux0.IN10
instr[7] => Mux1.IN10
instr[7] => Equal8.IN12
instr[7] => Equal9.IN12
instr[7] => Equal10.IN12
instr[7] => Equal11.IN12
instr[7] => Equal12.IN12
instr[7] => Equal13.IN12
instr[7] => Equal14.IN12
instr[7] => Equal15.IN12
instr[7] => Equal16.IN12
instr[7] => Equal17.IN12
instr[7] => Equal18.IN12
instr[7] => Equal19.IN12
instr[7] => Equal20.IN12
instr[7] => Equal0.IN1
instr[7] => Equal1.IN1
instr[7] => Equal2.IN3
instr[7] => Equal3.IN0
instr[7] => Equal4.IN3
instr[7] => Equal5.IN3
instr[7] => Equal6.IN6
instr[7] => Equal7.IN2
instr[7] => Equal21.IN5
instr[7] => Equal22.IN0
instr[7] => Equal23.IN0
instr[7] => Equal24.IN0
instr[7] => Equal25.IN0
instr[7] => Equal26.IN0
instr[7] => Equal27.IN3
instr[7] => Equal28.IN3
instr[8] => Mux0.IN9
instr[8] => Mux1.IN9
instr[8] => Equal8.IN11
instr[8] => Equal9.IN11
instr[8] => Equal10.IN11
instr[8] => Equal11.IN11
instr[8] => Equal12.IN11
instr[8] => Equal13.IN11
instr[8] => Equal14.IN11
instr[8] => Equal15.IN11
instr[8] => Equal16.IN11
instr[8] => Equal17.IN11
instr[8] => Equal18.IN11
instr[8] => Equal19.IN11
instr[8] => Equal20.IN11
instr[8] => Equal0.IN0
instr[8] => Equal1.IN0
instr[8] => Equal2.IN0
instr[8] => Equal3.IN3
instr[8] => Equal4.IN2
instr[8] => Equal5.IN2
instr[8] => Equal6.IN5
instr[8] => Equal7.IN1
instr[8] => Equal21.IN4
instr[8] => Equal22.IN3
instr[8] => Equal23.IN5
instr[8] => Equal24.IN6
instr[8] => Equal25.IN4
instr[8] => Equal26.IN5
instr[8] => Equal27.IN2
instr[8] => Equal28.IN0
instr[9] => Mux0.IN8
instr[9] => Mux1.IN8
instr[9] => Equal8.IN10
instr[9] => Equal9.IN10
instr[9] => Equal10.IN10
instr[9] => Equal11.IN10
instr[9] => Equal12.IN10
instr[9] => Equal13.IN10
instr[9] => Equal14.IN10
instr[9] => Equal15.IN10
instr[9] => Equal16.IN10
instr[9] => Equal17.IN10
instr[9] => Equal18.IN10
instr[9] => Equal19.IN10
instr[9] => Equal20.IN10
instr[9] => ena_a.OUTPUTSELECT
instr[9] => jmp~reg0.DATAIN
instr[9] => Equal0.IN2
instr[9] => Equal1.IN3
instr[9] => Equal2.IN2
instr[9] => Equal3.IN2
instr[9] => Equal4.IN1
instr[9] => Equal5.IN1
instr[9] => Equal6.IN4
instr[9] => Equal7.IN0
instr[9] => Equal21.IN3
instr[9] => Equal22.IN2
instr[9] => Equal23.IN4
instr[9] => Equal24.IN5
instr[9] => Equal25.IN3
instr[9] => Equal26.IN4
instr[9] => Equal27.IN1
instr[9] => Equal28.IN2
zf => process_0.IN1
zf => process_0.IN1
nf => ~NO_FANOUT~
eq => ~NO_FANOUT~
lt => ~NO_FANOUT~
bcopd[0] => mem_in.bcopd[0].DATAIN
bcopd[1] => mem_in.bcopd[1].DATAIN
bcopd[2] => mem_in.bcopd[2].DATAIN
bcopd[3] => mem_in.bcopd[3].DATAIN
bcopd[4] => mem_in.bcopd[4].DATAIN
bcopd[5] => mem_in.bcopd[5].DATAIN
bcopd[6] => mem_in.bcopd[6].DATAIN
bcopd[7] => mem_in.bcopd[7].DATAIN
bcopd[8] => mem_in.bcopd[8].DATAIN
bcopd[9] => mem_in.bcopd[9].DATAIN
bcopd[10] => mem_in.bcopd[10].DATAIN
bcopd[11] => mem_in.bcopd[11].DATAIN
bcopd[12] => mem_in.bcopd[12].DATAIN
bcopd[13] => mem_in.bcopd[13].DATAIN
bcopd[14] => mem_in.bcopd[14].DATAIN
bcopd[15] => mem_in.bcopd[15].DATAIN
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp <= jmp~reg0.DB_MAX_OUTPUT_PORT_TYPE
jbr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mem_in.atmend <= mem_in.atmend~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.atmstart <= mem_in.atmstart~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.cinval <= mem_in.cinval~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.copy <= mem_in.copy~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.wrf <= mem_in.wrf~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.rdf <= mem_in.rdf~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.rdc <= mem_in.rdc~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.putref <= mem_in.putref~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.putstatic <= mem_in.putstatic~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.getstatic <= mem_in.getstatic~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.putfield <= mem_in.putfield~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.getfield <= mem_in.getfield~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.stidx <= mem_in.stidx~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.iastore <= mem_in.iastore~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.iaload <= mem_in.iaload~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.bc_rd <= mem_in.bc_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.addr_wr <= mem_in.addr_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.wr <= mem_in.wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.rd <= mem_in.rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[0] <= bcopd[0].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[1] <= bcopd[1].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[2] <= bcopd[2].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[3] <= bcopd[3].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[4] <= bcopd[4].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[5] <= bcopd[5].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[6] <= bcopd[6].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[7] <= bcopd[7].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[8] <= bcopd[8].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[9] <= bcopd[9].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[10] <= bcopd[10].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[11] <= bcopd[11].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[12] <= bcopd[12].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[13] <= bcopd[13].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[14] <= bcopd[14].DB_MAX_OUTPUT_PORT_TYPE
mem_in.bcopd[15] <= bcopd[15].DB_MAX_OUTPUT_PORT_TYPE
mmu_instr[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
mmu_instr[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
mmu_instr[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
mmu_instr[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
mul_wr <= mul_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dly <= wr_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
dir[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
dir[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
dir[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
dir[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
dir[5] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
dir[6] <= <GND>
dir[7] <= <GND>
sel_sub <= sel_sub~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_amux <= sel_amux~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena_a <= ena_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_bmux <= sel_bmux~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_log[0] <= sel_log[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_log[1] <= sel_log[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_shf[0] <= sel_shf[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_shf[1] <= sel_shf[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_lmux[0] <= sel_lmux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_lmux[1] <= sel_lmux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_lmux[2] <= sel_lmux[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_imux[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
sel_imux[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
sel_rmux[0] <= sel_rmux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_rmux[1] <= sel_rmux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_smux[0] <= sel_smux.DB_MAX_OUTPUT_PORT_TYPE
sel_smux[1] <= sel_smux.DB_MAX_OUTPUT_PORT_TYPE
sel_mmux <= sel_mmux~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_rda[0] <= sel_rda.DB_MAX_OUTPUT_PORT_TYPE
sel_rda[1] <= sel_rda.DB_MAX_OUTPUT_PORT_TYPE
sel_rda[2] <= sel_rda.DB_MAX_OUTPUT_PORT_TYPE
sel_wra[0] <= sel_wra.DB_MAX_OUTPUT_PORT_TYPE
sel_wra[1] <= sel_wra.DB_MAX_OUTPUT_PORT_TYPE
sel_wra[2] <= sel_wra.DB_MAX_OUTPUT_PORT_TYPE
wr_ena <= process_2.DB_MAX_OUTPUT_PORT_TYPE
ena_b <= ena_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena_vp <= ena_vp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena_jpc <= ena_jpc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena_ar <= ena_ar~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|stack:stk
clk => ram:stkram.clock
clk => opddly[0].CLK
clk => opddly[1].CLK
clk => opddly[2].CLK
clk => opddly[3].CLK
clk => opddly[4].CLK
clk => opddly[5].CLK
clk => opddly[6].CLK
clk => opddly[7].CLK
clk => opddly[8].CLK
clk => opddly[9].CLK
clk => opddly[10].CLK
clk => opddly[11].CLK
clk => opddly[12].CLK
clk => opddly[13].CLK
clk => opddly[14].CLK
clk => opddly[15].CLK
clk => immval[0].CLK
clk => immval[1].CLK
clk => immval[2].CLK
clk => immval[3].CLK
clk => immval[4].CLK
clk => immval[5].CLK
clk => immval[6].CLK
clk => immval[7].CLK
clk => immval[8].CLK
clk => immval[9].CLK
clk => immval[10].CLK
clk => immval[11].CLK
clk => immval[12].CLK
clk => immval[13].CLK
clk => immval[14].CLK
clk => immval[15].CLK
clk => immval[16].CLK
clk => immval[17].CLK
clk => immval[18].CLK
clk => immval[19].CLK
clk => immval[20].CLK
clk => immval[21].CLK
clk => immval[22].CLK
clk => immval[23].CLK
clk => immval[24].CLK
clk => immval[25].CLK
clk => immval[26].CLK
clk => immval[27].CLK
clk => immval[28].CLK
clk => immval[29].CLK
clk => immval[30].CLK
clk => immval[31].CLK
clk => vpadd[0].CLK
clk => vpadd[1].CLK
clk => vpadd[2].CLK
clk => vpadd[3].CLK
clk => vpadd[4].CLK
clk => vpadd[5].CLK
clk => vpadd[6].CLK
clk => vpadd[7].CLK
clk => ar[0].CLK
clk => ar[1].CLK
clk => ar[2].CLK
clk => ar[3].CLK
clk => ar[4].CLK
clk => ar[5].CLK
clk => ar[6].CLK
clk => ar[7].CLK
clk => vp3[0].CLK
clk => vp3[1].CLK
clk => vp3[2].CLK
clk => vp3[3].CLK
clk => vp3[4].CLK
clk => vp3[5].CLK
clk => vp3[6].CLK
clk => vp3[7].CLK
clk => vp2[0].CLK
clk => vp2[1].CLK
clk => vp2[2].CLK
clk => vp2[3].CLK
clk => vp2[4].CLK
clk => vp2[5].CLK
clk => vp2[6].CLK
clk => vp2[7].CLK
clk => vp1[0].CLK
clk => vp1[1].CLK
clk => vp1[2].CLK
clk => vp1[3].CLK
clk => vp1[4].CLK
clk => vp1[5].CLK
clk => vp1[6].CLK
clk => vp1[7].CLK
clk => vp0[0].CLK
clk => vp0[1].CLK
clk => vp0[2].CLK
clk => vp0[3].CLK
clk => vp0[4].CLK
clk => vp0[5].CLK
clk => vp0[6].CLK
clk => vp0[7].CLK
clk => sp_ov~reg0.CLK
clk => spm[0].CLK
clk => spm[1].CLK
clk => spm[2].CLK
clk => spm[3].CLK
clk => spm[4].CLK
clk => spm[5].CLK
clk => spm[6].CLK
clk => spm[7].CLK
clk => spp[0].CLK
clk => spp[1].CLK
clk => spp[2].CLK
clk => spp[3].CLK
clk => spp[4].CLK
clk => spp[5].CLK
clk => spp[6].CLK
clk => spp[7].CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
reset => ram:stkram.reset
reset => opddly[0].ACLR
reset => opddly[1].ACLR
reset => opddly[2].ACLR
reset => opddly[3].ACLR
reset => opddly[4].ACLR
reset => opddly[5].ACLR
reset => opddly[6].ACLR
reset => opddly[7].ACLR
reset => opddly[8].ACLR
reset => opddly[9].ACLR
reset => opddly[10].ACLR
reset => opddly[11].ACLR
reset => opddly[12].ACLR
reset => opddly[13].ACLR
reset => opddly[14].ACLR
reset => opddly[15].ACLR
reset => immval[0].ACLR
reset => immval[1].ACLR
reset => immval[2].ACLR
reset => immval[3].ACLR
reset => immval[4].ACLR
reset => immval[5].ACLR
reset => immval[6].ACLR
reset => immval[7].ACLR
reset => immval[8].ACLR
reset => immval[9].ACLR
reset => immval[10].ACLR
reset => immval[11].ACLR
reset => immval[12].ACLR
reset => immval[13].ACLR
reset => immval[14].ACLR
reset => immval[15].ACLR
reset => immval[16].ACLR
reset => immval[17].ACLR
reset => immval[18].ACLR
reset => immval[19].ACLR
reset => immval[20].ACLR
reset => immval[21].ACLR
reset => immval[22].ACLR
reset => immval[23].ACLR
reset => immval[24].ACLR
reset => immval[25].ACLR
reset => immval[26].ACLR
reset => immval[27].ACLR
reset => immval[28].ACLR
reset => immval[29].ACLR
reset => immval[30].ACLR
reset => immval[31].ACLR
reset => vpadd[0].ACLR
reset => vpadd[1].ACLR
reset => vpadd[2].ACLR
reset => vpadd[3].ACLR
reset => vpadd[4].ACLR
reset => vpadd[5].ACLR
reset => vpadd[6].ACLR
reset => vpadd[7].ACLR
reset => ar[0].ACLR
reset => ar[1].ACLR
reset => ar[2].ACLR
reset => ar[3].ACLR
reset => ar[4].ACLR
reset => ar[5].ACLR
reset => ar[6].ACLR
reset => ar[7].ACLR
reset => vp3[0].ACLR
reset => vp3[1].ACLR
reset => vp3[2].ACLR
reset => vp3[3].ACLR
reset => vp3[4].ACLR
reset => vp3[5].ACLR
reset => vp3[6].ACLR
reset => vp3[7].ACLR
reset => vp2[0].ACLR
reset => vp2[1].ACLR
reset => vp2[2].ACLR
reset => vp2[3].ACLR
reset => vp2[4].ACLR
reset => vp2[5].ACLR
reset => vp2[6].ACLR
reset => vp2[7].ACLR
reset => vp1[0].ACLR
reset => vp1[1].ACLR
reset => vp1[2].ACLR
reset => vp1[3].ACLR
reset => vp1[4].ACLR
reset => vp1[5].ACLR
reset => vp1[6].ACLR
reset => vp1[7].ACLR
reset => vp0[0].ACLR
reset => vp0[1].ACLR
reset => vp0[2].ACLR
reset => vp0[3].ACLR
reset => vp0[4].ACLR
reset => vp0[5].ACLR
reset => vp0[6].ACLR
reset => vp0[7].ACLR
reset => sp_ov~reg0.ACLR
reset => spm[0].PRESET
reset => spm[1].PRESET
reset => spm[2].PRESET
reset => spm[3].PRESET
reset => spm[4].PRESET
reset => spm[5].PRESET
reset => spm[6].PRESET
reset => spm[7].ACLR
reset => spp[0].PRESET
reset => spp[1].ACLR
reset => spp[2].ACLR
reset => spp[3].ACLR
reset => spp[4].ACLR
reset => spp[5].ACLR
reset => spp[6].ACLR
reset => spp[7].PRESET
reset => sp[0].ACLR
reset => sp[1].ACLR
reset => sp[2].ACLR
reset => sp[3].ACLR
reset => sp[4].ACLR
reset => sp[5].ACLR
reset => sp[6].ACLR
reset => sp[7].PRESET
reset => b[0].ACLR
reset => b[1].ACLR
reset => b[2].ACLR
reset => b[3].ACLR
reset => b[4].ACLR
reset => b[5].ACLR
reset => b[6].ACLR
reset => b[7].ACLR
reset => b[8].ACLR
reset => b[9].ACLR
reset => b[10].ACLR
reset => b[11].ACLR
reset => b[12].ACLR
reset => b[13].ACLR
reset => b[14].ACLR
reset => b[15].ACLR
reset => b[16].ACLR
reset => b[17].ACLR
reset => b[18].ACLR
reset => b[19].ACLR
reset => b[20].ACLR
reset => b[21].ACLR
reset => b[22].ACLR
reset => b[23].ACLR
reset => b[24].ACLR
reset => b[25].ACLR
reset => b[26].ACLR
reset => b[27].ACLR
reset => b[28].ACLR
reset => b[29].ACLR
reset => b[30].ACLR
reset => b[31].ACLR
reset => a[0].ACLR
reset => a[1].ACLR
reset => a[2].ACLR
reset => a[3].ACLR
reset => a[4].ACLR
reset => a[5].ACLR
reset => a[6].ACLR
reset => a[7].ACLR
reset => a[8].ACLR
reset => a[9].ACLR
reset => a[10].ACLR
reset => a[11].ACLR
reset => a[12].ACLR
reset => a[13].ACLR
reset => a[14].ACLR
reset => a[15].ACLR
reset => a[16].ACLR
reset => a[17].ACLR
reset => a[18].ACLR
reset => a[19].ACLR
reset => a[20].ACLR
reset => a[21].ACLR
reset => a[22].ACLR
reset => a[23].ACLR
reset => a[24].ACLR
reset => a[25].ACLR
reset => a[26].ACLR
reset => a[27].ACLR
reset => a[28].ACLR
reset => a[29].ACLR
reset => a[30].ACLR
reset => a[31].ACLR
din[0] => Mux71.IN0
din[1] => Mux70.IN0
din[2] => Mux69.IN0
din[3] => Mux68.IN0
din[4] => Mux67.IN0
din[5] => Mux66.IN0
din[6] => Mux65.IN0
din[7] => Mux64.IN0
din[8] => Mux63.IN0
din[9] => Mux62.IN0
din[10] => Mux61.IN0
din[11] => Mux60.IN0
din[12] => Mux59.IN0
din[13] => Mux58.IN3
din[14] => Mux57.IN3
din[15] => Mux56.IN3
din[16] => Mux55.IN3
din[17] => Mux54.IN3
din[18] => Mux53.IN3
din[19] => Mux52.IN3
din[20] => Mux51.IN3
din[21] => Mux50.IN3
din[22] => Mux49.IN3
din[23] => Mux48.IN3
din[24] => Mux47.IN3
din[25] => Mux46.IN3
din[26] => Mux45.IN3
din[27] => Mux44.IN3
din[28] => Mux43.IN3
din[29] => Mux42.IN3
din[30] => Mux41.IN3
din[31] => Mux40.IN3
dir[0] => Mux111.IN0
dir[0] => Mux119.IN0
dir[1] => Mux110.IN0
dir[1] => Mux118.IN0
dir[2] => Mux109.IN0
dir[2] => Mux117.IN0
dir[3] => Mux108.IN0
dir[3] => Mux116.IN0
dir[4] => Mux107.IN0
dir[4] => Mux115.IN0
dir[5] => Mux106.IN0
dir[5] => Mux114.IN0
dir[6] => Mux105.IN0
dir[6] => Mux113.IN0
dir[7] => Mux104.IN0
dir[7] => Mux112.IN0
opd[0] => Add7.IN8
opd[0] => opddly[0].DATAIN
opd[1] => Add7.IN7
opd[1] => opddly[1].DATAIN
opd[2] => Add7.IN6
opd[2] => opddly[2].DATAIN
opd[3] => Add7.IN5
opd[3] => opddly[3].DATAIN
opd[4] => Add7.IN4
opd[4] => opddly[4].DATAIN
opd[5] => Add7.IN3
opd[5] => opddly[5].DATAIN
opd[6] => Add7.IN2
opd[6] => opddly[6].DATAIN
opd[7] => opddly[7].DATAIN
opd[8] => opddly[8].DATAIN
opd[9] => opddly[9].DATAIN
opd[10] => opddly[10].DATAIN
opd[11] => opddly[11].DATAIN
opd[12] => opddly[12].DATAIN
opd[13] => opddly[13].DATAIN
opd[14] => opddly[14].DATAIN
opd[15] => opddly[15].DATAIN
jpc[0] => Mux39.IN0
jpc[0] => Mux39.IN1
jpc[1] => Mux38.IN0
jpc[1] => Mux38.IN1
jpc[2] => Mux37.IN0
jpc[2] => Mux37.IN1
jpc[3] => Mux36.IN0
jpc[3] => Mux36.IN1
jpc[4] => Mux35.IN0
jpc[4] => Mux35.IN1
jpc[5] => Mux34.IN0
jpc[5] => Mux34.IN1
jpc[6] => Mux33.IN0
jpc[6] => Mux33.IN1
jpc[7] => Mux32.IN0
jpc[7] => Mux32.IN1
jpc[8] => rmux[8].DATAB
jpc[9] => rmux[9].DATAB
jpc[10] => rmux[10].DATAB
jpc[11] => rmux[11].DATAB
jpc[12] => rmux[12].DATAB
sel_sub => sum.OUTPUTSELECT
sel_sub => sum[31].OUTPUTSELECT
sel_sub => sum[30].OUTPUTSELECT
sel_sub => sum[29].OUTPUTSELECT
sel_sub => sum[28].OUTPUTSELECT
sel_sub => sum[27].OUTPUTSELECT
sel_sub => sum[26].OUTPUTSELECT
sel_sub => sum[25].OUTPUTSELECT
sel_sub => sum[24].OUTPUTSELECT
sel_sub => sum[23].OUTPUTSELECT
sel_sub => sum[22].OUTPUTSELECT
sel_sub => sum[21].OUTPUTSELECT
sel_sub => sum[20].OUTPUTSELECT
sel_sub => sum[19].OUTPUTSELECT
sel_sub => sum[18].OUTPUTSELECT
sel_sub => sum[17].OUTPUTSELECT
sel_sub => sum[16].OUTPUTSELECT
sel_sub => sum[15].OUTPUTSELECT
sel_sub => sum[14].OUTPUTSELECT
sel_sub => sum[13].OUTPUTSELECT
sel_sub => sum[12].OUTPUTSELECT
sel_sub => sum[11].OUTPUTSELECT
sel_sub => sum[10].OUTPUTSELECT
sel_sub => sum[9].OUTPUTSELECT
sel_sub => sum[8].OUTPUTSELECT
sel_sub => sum[7].OUTPUTSELECT
sel_sub => sum[6].OUTPUTSELECT
sel_sub => sum[5].OUTPUTSELECT
sel_sub => sum[4].OUTPUTSELECT
sel_sub => sum[3].OUTPUTSELECT
sel_sub => sum[2].OUTPUTSELECT
sel_sub => sum[1].OUTPUTSELECT
sel_sub => sum[0].OUTPUTSELECT
sel_amux => amux[31].OUTPUTSELECT
sel_amux => amux[30].OUTPUTSELECT
sel_amux => amux[29].OUTPUTSELECT
sel_amux => amux[28].OUTPUTSELECT
sel_amux => amux[27].OUTPUTSELECT
sel_amux => amux[26].OUTPUTSELECT
sel_amux => amux[25].OUTPUTSELECT
sel_amux => amux[24].OUTPUTSELECT
sel_amux => amux[23].OUTPUTSELECT
sel_amux => amux[22].OUTPUTSELECT
sel_amux => amux[21].OUTPUTSELECT
sel_amux => amux[20].OUTPUTSELECT
sel_amux => amux[19].OUTPUTSELECT
sel_amux => amux[18].OUTPUTSELECT
sel_amux => amux[17].OUTPUTSELECT
sel_amux => amux[16].OUTPUTSELECT
sel_amux => amux[15].OUTPUTSELECT
sel_amux => amux[14].OUTPUTSELECT
sel_amux => amux[13].OUTPUTSELECT
sel_amux => amux[12].OUTPUTSELECT
sel_amux => amux[11].OUTPUTSELECT
sel_amux => amux[10].OUTPUTSELECT
sel_amux => amux[9].OUTPUTSELECT
sel_amux => amux[8].OUTPUTSELECT
sel_amux => amux[7].OUTPUTSELECT
sel_amux => amux[6].OUTPUTSELECT
sel_amux => amux[5].OUTPUTSELECT
sel_amux => amux[4].OUTPUTSELECT
sel_amux => amux[3].OUTPUTSELECT
sel_amux => amux[2].OUTPUTSELECT
sel_amux => amux[1].OUTPUTSELECT
sel_amux => amux[0].OUTPUTSELECT
ena_a => a[31].ENA
ena_a => a[30].ENA
ena_a => a[29].ENA
ena_a => a[28].ENA
ena_a => a[27].ENA
ena_a => a[26].ENA
ena_a => a[25].ENA
ena_a => a[24].ENA
ena_a => a[23].ENA
ena_a => a[22].ENA
ena_a => a[21].ENA
ena_a => a[20].ENA
ena_a => a[19].ENA
ena_a => a[18].ENA
ena_a => a[17].ENA
ena_a => a[16].ENA
ena_a => a[15].ENA
ena_a => a[14].ENA
ena_a => a[13].ENA
ena_a => a[12].ENA
ena_a => a[11].ENA
ena_a => a[10].ENA
ena_a => a[9].ENA
ena_a => a[8].ENA
ena_a => a[7].ENA
ena_a => a[6].ENA
ena_a => a[5].ENA
ena_a => a[4].ENA
ena_a => a[3].ENA
ena_a => a[2].ENA
ena_a => a[1].ENA
ena_a => a[0].ENA
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_bmux => b.OUTPUTSELECT
sel_log[0] => Mux0.IN4
sel_log[0] => Mux1.IN4
sel_log[0] => Mux2.IN4
sel_log[0] => Mux3.IN4
sel_log[0] => Mux4.IN4
sel_log[0] => Mux5.IN4
sel_log[0] => Mux6.IN4
sel_log[0] => Mux7.IN4
sel_log[0] => Mux8.IN4
sel_log[0] => Mux9.IN4
sel_log[0] => Mux10.IN4
sel_log[0] => Mux11.IN4
sel_log[0] => Mux12.IN4
sel_log[0] => Mux13.IN4
sel_log[0] => Mux14.IN4
sel_log[0] => Mux15.IN4
sel_log[0] => Mux16.IN4
sel_log[0] => Mux17.IN4
sel_log[0] => Mux18.IN4
sel_log[0] => Mux19.IN4
sel_log[0] => Mux20.IN4
sel_log[0] => Mux21.IN4
sel_log[0] => Mux22.IN4
sel_log[0] => Mux23.IN4
sel_log[0] => Mux24.IN4
sel_log[0] => Mux25.IN4
sel_log[0] => Mux26.IN4
sel_log[0] => Mux27.IN4
sel_log[0] => Mux28.IN4
sel_log[0] => Mux29.IN4
sel_log[0] => Mux30.IN4
sel_log[0] => Mux31.IN4
sel_log[1] => Mux0.IN3
sel_log[1] => Mux1.IN3
sel_log[1] => Mux2.IN3
sel_log[1] => Mux3.IN3
sel_log[1] => Mux4.IN3
sel_log[1] => Mux5.IN3
sel_log[1] => Mux6.IN3
sel_log[1] => Mux7.IN3
sel_log[1] => Mux8.IN3
sel_log[1] => Mux9.IN3
sel_log[1] => Mux10.IN3
sel_log[1] => Mux11.IN3
sel_log[1] => Mux12.IN3
sel_log[1] => Mux13.IN3
sel_log[1] => Mux14.IN3
sel_log[1] => Mux15.IN3
sel_log[1] => Mux16.IN3
sel_log[1] => Mux17.IN3
sel_log[1] => Mux18.IN3
sel_log[1] => Mux19.IN3
sel_log[1] => Mux20.IN3
sel_log[1] => Mux21.IN3
sel_log[1] => Mux22.IN3
sel_log[1] => Mux23.IN3
sel_log[1] => Mux24.IN3
sel_log[1] => Mux25.IN3
sel_log[1] => Mux26.IN3
sel_log[1] => Mux27.IN3
sel_log[1] => Mux28.IN3
sel_log[1] => Mux29.IN3
sel_log[1] => Mux30.IN3
sel_log[1] => Mux31.IN3
sel_shf[0] => shift:shf.shtyp[0]
sel_shf[1] => shift:shf.shtyp[1]
sel_lmux[0] => Mux40.IN6
sel_lmux[0] => Mux41.IN6
sel_lmux[0] => Mux42.IN6
sel_lmux[0] => Mux43.IN6
sel_lmux[0] => Mux44.IN6
sel_lmux[0] => Mux45.IN6
sel_lmux[0] => Mux46.IN6
sel_lmux[0] => Mux47.IN6
sel_lmux[0] => Mux48.IN6
sel_lmux[0] => Mux49.IN6
sel_lmux[0] => Mux50.IN6
sel_lmux[0] => Mux51.IN6
sel_lmux[0] => Mux52.IN6
sel_lmux[0] => Mux53.IN6
sel_lmux[0] => Mux54.IN6
sel_lmux[0] => Mux55.IN6
sel_lmux[0] => Mux56.IN6
sel_lmux[0] => Mux57.IN6
sel_lmux[0] => Mux58.IN6
sel_lmux[0] => Mux59.IN3
sel_lmux[0] => Mux60.IN3
sel_lmux[0] => Mux61.IN3
sel_lmux[0] => Mux62.IN3
sel_lmux[0] => Mux63.IN3
sel_lmux[0] => Mux64.IN3
sel_lmux[0] => Mux65.IN3
sel_lmux[0] => Mux66.IN3
sel_lmux[0] => Mux67.IN3
sel_lmux[0] => Mux68.IN3
sel_lmux[0] => Mux69.IN3
sel_lmux[0] => Mux70.IN3
sel_lmux[0] => Mux71.IN3
sel_lmux[1] => Mux40.IN5
sel_lmux[1] => Mux41.IN5
sel_lmux[1] => Mux42.IN5
sel_lmux[1] => Mux43.IN5
sel_lmux[1] => Mux44.IN5
sel_lmux[1] => Mux45.IN5
sel_lmux[1] => Mux46.IN5
sel_lmux[1] => Mux47.IN5
sel_lmux[1] => Mux48.IN5
sel_lmux[1] => Mux49.IN5
sel_lmux[1] => Mux50.IN5
sel_lmux[1] => Mux51.IN5
sel_lmux[1] => Mux52.IN5
sel_lmux[1] => Mux53.IN5
sel_lmux[1] => Mux54.IN5
sel_lmux[1] => Mux55.IN5
sel_lmux[1] => Mux56.IN5
sel_lmux[1] => Mux57.IN5
sel_lmux[1] => Mux58.IN5
sel_lmux[1] => Mux59.IN2
sel_lmux[1] => Mux60.IN2
sel_lmux[1] => Mux61.IN2
sel_lmux[1] => Mux62.IN2
sel_lmux[1] => Mux63.IN2
sel_lmux[1] => Mux64.IN2
sel_lmux[1] => Mux65.IN2
sel_lmux[1] => Mux66.IN2
sel_lmux[1] => Mux67.IN2
sel_lmux[1] => Mux68.IN2
sel_lmux[1] => Mux69.IN2
sel_lmux[1] => Mux70.IN2
sel_lmux[1] => Mux71.IN2
sel_lmux[2] => Mux40.IN4
sel_lmux[2] => Mux41.IN4
sel_lmux[2] => Mux42.IN4
sel_lmux[2] => Mux43.IN4
sel_lmux[2] => Mux44.IN4
sel_lmux[2] => Mux45.IN4
sel_lmux[2] => Mux46.IN4
sel_lmux[2] => Mux47.IN4
sel_lmux[2] => Mux48.IN4
sel_lmux[2] => Mux49.IN4
sel_lmux[2] => Mux50.IN4
sel_lmux[2] => Mux51.IN4
sel_lmux[2] => Mux52.IN4
sel_lmux[2] => Mux53.IN4
sel_lmux[2] => Mux54.IN4
sel_lmux[2] => Mux55.IN4
sel_lmux[2] => Mux56.IN4
sel_lmux[2] => Mux57.IN4
sel_lmux[2] => Mux58.IN4
sel_lmux[2] => Mux59.IN1
sel_lmux[2] => Mux60.IN1
sel_lmux[2] => Mux61.IN1
sel_lmux[2] => Mux62.IN1
sel_lmux[2] => Mux63.IN1
sel_lmux[2] => Mux64.IN1
sel_lmux[2] => Mux65.IN1
sel_lmux[2] => Mux66.IN1
sel_lmux[2] => Mux67.IN1
sel_lmux[2] => Mux68.IN1
sel_lmux[2] => Mux69.IN1
sel_lmux[2] => Mux70.IN1
sel_lmux[2] => Mux71.IN1
sel_imux[0] => Mux72.IN3
sel_imux[0] => Mux73.IN3
sel_imux[0] => Mux74.IN3
sel_imux[0] => Mux75.IN3
sel_imux[0] => Mux76.IN3
sel_imux[0] => Mux77.IN3
sel_imux[0] => Mux78.IN3
sel_imux[0] => Mux79.IN3
sel_imux[0] => Mux80.IN3
sel_imux[0] => Mux81.IN3
sel_imux[0] => Mux82.IN3
sel_imux[0] => Mux83.IN3
sel_imux[0] => Mux84.IN3
sel_imux[0] => Mux85.IN3
sel_imux[0] => Mux86.IN3
sel_imux[0] => Mux87.IN3
sel_imux[0] => Mux88.IN2
sel_imux[0] => Mux89.IN2
sel_imux[0] => Mux90.IN2
sel_imux[0] => Mux91.IN2
sel_imux[0] => Mux92.IN2
sel_imux[0] => Mux93.IN2
sel_imux[0] => Mux94.IN2
sel_imux[0] => Mux95.IN2
sel_imux[1] => Mux72.IN2
sel_imux[1] => Mux73.IN2
sel_imux[1] => Mux74.IN2
sel_imux[1] => Mux75.IN2
sel_imux[1] => Mux76.IN2
sel_imux[1] => Mux77.IN2
sel_imux[1] => Mux78.IN2
sel_imux[1] => Mux79.IN2
sel_imux[1] => Mux80.IN2
sel_imux[1] => Mux81.IN2
sel_imux[1] => Mux82.IN2
sel_imux[1] => Mux83.IN2
sel_imux[1] => Mux84.IN2
sel_imux[1] => Mux85.IN2
sel_imux[1] => Mux86.IN2
sel_imux[1] => Mux87.IN2
sel_imux[1] => Mux88.IN1
sel_imux[1] => Mux89.IN1
sel_imux[1] => Mux90.IN1
sel_imux[1] => Mux91.IN1
sel_imux[1] => Mux92.IN1
sel_imux[1] => Mux93.IN1
sel_imux[1] => Mux94.IN1
sel_imux[1] => Mux95.IN1
sel_rmux[0] => Mux32.IN3
sel_rmux[0] => Mux33.IN3
sel_rmux[0] => Mux34.IN3
sel_rmux[0] => Mux35.IN3
sel_rmux[0] => Mux36.IN3
sel_rmux[0] => Mux37.IN3
sel_rmux[0] => Mux38.IN3
sel_rmux[0] => Mux39.IN3
sel_rmux[1] => rmux[12].OUTPUTSELECT
sel_rmux[1] => rmux[11].OUTPUTSELECT
sel_rmux[1] => rmux[10].OUTPUTSELECT
sel_rmux[1] => rmux[9].OUTPUTSELECT
sel_rmux[1] => rmux[8].OUTPUTSELECT
sel_rmux[1] => Mux32.IN2
sel_rmux[1] => Mux33.IN2
sel_rmux[1] => Mux34.IN2
sel_rmux[1] => Mux35.IN2
sel_rmux[1] => Mux36.IN2
sel_rmux[1] => Mux37.IN2
sel_rmux[1] => Mux38.IN2
sel_rmux[1] => Mux39.IN2
sel_smux[0] => Mux96.IN1
sel_smux[0] => Mux97.IN1
sel_smux[0] => Mux98.IN1
sel_smux[0] => Mux99.IN1
sel_smux[0] => Mux100.IN1
sel_smux[0] => Mux101.IN1
sel_smux[0] => Mux102.IN1
sel_smux[0] => Mux103.IN1
sel_smux[1] => Mux96.IN0
sel_smux[1] => Mux97.IN0
sel_smux[1] => Mux98.IN0
sel_smux[1] => Mux99.IN0
sel_smux[1] => Mux100.IN0
sel_smux[1] => Mux101.IN0
sel_smux[1] => Mux102.IN0
sel_smux[1] => Mux103.IN0
sel_mmux => mmux[31].OUTPUTSELECT
sel_mmux => mmux[30].OUTPUTSELECT
sel_mmux => mmux[29].OUTPUTSELECT
sel_mmux => mmux[28].OUTPUTSELECT
sel_mmux => mmux[27].OUTPUTSELECT
sel_mmux => mmux[26].OUTPUTSELECT
sel_mmux => mmux[25].OUTPUTSELECT
sel_mmux => mmux[24].OUTPUTSELECT
sel_mmux => mmux[23].OUTPUTSELECT
sel_mmux => mmux[22].OUTPUTSELECT
sel_mmux => mmux[21].OUTPUTSELECT
sel_mmux => mmux[20].OUTPUTSELECT
sel_mmux => mmux[19].OUTPUTSELECT
sel_mmux => mmux[18].OUTPUTSELECT
sel_mmux => mmux[17].OUTPUTSELECT
sel_mmux => mmux[16].OUTPUTSELECT
sel_mmux => mmux[15].OUTPUTSELECT
sel_mmux => mmux[14].OUTPUTSELECT
sel_mmux => mmux[13].OUTPUTSELECT
sel_mmux => mmux[12].OUTPUTSELECT
sel_mmux => mmux[11].OUTPUTSELECT
sel_mmux => mmux[10].OUTPUTSELECT
sel_mmux => mmux[9].OUTPUTSELECT
sel_mmux => mmux[8].OUTPUTSELECT
sel_mmux => mmux[7].OUTPUTSELECT
sel_mmux => mmux[6].OUTPUTSELECT
sel_mmux => mmux[5].OUTPUTSELECT
sel_mmux => mmux[4].OUTPUTSELECT
sel_mmux => mmux[3].OUTPUTSELECT
sel_mmux => mmux[2].OUTPUTSELECT
sel_mmux => mmux[1].OUTPUTSELECT
sel_mmux => mmux[0].OUTPUTSELECT
sel_rda[0] => Mux104.IN3
sel_rda[0] => Mux105.IN3
sel_rda[0] => Mux106.IN3
sel_rda[0] => Mux107.IN3
sel_rda[0] => Mux108.IN3
sel_rda[0] => Mux109.IN3
sel_rda[0] => Mux110.IN3
sel_rda[0] => Mux111.IN3
sel_rda[1] => Mux104.IN2
sel_rda[1] => Mux105.IN2
sel_rda[1] => Mux106.IN2
sel_rda[1] => Mux107.IN2
sel_rda[1] => Mux108.IN2
sel_rda[1] => Mux109.IN2
sel_rda[1] => Mux110.IN2
sel_rda[1] => Mux111.IN2
sel_rda[2] => Mux104.IN1
sel_rda[2] => Mux105.IN1
sel_rda[2] => Mux106.IN1
sel_rda[2] => Mux107.IN1
sel_rda[2] => Mux108.IN1
sel_rda[2] => Mux109.IN1
sel_rda[2] => Mux110.IN1
sel_rda[2] => Mux111.IN1
sel_wra[0] => Mux112.IN3
sel_wra[0] => Mux113.IN3
sel_wra[0] => Mux114.IN3
sel_wra[0] => Mux115.IN3
sel_wra[0] => Mux116.IN3
sel_wra[0] => Mux117.IN3
sel_wra[0] => Mux118.IN3
sel_wra[0] => Mux119.IN3
sel_wra[1] => Mux112.IN2
sel_wra[1] => Mux113.IN2
sel_wra[1] => Mux114.IN2
sel_wra[1] => Mux115.IN2
sel_wra[1] => Mux116.IN2
sel_wra[1] => Mux117.IN2
sel_wra[1] => Mux118.IN2
sel_wra[1] => Mux119.IN2
sel_wra[2] => Mux112.IN1
sel_wra[2] => Mux113.IN1
sel_wra[2] => Mux114.IN1
sel_wra[2] => Mux115.IN1
sel_wra[2] => Mux116.IN1
sel_wra[2] => Mux117.IN1
sel_wra[2] => Mux118.IN1
sel_wra[2] => Mux119.IN1
wr_ena => ram:stkram.wren
ena_b => b[31].ENA
ena_b => b[30].ENA
ena_b => b[29].ENA
ena_b => b[28].ENA
ena_b => b[27].ENA
ena_b => b[26].ENA
ena_b => b[25].ENA
ena_b => b[24].ENA
ena_b => b[23].ENA
ena_b => b[22].ENA
ena_b => b[21].ENA
ena_b => b[20].ENA
ena_b => b[19].ENA
ena_b => b[18].ENA
ena_b => b[17].ENA
ena_b => b[16].ENA
ena_b => b[15].ENA
ena_b => b[14].ENA
ena_b => b[13].ENA
ena_b => b[12].ENA
ena_b => b[11].ENA
ena_b => b[10].ENA
ena_b => b[9].ENA
ena_b => b[8].ENA
ena_b => b[7].ENA
ena_b => b[6].ENA
ena_b => b[5].ENA
ena_b => b[4].ENA
ena_b => b[3].ENA
ena_b => b[2].ENA
ena_b => b[1].ENA
ena_b => b[0].ENA
ena_vp => vp0[7].ENA
ena_vp => vp0[6].ENA
ena_vp => vp0[5].ENA
ena_vp => vp0[4].ENA
ena_vp => vp0[3].ENA
ena_vp => vp0[2].ENA
ena_vp => vp0[1].ENA
ena_vp => vp0[0].ENA
ena_vp => vp1[7].ENA
ena_vp => vp1[6].ENA
ena_vp => vp1[5].ENA
ena_vp => vp1[4].ENA
ena_vp => vp1[3].ENA
ena_vp => vp1[2].ENA
ena_vp => vp1[1].ENA
ena_vp => vp1[0].ENA
ena_vp => vp2[7].ENA
ena_vp => vp2[6].ENA
ena_vp => vp2[5].ENA
ena_vp => vp2[4].ENA
ena_vp => vp2[3].ENA
ena_vp => vp2[2].ENA
ena_vp => vp2[1].ENA
ena_vp => vp2[0].ENA
ena_vp => vp3[7].ENA
ena_vp => vp3[6].ENA
ena_vp => vp3[5].ENA
ena_vp => vp3[4].ENA
ena_vp => vp3[3].ENA
ena_vp => vp3[2].ENA
ena_vp => vp3[1].ENA
ena_vp => vp3[0].ENA
ena_ar => ar[7].ENA
ena_ar => ar[6].ENA
ena_ar => ar[5].ENA
ena_ar => ar[4].ENA
ena_ar => ar[3].ENA
ena_ar => ar[2].ENA
ena_ar => ar[1].ENA
ena_ar => ar[0].ENA
sp_ov <= sp_ov~reg0.DB_MAX_OUTPUT_PORT_TYPE
zf <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
nf <= a[31].DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lt <= sum.DB_MAX_OUTPUT_PORT_TYPE
aout[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
aout[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
aout[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
aout[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
aout[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
aout[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
aout[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
aout[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
aout[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
aout[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
aout[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
aout[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
aout[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
aout[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
aout[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
aout[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
aout[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
aout[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
aout[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
aout[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
aout[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
aout[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
aout[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
aout[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
aout[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
aout[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
aout[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
aout[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
aout[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
aout[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
aout[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
aout[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
bout[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
bout[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
bout[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
bout[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
bout[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
bout[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
bout[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
bout[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
bout[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
bout[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
bout[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
bout[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
bout[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
bout[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
bout[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
bout[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE
bout[16] <= b[16].DB_MAX_OUTPUT_PORT_TYPE
bout[17] <= b[17].DB_MAX_OUTPUT_PORT_TYPE
bout[18] <= b[18].DB_MAX_OUTPUT_PORT_TYPE
bout[19] <= b[19].DB_MAX_OUTPUT_PORT_TYPE
bout[20] <= b[20].DB_MAX_OUTPUT_PORT_TYPE
bout[21] <= b[21].DB_MAX_OUTPUT_PORT_TYPE
bout[22] <= b[22].DB_MAX_OUTPUT_PORT_TYPE
bout[23] <= b[23].DB_MAX_OUTPUT_PORT_TYPE
bout[24] <= b[24].DB_MAX_OUTPUT_PORT_TYPE
bout[25] <= b[25].DB_MAX_OUTPUT_PORT_TYPE
bout[26] <= b[26].DB_MAX_OUTPUT_PORT_TYPE
bout[27] <= b[27].DB_MAX_OUTPUT_PORT_TYPE
bout[28] <= b[28].DB_MAX_OUTPUT_PORT_TYPE
bout[29] <= b[29].DB_MAX_OUTPUT_PORT_TYPE
bout[30] <= b[30].DB_MAX_OUTPUT_PORT_TYPE
bout[31] <= b[31].DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|stack:stk|shift:shf
din[0] => shiftin.DATAB
din[0] => shiftin.DATAA
din[1] => shiftin.DATAB
din[1] => shiftin.DATAA
din[2] => shiftin.DATAB
din[2] => shiftin.DATAA
din[3] => shiftin.DATAB
din[3] => shiftin.DATAA
din[4] => shiftin.DATAB
din[4] => shiftin.DATAA
din[5] => shiftin.DATAB
din[5] => shiftin.DATAA
din[6] => shiftin.DATAB
din[6] => shiftin.DATAA
din[7] => shiftin.DATAB
din[7] => shiftin.DATAA
din[8] => shiftin.DATAB
din[8] => shiftin.DATAA
din[9] => shiftin.DATAB
din[9] => shiftin.DATAA
din[10] => shiftin.DATAB
din[10] => shiftin.DATAA
din[11] => shiftin.DATAB
din[11] => shiftin.DATAA
din[12] => shiftin.DATAB
din[12] => shiftin.DATAA
din[13] => shiftin.DATAB
din[13] => shiftin.DATAA
din[14] => shiftin.DATAB
din[14] => shiftin.DATAA
din[15] => shiftin.DATAB
din[15] => shiftin.DATAA
din[16] => shiftin.DATAB
din[16] => shiftin.DATAA
din[17] => shiftin[48].DATAB
din[17] => shiftin.DATAA
din[18] => shiftin[49].DATAB
din[18] => shiftin.DATAA
din[19] => shiftin[50].DATAB
din[19] => shiftin.DATAA
din[20] => shiftin[51].DATAB
din[20] => shiftin.DATAA
din[21] => shiftin[52].DATAB
din[21] => shiftin.DATAA
din[22] => shiftin[53].DATAB
din[22] => shiftin.DATAA
din[23] => shiftin[54].DATAB
din[23] => shiftin.DATAA
din[24] => shiftin[55].DATAB
din[24] => shiftin.DATAA
din[25] => shiftin[56].DATAB
din[25] => shiftin.DATAA
din[26] => shiftin[57].DATAB
din[26] => shiftin.DATAA
din[27] => shiftin[58].DATAB
din[27] => shiftin.DATAA
din[28] => shiftin[59].DATAB
din[28] => shiftin.DATAA
din[29] => shiftin[60].DATAB
din[29] => shiftin.DATAA
din[30] => shiftin[61].DATAB
din[30] => shiftin.DATAA
din[31] => shiftin[62].DATAB
din[31] => shiftin.DATAA
din[31] => shiftin.DATAB
off[0] => shiftcnt[0].DATAA
off[0] => shiftcnt[0].DATAB
off[1] => shiftcnt[1].DATAA
off[1] => shiftcnt[1].DATAB
off[2] => shiftcnt[2].DATAA
off[2] => shiftcnt[2].DATAB
off[3] => shiftcnt[3].DATAA
off[3] => shiftcnt[3].DATAB
off[4] => shiftcnt[4].DATAA
off[4] => shiftcnt[4].DATAB
shtyp[0] => Equal0.IN0
shtyp[0] => Equal1.IN1
shtyp[1] => Equal0.IN1
shtyp[1] => Equal1.IN0
dout[0] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= shiftin.DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram
reset => ~NO_FANOUT~
data[0] => lpm_ram_dp:cmp_ram.data[0]
data[1] => lpm_ram_dp:cmp_ram.data[1]
data[2] => lpm_ram_dp:cmp_ram.data[2]
data[3] => lpm_ram_dp:cmp_ram.data[3]
data[4] => lpm_ram_dp:cmp_ram.data[4]
data[5] => lpm_ram_dp:cmp_ram.data[5]
data[6] => lpm_ram_dp:cmp_ram.data[6]
data[7] => lpm_ram_dp:cmp_ram.data[7]
data[8] => lpm_ram_dp:cmp_ram.data[8]
data[9] => lpm_ram_dp:cmp_ram.data[9]
data[10] => lpm_ram_dp:cmp_ram.data[10]
data[11] => lpm_ram_dp:cmp_ram.data[11]
data[12] => lpm_ram_dp:cmp_ram.data[12]
data[13] => lpm_ram_dp:cmp_ram.data[13]
data[14] => lpm_ram_dp:cmp_ram.data[14]
data[15] => lpm_ram_dp:cmp_ram.data[15]
data[16] => lpm_ram_dp:cmp_ram.data[16]
data[17] => lpm_ram_dp:cmp_ram.data[17]
data[18] => lpm_ram_dp:cmp_ram.data[18]
data[19] => lpm_ram_dp:cmp_ram.data[19]
data[20] => lpm_ram_dp:cmp_ram.data[20]
data[21] => lpm_ram_dp:cmp_ram.data[21]
data[22] => lpm_ram_dp:cmp_ram.data[22]
data[23] => lpm_ram_dp:cmp_ram.data[23]
data[24] => lpm_ram_dp:cmp_ram.data[24]
data[25] => lpm_ram_dp:cmp_ram.data[25]
data[26] => lpm_ram_dp:cmp_ram.data[26]
data[27] => lpm_ram_dp:cmp_ram.data[27]
data[28] => lpm_ram_dp:cmp_ram.data[28]
data[29] => lpm_ram_dp:cmp_ram.data[29]
data[30] => lpm_ram_dp:cmp_ram.data[30]
data[31] => lpm_ram_dp:cmp_ram.data[31]
wraddress[0] => wraddr_dly[0].DATAIN
wraddress[1] => wraddr_dly[1].DATAIN
wraddress[2] => wraddr_dly[2].DATAIN
wraddress[3] => wraddr_dly[3].DATAIN
wraddress[4] => wraddr_dly[4].DATAIN
wraddress[5] => wraddr_dly[5].DATAIN
wraddress[6] => wraddr_dly[6].DATAIN
wraddress[7] => wraddr_dly[7].DATAIN
rdaddress[0] => lpm_ram_dp:cmp_ram.rdaddress[0]
rdaddress[1] => lpm_ram_dp:cmp_ram.rdaddress[1]
rdaddress[2] => lpm_ram_dp:cmp_ram.rdaddress[2]
rdaddress[3] => lpm_ram_dp:cmp_ram.rdaddress[3]
rdaddress[4] => lpm_ram_dp:cmp_ram.rdaddress[4]
rdaddress[5] => lpm_ram_dp:cmp_ram.rdaddress[5]
rdaddress[6] => lpm_ram_dp:cmp_ram.rdaddress[6]
rdaddress[7] => lpm_ram_dp:cmp_ram.rdaddress[7]
wren => wren_dly.DATAIN
clock => lpm_ram_dp:cmp_ram.rdclock
clock => wren_dly.CLK
clock => wraddr_dly[0].CLK
clock => wraddr_dly[1].CLK
clock => wraddr_dly[2].CLK
clock => wraddr_dly[3].CLK
clock => wraddr_dly[4].CLK
clock => wraddr_dly[5].CLK
clock => wraddr_dly[6].CLK
clock => wraddr_dly[7].CLK
clock => lpm_ram_dp:cmp_ram.wrclock
q[0] <= lpm_ram_dp:cmp_ram.q[0]
q[1] <= lpm_ram_dp:cmp_ram.q[1]
q[2] <= lpm_ram_dp:cmp_ram.q[2]
q[3] <= lpm_ram_dp:cmp_ram.q[3]
q[4] <= lpm_ram_dp:cmp_ram.q[4]
q[5] <= lpm_ram_dp:cmp_ram.q[5]
q[6] <= lpm_ram_dp:cmp_ram.q[6]
q[7] <= lpm_ram_dp:cmp_ram.q[7]
q[8] <= lpm_ram_dp:cmp_ram.q[8]
q[9] <= lpm_ram_dp:cmp_ram.q[9]
q[10] <= lpm_ram_dp:cmp_ram.q[10]
q[11] <= lpm_ram_dp:cmp_ram.q[11]
q[12] <= lpm_ram_dp:cmp_ram.q[12]
q[13] <= lpm_ram_dp:cmp_ram.q[13]
q[14] <= lpm_ram_dp:cmp_ram.q[14]
q[15] <= lpm_ram_dp:cmp_ram.q[15]
q[16] <= lpm_ram_dp:cmp_ram.q[16]
q[17] <= lpm_ram_dp:cmp_ram.q[17]
q[18] <= lpm_ram_dp:cmp_ram.q[18]
q[19] <= lpm_ram_dp:cmp_ram.q[19]
q[20] <= lpm_ram_dp:cmp_ram.q[20]
q[21] <= lpm_ram_dp:cmp_ram.q[21]
q[22] <= lpm_ram_dp:cmp_ram.q[22]
q[23] <= lpm_ram_dp:cmp_ram.q[23]
q[24] <= lpm_ram_dp:cmp_ram.q[24]
q[25] <= lpm_ram_dp:cmp_ram.q[25]
q[26] <= lpm_ram_dp:cmp_ram.q[26]
q[27] <= lpm_ram_dp:cmp_ram.q[27]
q[28] <= lpm_ram_dp:cmp_ram.q[28]
q[29] <= lpm_ram_dp:cmp_ram.q[29]
q[30] <= lpm_ram_dp:cmp_ram.q[30]
q[31] <= lpm_ram_dp:cmp_ram.q[31]


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram
data[0] => altdpram:sram.data[0]
data[1] => altdpram:sram.data[1]
data[2] => altdpram:sram.data[2]
data[3] => altdpram:sram.data[3]
data[4] => altdpram:sram.data[4]
data[5] => altdpram:sram.data[5]
data[6] => altdpram:sram.data[6]
data[7] => altdpram:sram.data[7]
data[8] => altdpram:sram.data[8]
data[9] => altdpram:sram.data[9]
data[10] => altdpram:sram.data[10]
data[11] => altdpram:sram.data[11]
data[12] => altdpram:sram.data[12]
data[13] => altdpram:sram.data[13]
data[14] => altdpram:sram.data[14]
data[15] => altdpram:sram.data[15]
data[16] => altdpram:sram.data[16]
data[17] => altdpram:sram.data[17]
data[18] => altdpram:sram.data[18]
data[19] => altdpram:sram.data[19]
data[20] => altdpram:sram.data[20]
data[21] => altdpram:sram.data[21]
data[22] => altdpram:sram.data[22]
data[23] => altdpram:sram.data[23]
data[24] => altdpram:sram.data[24]
data[25] => altdpram:sram.data[25]
data[26] => altdpram:sram.data[26]
data[27] => altdpram:sram.data[27]
data[28] => altdpram:sram.data[28]
data[29] => altdpram:sram.data[29]
data[30] => altdpram:sram.data[30]
data[31] => altdpram:sram.data[31]
rdaddress[0] => altdpram:sram.rdaddress[0]
rdaddress[1] => altdpram:sram.rdaddress[1]
rdaddress[2] => altdpram:sram.rdaddress[2]
rdaddress[3] => altdpram:sram.rdaddress[3]
rdaddress[4] => altdpram:sram.rdaddress[4]
rdaddress[5] => altdpram:sram.rdaddress[5]
rdaddress[6] => altdpram:sram.rdaddress[6]
rdaddress[7] => altdpram:sram.rdaddress[7]
wraddress[0] => altdpram:sram.wraddress[0]
wraddress[1] => altdpram:sram.wraddress[1]
wraddress[2] => altdpram:sram.wraddress[2]
wraddress[3] => altdpram:sram.wraddress[3]
wraddress[4] => altdpram:sram.wraddress[4]
wraddress[5] => altdpram:sram.wraddress[5]
wraddress[6] => altdpram:sram.wraddress[6]
wraddress[7] => altdpram:sram.wraddress[7]
rdclock => altdpram:sram.outclock
rdclken => ~NO_FANOUT~
wrclock => altdpram:sram.inclock
wrclken => ~NO_FANOUT~
rden => ~NO_FANOUT~
wren => altdpram:sram.wren
q[0] <= altdpram:sram.q[0]
q[1] <= altdpram:sram.q[1]
q[2] <= altdpram:sram.q[2]
q[3] <= altdpram:sram.q[3]
q[4] <= altdpram:sram.q[4]
q[5] <= altdpram:sram.q[5]
q[6] <= altdpram:sram.q[6]
q[7] <= altdpram:sram.q[7]
q[8] <= altdpram:sram.q[8]
q[9] <= altdpram:sram.q[9]
q[10] <= altdpram:sram.q[10]
q[11] <= altdpram:sram.q[11]
q[12] <= altdpram:sram.q[12]
q[13] <= altdpram:sram.q[13]
q[14] <= altdpram:sram.q[14]
q[15] <= altdpram:sram.q[15]
q[16] <= altdpram:sram.q[16]
q[17] <= altdpram:sram.q[17]
q[18] <= altdpram:sram.q[18]
q[19] <= altdpram:sram.q[19]
q[20] <= altdpram:sram.q[20]
q[21] <= altdpram:sram.q[21]
q[22] <= altdpram:sram.q[22]
q[23] <= altdpram:sram.q[23]
q[24] <= altdpram:sram.q[24]
q[25] <= altdpram:sram.q[25]
q[26] <= altdpram:sram.q[26]
q[27] <= altdpram:sram.q[27]
q[28] <= altdpram:sram.q[28]
q[29] <= altdpram:sram.q[29]
q[30] <= altdpram:sram.q[30]
q[31] <= altdpram:sram.q[31]


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]
q[8] <= altsyncram:ram_block.q_b[8]
q[9] <= altsyncram:ram_block.q_b[9]
q[10] <= altsyncram:ram_block.q_b[10]
q[11] <= altsyncram:ram_block.q_b[11]
q[12] <= altsyncram:ram_block.q_b[12]
q[13] <= altsyncram:ram_block.q_b[13]
q[14] <= altsyncram:ram_block.q_b[14]
q[15] <= altsyncram:ram_block.q_b[15]
q[16] <= altsyncram:ram_block.q_b[16]
q[17] <= altsyncram:ram_block.q_b[17]
q[18] <= altsyncram:ram_block.q_b[18]
q[19] <= altsyncram:ram_block.q_b[19]
q[20] <= altsyncram:ram_block.q_b[20]
q[21] <= altsyncram:ram_block.q_b[21]
q[22] <= altsyncram:ram_block.q_b[22]
q[23] <= altsyncram:ram_block.q_b[23]
q[24] <= altsyncram:ram_block.q_b[24]
q[25] <= altsyncram:ram_block.q_b[25]
q[26] <= altsyncram:ram_block.q_b[26]
q[27] <= altsyncram:ram_block.q_b[27]
q[28] <= altsyncram:ram_block.q_b[28]
q[29] <= altsyncram:ram_block.q_b[29]
q[30] <= altsyncram:ram_block.q_b[30]
q[31] <= altsyncram:ram_block.q_b[31]


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block
wren_a => altsyncram_7ts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ts1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ts1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ts1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ts1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ts1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ts1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ts1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ts1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ts1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ts1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ts1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ts1:auto_generated.data_a[11]
data_a[12] => altsyncram_7ts1:auto_generated.data_a[12]
data_a[13] => altsyncram_7ts1:auto_generated.data_a[13]
data_a[14] => altsyncram_7ts1:auto_generated.data_a[14]
data_a[15] => altsyncram_7ts1:auto_generated.data_a[15]
data_a[16] => altsyncram_7ts1:auto_generated.data_a[16]
data_a[17] => altsyncram_7ts1:auto_generated.data_a[17]
data_a[18] => altsyncram_7ts1:auto_generated.data_a[18]
data_a[19] => altsyncram_7ts1:auto_generated.data_a[19]
data_a[20] => altsyncram_7ts1:auto_generated.data_a[20]
data_a[21] => altsyncram_7ts1:auto_generated.data_a[21]
data_a[22] => altsyncram_7ts1:auto_generated.data_a[22]
data_a[23] => altsyncram_7ts1:auto_generated.data_a[23]
data_a[24] => altsyncram_7ts1:auto_generated.data_a[24]
data_a[25] => altsyncram_7ts1:auto_generated.data_a[25]
data_a[26] => altsyncram_7ts1:auto_generated.data_a[26]
data_a[27] => altsyncram_7ts1:auto_generated.data_a[27]
data_a[28] => altsyncram_7ts1:auto_generated.data_a[28]
data_a[29] => altsyncram_7ts1:auto_generated.data_a[29]
data_a[30] => altsyncram_7ts1:auto_generated.data_a[30]
data_a[31] => altsyncram_7ts1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_7ts1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ts1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ts1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ts1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ts1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ts1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ts1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ts1:auto_generated.address_a[7]
address_b[0] => altsyncram_7ts1:auto_generated.address_b[0]
address_b[1] => altsyncram_7ts1:auto_generated.address_b[1]
address_b[2] => altsyncram_7ts1:auto_generated.address_b[2]
address_b[3] => altsyncram_7ts1:auto_generated.address_b[3]
address_b[4] => altsyncram_7ts1:auto_generated.address_b[4]
address_b[5] => altsyncram_7ts1:auto_generated.address_b[5]
address_b[6] => altsyncram_7ts1:auto_generated.address_b[6]
address_b[7] => altsyncram_7ts1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ts1:auto_generated.clock0
clock1 => altsyncram_7ts1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_7ts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7ts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7ts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7ts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7ts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7ts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7ts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7ts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7ts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7ts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7ts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7ts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7ts1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7ts1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7ts1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7ts1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7ts1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7ts1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7ts1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7ts1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7ts1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7ts1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7ts1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7ts1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7ts1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7ts1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7ts1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7ts1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7ts1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7ts1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7ts1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7ts1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated
address_a[0] => altsyncram_jil1:altsyncram1.address_b[0]
address_a[1] => altsyncram_jil1:altsyncram1.address_b[1]
address_a[2] => altsyncram_jil1:altsyncram1.address_b[2]
address_a[3] => altsyncram_jil1:altsyncram1.address_b[3]
address_a[4] => altsyncram_jil1:altsyncram1.address_b[4]
address_a[5] => altsyncram_jil1:altsyncram1.address_b[5]
address_a[6] => altsyncram_jil1:altsyncram1.address_b[6]
address_a[7] => altsyncram_jil1:altsyncram1.address_b[7]
address_b[0] => altsyncram_jil1:altsyncram1.address_a[0]
address_b[1] => altsyncram_jil1:altsyncram1.address_a[1]
address_b[2] => altsyncram_jil1:altsyncram1.address_a[2]
address_b[3] => altsyncram_jil1:altsyncram1.address_a[3]
address_b[4] => altsyncram_jil1:altsyncram1.address_a[4]
address_b[5] => altsyncram_jil1:altsyncram1.address_a[5]
address_b[6] => altsyncram_jil1:altsyncram1.address_a[6]
address_b[7] => altsyncram_jil1:altsyncram1.address_a[7]
clock0 => altsyncram_jil1:altsyncram1.clock1
clock1 => altsyncram_jil1:altsyncram1.clock0
data_a[0] => altsyncram_jil1:altsyncram1.data_b[0]
data_a[1] => altsyncram_jil1:altsyncram1.data_b[1]
data_a[2] => altsyncram_jil1:altsyncram1.data_b[2]
data_a[3] => altsyncram_jil1:altsyncram1.data_b[3]
data_a[4] => altsyncram_jil1:altsyncram1.data_b[4]
data_a[5] => altsyncram_jil1:altsyncram1.data_b[5]
data_a[6] => altsyncram_jil1:altsyncram1.data_b[6]
data_a[7] => altsyncram_jil1:altsyncram1.data_b[7]
data_a[8] => altsyncram_jil1:altsyncram1.data_b[8]
data_a[9] => altsyncram_jil1:altsyncram1.data_b[9]
data_a[10] => altsyncram_jil1:altsyncram1.data_b[10]
data_a[11] => altsyncram_jil1:altsyncram1.data_b[11]
data_a[12] => altsyncram_jil1:altsyncram1.data_b[12]
data_a[13] => altsyncram_jil1:altsyncram1.data_b[13]
data_a[14] => altsyncram_jil1:altsyncram1.data_b[14]
data_a[15] => altsyncram_jil1:altsyncram1.data_b[15]
data_a[16] => altsyncram_jil1:altsyncram1.data_b[16]
data_a[17] => altsyncram_jil1:altsyncram1.data_b[17]
data_a[18] => altsyncram_jil1:altsyncram1.data_b[18]
data_a[19] => altsyncram_jil1:altsyncram1.data_b[19]
data_a[20] => altsyncram_jil1:altsyncram1.data_b[20]
data_a[21] => altsyncram_jil1:altsyncram1.data_b[21]
data_a[22] => altsyncram_jil1:altsyncram1.data_b[22]
data_a[23] => altsyncram_jil1:altsyncram1.data_b[23]
data_a[24] => altsyncram_jil1:altsyncram1.data_b[24]
data_a[25] => altsyncram_jil1:altsyncram1.data_b[25]
data_a[26] => altsyncram_jil1:altsyncram1.data_b[26]
data_a[27] => altsyncram_jil1:altsyncram1.data_b[27]
data_a[28] => altsyncram_jil1:altsyncram1.data_b[28]
data_a[29] => altsyncram_jil1:altsyncram1.data_b[29]
data_a[30] => altsyncram_jil1:altsyncram1.data_b[30]
data_a[31] => altsyncram_jil1:altsyncram1.data_b[31]
q_b[0] <= altsyncram_jil1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_jil1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_jil1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_jil1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_jil1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_jil1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_jil1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_jil1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_jil1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_jil1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_jil1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_jil1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_jil1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_jil1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_jil1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_jil1:altsyncram1.q_a[15]
q_b[16] <= altsyncram_jil1:altsyncram1.q_a[16]
q_b[17] <= altsyncram_jil1:altsyncram1.q_a[17]
q_b[18] <= altsyncram_jil1:altsyncram1.q_a[18]
q_b[19] <= altsyncram_jil1:altsyncram1.q_a[19]
q_b[20] <= altsyncram_jil1:altsyncram1.q_a[20]
q_b[21] <= altsyncram_jil1:altsyncram1.q_a[21]
q_b[22] <= altsyncram_jil1:altsyncram1.q_a[22]
q_b[23] <= altsyncram_jil1:altsyncram1.q_a[23]
q_b[24] <= altsyncram_jil1:altsyncram1.q_a[24]
q_b[25] <= altsyncram_jil1:altsyncram1.q_a[25]
q_b[26] <= altsyncram_jil1:altsyncram1.q_a[26]
q_b[27] <= altsyncram_jil1:altsyncram1.q_a[27]
q_b[28] <= altsyncram_jil1:altsyncram1.q_a[28]
q_b[29] <= altsyncram_jil1:altsyncram1.q_a[29]
q_b[30] <= altsyncram_jil1:altsyncram1.q_a[30]
q_b[31] <= altsyncram_jil1:altsyncram1.q_a[31]
wren_a => altsyncram_jil1:altsyncram1.clocken1
wren_a => altsyncram_jil1:altsyncram1.wren_b


|jop|jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
data_b[16] => ram_block2a16.PORTBDATAIN
data_b[17] => ram_block2a17.PORTBDATAIN
data_b[18] => ram_block2a18.PORTBDATAIN
data_b[19] => ram_block2a19.PORTBDATAIN
data_b[20] => ram_block2a20.PORTBDATAIN
data_b[21] => ram_block2a21.PORTBDATAIN
data_b[22] => ram_block2a22.PORTBDATAIN
data_b[23] => ram_block2a23.PORTBDATAIN
data_b[24] => ram_block2a24.PORTBDATAIN
data_b[25] => ram_block2a25.PORTBDATAIN
data_b[26] => ram_block2a26.PORTBDATAIN
data_b[27] => ram_block2a27.PORTBDATAIN
data_b[28] => ram_block2a28.PORTBDATAIN
data_b[29] => ram_block2a29.PORTBDATAIN
data_b[30] => ram_block2a30.PORTBDATAIN
data_b[31] => ram_block2a31.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_a[23] <= ram_block2a23.PORTADATAOUT
q_a[24] <= ram_block2a24.PORTADATAOUT
q_a[25] <= ram_block2a25.PORTADATAOUT
q_a[26] <= ram_block2a26.PORTADATAOUT
q_a[27] <= ram_block2a27.PORTADATAOUT
q_a[28] <= ram_block2a28.PORTADATAOUT
q_a[29] <= ram_block2a29.PORTADATAOUT
q_a[30] <= ram_block2a30.PORTADATAOUT
q_a[31] <= ram_block2a31.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a31.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE
wren_b => ram_block2a16.PORTBRE
wren_b => ram_block2a17.PORTBRE
wren_b => ram_block2a18.PORTBRE
wren_b => ram_block2a19.PORTBRE
wren_b => ram_block2a20.PORTBRE
wren_b => ram_block2a21.PORTBRE
wren_b => ram_block2a22.PORTBRE
wren_b => ram_block2a23.PORTBRE
wren_b => ram_block2a24.PORTBRE
wren_b => ram_block2a25.PORTBRE
wren_b => ram_block2a26.PORTBRE
wren_b => ram_block2a27.PORTBRE
wren_b => ram_block2a28.PORTBRE
wren_b => ram_block2a29.PORTBRE
wren_b => ram_block2a30.PORTBRE
wren_b => ram_block2a31.PORTBRE


|jop|jopcpu:cpu|mem_sc:mem
clk => mcache:mc.clk
clk => bc_addr[0].CLK
clk => bc_addr[1].CLK
clk => bc_addr[2].CLK
clk => bc_addr[3].CLK
clk => bc_addr[4].CLK
clk => bc_addr[5].CLK
clk => bc_addr[6].CLK
clk => bc_addr[7].CLK
clk => bc_addr[8].CLK
clk => bc_addr[9].CLK
clk => translate_bit.CLK
clk => cp_stopbit.CLK
clk => read_ocache.CLK
clk => ocin.wr_pf.CLK
clk => ocin.wr_gf.CLK
clk => ocin.chk_pf.CLK
clk => sc_mem_out.tm_cache~reg0.CLK
clk => sc_mem_out.atomic~reg0.CLK
clk => state_wr.CLK
clk => illegal_assignment.CLK
clk => bounds_error.CLK
clk => null_pointer.CLK
clk => state_bsy.CLK
clk => state_rd.CLK
clk => dec_len.CLK
clk => inc_addr_reg.CLK
clk => bc_wr_ena~reg0.CLK
clk => dest_level_reg[0].CLK
clk => dest_level_reg[1].CLK
clk => dest_level_reg[2].CLK
clk => dest_level_reg[3].CLK
clk => dest_level_reg[4].CLK
clk => dest_level_reg[5].CLK
clk => dest_level_reg[6].CLK
clk => putref_reg.CLK
clk => offset_reg[0].CLK
clk => offset_reg[1].CLK
clk => offset_reg[2].CLK
clk => offset_reg[3].CLK
clk => offset_reg[4].CLK
clk => offset_reg[5].CLK
clk => offset_reg[6].CLK
clk => offset_reg[7].CLK
clk => offset_reg[8].CLK
clk => offset_reg[9].CLK
clk => offset_reg[10].CLK
clk => offset_reg[11].CLK
clk => offset_reg[12].CLK
clk => offset_reg[13].CLK
clk => offset_reg[14].CLK
clk => offset_reg[15].CLK
clk => offset_reg[16].CLK
clk => offset_reg[17].CLK
clk => offset_reg[18].CLK
clk => offset_reg[19].CLK
clk => offset_reg[20].CLK
clk => offset_reg[21].CLK
clk => offset_reg[22].CLK
clk => pos_reg[0].CLK
clk => pos_reg[1].CLK
clk => pos_reg[2].CLK
clk => pos_reg[3].CLK
clk => pos_reg[4].CLK
clk => pos_reg[5].CLK
clk => pos_reg[6].CLK
clk => pos_reg[7].CLK
clk => pos_reg[8].CLK
clk => pos_reg[9].CLK
clk => pos_reg[10].CLK
clk => pos_reg[11].CLK
clk => pos_reg[12].CLK
clk => pos_reg[13].CLK
clk => pos_reg[14].CLK
clk => pos_reg[15].CLK
clk => pos_reg[16].CLK
clk => pos_reg[17].CLK
clk => pos_reg[18].CLK
clk => pos_reg[19].CLK
clk => pos_reg[20].CLK
clk => pos_reg[21].CLK
clk => pos_reg[22].CLK
clk => base_reg[0].CLK
clk => base_reg[1].CLK
clk => base_reg[2].CLK
clk => base_reg[3].CLK
clk => base_reg[4].CLK
clk => base_reg[5].CLK
clk => base_reg[6].CLK
clk => base_reg[7].CLK
clk => base_reg[8].CLK
clk => base_reg[9].CLK
clk => base_reg[10].CLK
clk => base_reg[11].CLK
clk => base_reg[12].CLK
clk => base_reg[13].CLK
clk => base_reg[14].CLK
clk => base_reg[15].CLK
clk => base_reg[16].CLK
clk => base_reg[17].CLK
clk => base_reg[18].CLK
clk => base_reg[19].CLK
clk => base_reg[20].CLK
clk => base_reg[21].CLK
clk => base_reg[22].CLK
clk => bc_len[0].CLK
clk => bc_len[1].CLK
clk => bc_len[2].CLK
clk => bc_len[3].CLK
clk => bc_len[4].CLK
clk => bc_len[5].CLK
clk => bc_len[6].CLK
clk => bc_len[7].CLK
clk => bc_len[8].CLK
clk => bc_len[9].CLK
clk => was_a_hwo.CLK
clk => was_a_stidx.CLK
clk => was_a_store.CLK
clk => value[0].CLK
clk => value[1].CLK
clk => value[2].CLK
clk => value[3].CLK
clk => value[4].CLK
clk => value[5].CLK
clk => value[6].CLK
clk => value[7].CLK
clk => value[8].CLK
clk => value[9].CLK
clk => value[10].CLK
clk => value[11].CLK
clk => value[12].CLK
clk => value[13].CLK
clk => value[14].CLK
clk => value[15].CLK
clk => value[16].CLK
clk => value[17].CLK
clk => value[18].CLK
clk => value[19].CLK
clk => value[20].CLK
clk => value[21].CLK
clk => value[22].CLK
clk => value[23].CLK
clk => value[24].CLK
clk => value[25].CLK
clk => value[26].CLK
clk => value[27].CLK
clk => value[28].CLK
clk => value[29].CLK
clk => value[30].CLK
clk => value[31].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
clk => index[8].CLK
clk => index[9].CLK
clk => index[10].CLK
clk => index[11].CLK
clk => index[12].CLK
clk => index[13].CLK
clk => index[14].CLK
clk => index[15].CLK
clk => index[16].CLK
clk => index[17].CLK
clk => index[18].CLK
clk => index[19].CLK
clk => index[20].CLK
clk => index[21].CLK
clk => index[22].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
clk => addr_reg[11].CLK
clk => addr_reg[12].CLK
clk => addr_reg[13].CLK
clk => addr_reg[14].CLK
clk => addr_reg[15].CLK
clk => addr_reg[16].CLK
clk => addr_reg[17].CLK
clk => addr_reg[18].CLK
clk => addr_reg[19].CLK
clk => addr_reg[20].CLK
clk => addr_reg[21].CLK
clk => addr_reg[22].CLK
clk => ocache:oc.clk
clk => state_dcache~1.DATAIN
clk => state~1.DATAIN
reset => mcache:mc.reset
reset => state_dcache.full_assoc.OUTPUTSELECT
reset => state_dcache.direct_mapped.OUTPUTSELECT
reset => state_dcache.direct_mapped_const.OUTPUTSELECT
reset => state_dcache.bypass.OUTPUTSELECT
reset => read_ocache.ACLR
reset => ocin.wr_pf.ACLR
reset => ocin.wr_gf.ACLR
reset => ocin.chk_pf.ACLR
reset => sc_mem_out.tm_cache~reg0.PRESET
reset => sc_mem_out.atomic~reg0.ACLR
reset => state_wr.ACLR
reset => illegal_assignment.ACLR
reset => bounds_error.ACLR
reset => null_pointer.ACLR
reset => state_bsy.ACLR
reset => state_rd.ACLR
reset => dec_len.ACLR
reset => inc_addr_reg.ACLR
reset => bc_wr_ena~reg0.ACLR
reset => dest_level_reg[0].ACLR
reset => dest_level_reg[1].ACLR
reset => dest_level_reg[2].ACLR
reset => dest_level_reg[3].ACLR
reset => dest_level_reg[4].ACLR
reset => dest_level_reg[5].ACLR
reset => dest_level_reg[6].ACLR
reset => putref_reg.ACLR
reset => offset_reg[0].ACLR
reset => offset_reg[1].ACLR
reset => offset_reg[2].ACLR
reset => offset_reg[3].ACLR
reset => offset_reg[4].ACLR
reset => offset_reg[5].ACLR
reset => offset_reg[6].ACLR
reset => offset_reg[7].ACLR
reset => offset_reg[8].ACLR
reset => offset_reg[9].ACLR
reset => offset_reg[10].ACLR
reset => offset_reg[11].ACLR
reset => offset_reg[12].ACLR
reset => offset_reg[13].ACLR
reset => offset_reg[14].ACLR
reset => offset_reg[15].ACLR
reset => offset_reg[16].ACLR
reset => offset_reg[17].ACLR
reset => offset_reg[18].ACLR
reset => offset_reg[19].ACLR
reset => offset_reg[20].ACLR
reset => offset_reg[21].ACLR
reset => offset_reg[22].ACLR
reset => pos_reg[0].ACLR
reset => pos_reg[1].ACLR
reset => pos_reg[2].ACLR
reset => pos_reg[3].ACLR
reset => pos_reg[4].ACLR
reset => pos_reg[5].ACLR
reset => pos_reg[6].ACLR
reset => pos_reg[7].ACLR
reset => pos_reg[8].ACLR
reset => pos_reg[9].ACLR
reset => pos_reg[10].ACLR
reset => pos_reg[11].ACLR
reset => pos_reg[12].ACLR
reset => pos_reg[13].ACLR
reset => pos_reg[14].ACLR
reset => pos_reg[15].ACLR
reset => pos_reg[16].ACLR
reset => pos_reg[17].ACLR
reset => pos_reg[18].ACLR
reset => pos_reg[19].ACLR
reset => pos_reg[20].ACLR
reset => pos_reg[21].ACLR
reset => pos_reg[22].ACLR
reset => base_reg[0].ACLR
reset => base_reg[1].ACLR
reset => base_reg[2].ACLR
reset => base_reg[3].ACLR
reset => base_reg[4].ACLR
reset => base_reg[5].ACLR
reset => base_reg[6].ACLR
reset => base_reg[7].ACLR
reset => base_reg[8].ACLR
reset => base_reg[9].ACLR
reset => base_reg[10].ACLR
reset => base_reg[11].ACLR
reset => base_reg[12].ACLR
reset => base_reg[13].ACLR
reset => base_reg[14].ACLR
reset => base_reg[15].ACLR
reset => base_reg[16].ACLR
reset => base_reg[17].ACLR
reset => base_reg[18].ACLR
reset => base_reg[19].ACLR
reset => base_reg[20].ACLR
reset => base_reg[21].ACLR
reset => base_reg[22].ACLR
reset => bc_len[0].ACLR
reset => bc_len[1].ACLR
reset => bc_len[2].ACLR
reset => bc_len[3].ACLR
reset => bc_len[4].ACLR
reset => bc_len[5].ACLR
reset => bc_len[6].ACLR
reset => bc_len[7].ACLR
reset => bc_len[8].ACLR
reset => bc_len[9].ACLR
reset => was_a_hwo.ACLR
reset => was_a_stidx.ACLR
reset => was_a_store.ACLR
reset => value[0].ACLR
reset => value[1].ACLR
reset => value[2].ACLR
reset => value[3].ACLR
reset => value[4].ACLR
reset => value[5].ACLR
reset => value[6].ACLR
reset => value[7].ACLR
reset => value[8].ACLR
reset => value[9].ACLR
reset => value[10].ACLR
reset => value[11].ACLR
reset => value[12].ACLR
reset => value[13].ACLR
reset => value[14].ACLR
reset => value[15].ACLR
reset => value[16].ACLR
reset => value[17].ACLR
reset => value[18].ACLR
reset => value[19].ACLR
reset => value[20].ACLR
reset => value[21].ACLR
reset => value[22].ACLR
reset => value[23].ACLR
reset => value[24].ACLR
reset => value[25].ACLR
reset => value[26].ACLR
reset => value[27].ACLR
reset => value[28].ACLR
reset => value[29].ACLR
reset => value[30].ACLR
reset => value[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => index[6].ACLR
reset => index[7].ACLR
reset => index[8].ACLR
reset => index[9].ACLR
reset => index[10].ACLR
reset => index[11].ACLR
reset => index[12].ACLR
reset => index[13].ACLR
reset => index[14].ACLR
reset => index[15].ACLR
reset => index[16].ACLR
reset => index[17].ACLR
reset => index[18].ACLR
reset => index[19].ACLR
reset => index[20].ACLR
reset => index[21].ACLR
reset => index[22].ACLR
reset => addr_reg[0].ACLR
reset => addr_reg[1].ACLR
reset => addr_reg[2].ACLR
reset => addr_reg[3].ACLR
reset => addr_reg[4].ACLR
reset => addr_reg[5].ACLR
reset => addr_reg[6].ACLR
reset => addr_reg[7].ACLR
reset => addr_reg[8].ACLR
reset => addr_reg[9].ACLR
reset => addr_reg[10].ACLR
reset => addr_reg[11].ACLR
reset => addr_reg[12].ACLR
reset => addr_reg[13].ACLR
reset => addr_reg[14].ACLR
reset => addr_reg[15].ACLR
reset => addr_reg[16].ACLR
reset => addr_reg[17].ACLR
reset => addr_reg[18].ACLR
reset => addr_reg[19].ACLR
reset => addr_reg[20].ACLR
reset => addr_reg[21].ACLR
reset => addr_reg[22].ACLR
reset => ocache:oc.reset
reset => state~3.DATAIN
reset => bc_addr[0].ENA
reset => cp_stopbit.ENA
reset => translate_bit.ENA
reset => bc_addr[9].ENA
reset => bc_addr[8].ENA
reset => bc_addr[7].ENA
reset => bc_addr[6].ENA
reset => bc_addr[5].ENA
reset => bc_addr[4].ENA
reset => bc_addr[3].ENA
reset => bc_addr[2].ENA
reset => bc_addr[1].ENA
ain[0] => LessThan0.IN23
ain[0] => LessThan1.IN23
ain[0] => Add0.IN23
ain[0] => ram_addr.DATAA
ain[0] => addr_next.DATAB
ain[0] => addr_next.DATAB
ain[0] => ram_wr_data.DATAB
ain[0] => bc_len.DATAB
ain[0] => index.DATAB
ain[0] => value.DATAB
ain[0] => index.DATAB
ain[0] => Add7.IN23
ain[0] => ocache:oc.ocin.handle[0]
ain[1] => LessThan0.IN22
ain[1] => LessThan1.IN22
ain[1] => Add0.IN22
ain[1] => ram_addr.DATAA
ain[1] => addr_next.DATAB
ain[1] => addr_next.DATAB
ain[1] => ram_wr_data.DATAB
ain[1] => bc_len.DATAB
ain[1] => index.DATAB
ain[1] => value.DATAB
ain[1] => index.DATAB
ain[1] => Add7.IN22
ain[1] => ocache:oc.ocin.handle[1]
ain[2] => LessThan0.IN21
ain[2] => LessThan1.IN21
ain[2] => Add0.IN21
ain[2] => ram_addr.DATAA
ain[2] => addr_next.DATAB
ain[2] => addr_next.DATAB
ain[2] => ram_wr_data.DATAB
ain[2] => bc_len.DATAB
ain[2] => index.DATAB
ain[2] => value.DATAB
ain[2] => index.DATAB
ain[2] => Add7.IN21
ain[2] => ocache:oc.ocin.handle[2]
ain[3] => LessThan0.IN20
ain[3] => LessThan1.IN20
ain[3] => Add0.IN20
ain[3] => ram_addr.DATAA
ain[3] => addr_next.DATAB
ain[3] => addr_next.DATAB
ain[3] => ram_wr_data.DATAB
ain[3] => bc_len.DATAB
ain[3] => index.DATAB
ain[3] => value.DATAB
ain[3] => index.DATAB
ain[3] => Add7.IN20
ain[3] => ocache:oc.ocin.handle[3]
ain[4] => LessThan0.IN19
ain[4] => LessThan1.IN19
ain[4] => Add0.IN19
ain[4] => ram_addr.DATAA
ain[4] => addr_next.DATAB
ain[4] => addr_next.DATAB
ain[4] => ram_wr_data.DATAB
ain[4] => bc_len.DATAB
ain[4] => index.DATAB
ain[4] => value.DATAB
ain[4] => index.DATAB
ain[4] => Add7.IN19
ain[4] => ocache:oc.ocin.handle[4]
ain[5] => LessThan0.IN18
ain[5] => LessThan1.IN18
ain[5] => Add0.IN18
ain[5] => ram_addr.DATAA
ain[5] => addr_next.DATAB
ain[5] => addr_next.DATAB
ain[5] => ram_wr_data.DATAB
ain[5] => bc_len.DATAB
ain[5] => index.DATAB
ain[5] => value.DATAB
ain[5] => index.DATAB
ain[5] => Add7.IN18
ain[5] => ocache:oc.ocin.handle[5]
ain[6] => LessThan0.IN17
ain[6] => LessThan1.IN17
ain[6] => Add0.IN17
ain[6] => ram_addr.DATAA
ain[6] => addr_next.DATAB
ain[6] => addr_next.DATAB
ain[6] => ram_wr_data.DATAB
ain[6] => bc_len.DATAB
ain[6] => index.DATAB
ain[6] => value.DATAB
ain[6] => index.DATAB
ain[6] => Add7.IN17
ain[6] => ocache:oc.ocin.handle[6]
ain[7] => LessThan0.IN16
ain[7] => LessThan1.IN16
ain[7] => Add0.IN16
ain[7] => ram_addr.DATAA
ain[7] => addr_next.DATAB
ain[7] => addr_next.DATAB
ain[7] => ram_wr_data.DATAB
ain[7] => bc_len.DATAB
ain[7] => index.DATAB
ain[7] => value.DATAB
ain[7] => index.DATAB
ain[7] => Add7.IN16
ain[7] => ocache:oc.ocin.handle[7]
ain[8] => LessThan0.IN15
ain[8] => LessThan1.IN15
ain[8] => Add0.IN15
ain[8] => ram_addr.DATAA
ain[8] => addr_next.DATAB
ain[8] => addr_next.DATAB
ain[8] => ram_wr_data.DATAB
ain[8] => bc_len.DATAB
ain[8] => index.DATAB
ain[8] => value.DATAB
ain[8] => index.DATAB
ain[8] => Add7.IN15
ain[8] => ocache:oc.ocin.handle[8]
ain[9] => LessThan0.IN14
ain[9] => LessThan1.IN14
ain[9] => Add0.IN14
ain[9] => ram_addr.DATAA
ain[9] => addr_next.DATAB
ain[9] => addr_next.DATAB
ain[9] => ram_wr_data.DATAB
ain[9] => bc_len.DATAB
ain[9] => index.DATAB
ain[9] => value.DATAB
ain[9] => index.DATAB
ain[9] => Add7.IN14
ain[9] => ocache:oc.ocin.handle[9]
ain[10] => LessThan0.IN13
ain[10] => LessThan1.IN13
ain[10] => Add0.IN13
ain[10] => ram_addr.DATAA
ain[10] => addr_next.DATAB
ain[10] => addr_next.DATAB
ain[10] => addr_next.DATAB
ain[10] => ram_wr_data.DATAB
ain[10] => index.DATAB
ain[10] => value.DATAB
ain[10] => index.DATAB
ain[10] => Add7.IN13
ain[10] => ocache:oc.ocin.handle[10]
ain[11] => LessThan0.IN12
ain[11] => LessThan1.IN12
ain[11] => Add0.IN12
ain[11] => ram_addr.DATAA
ain[11] => addr_next.DATAB
ain[11] => addr_next.DATAB
ain[11] => addr_next.DATAB
ain[11] => ram_wr_data.DATAB
ain[11] => index.DATAB
ain[11] => value.DATAB
ain[11] => index.DATAB
ain[11] => Add7.IN12
ain[11] => ocache:oc.ocin.handle[11]
ain[12] => LessThan0.IN11
ain[12] => LessThan1.IN11
ain[12] => Add0.IN11
ain[12] => ram_addr.DATAA
ain[12] => addr_next.DATAB
ain[12] => addr_next.DATAB
ain[12] => addr_next.DATAB
ain[12] => ram_wr_data.DATAB
ain[12] => index.DATAB
ain[12] => value.DATAB
ain[12] => index.DATAB
ain[12] => Add7.IN11
ain[12] => ocache:oc.ocin.handle[12]
ain[13] => LessThan0.IN10
ain[13] => LessThan1.IN10
ain[13] => Add0.IN10
ain[13] => ram_addr.DATAA
ain[13] => addr_next.DATAB
ain[13] => addr_next.DATAB
ain[13] => addr_next.DATAB
ain[13] => ram_wr_data.DATAB
ain[13] => index.DATAB
ain[13] => value.DATAB
ain[13] => index.DATAB
ain[13] => Add7.IN10
ain[13] => ocache:oc.ocin.handle[13]
ain[14] => LessThan0.IN9
ain[14] => LessThan1.IN9
ain[14] => Add0.IN9
ain[14] => ram_addr.DATAA
ain[14] => addr_next.DATAB
ain[14] => addr_next.DATAB
ain[14] => addr_next.DATAB
ain[14] => ram_wr_data.DATAB
ain[14] => index.DATAB
ain[14] => value.DATAB
ain[14] => index.DATAB
ain[14] => Add7.IN9
ain[14] => ocache:oc.ocin.handle[14]
ain[15] => LessThan0.IN8
ain[15] => LessThan1.IN8
ain[15] => Add0.IN8
ain[15] => ram_addr.DATAA
ain[15] => addr_next.DATAB
ain[15] => addr_next.DATAB
ain[15] => addr_next.DATAB
ain[15] => ram_wr_data.DATAB
ain[15] => index.DATAB
ain[15] => value.DATAB
ain[15] => index.DATAB
ain[15] => Add7.IN8
ain[15] => ocache:oc.ocin.handle[15]
ain[16] => LessThan0.IN7
ain[16] => LessThan1.IN7
ain[16] => Add0.IN7
ain[16] => ram_addr.DATAA
ain[16] => addr_next.DATAB
ain[16] => addr_next.DATAB
ain[16] => addr_next.DATAB
ain[16] => ram_wr_data.DATAB
ain[16] => index.DATAB
ain[16] => value.DATAB
ain[16] => index.DATAB
ain[16] => Add7.IN7
ain[16] => ocache:oc.ocin.handle[16]
ain[17] => LessThan0.IN6
ain[17] => LessThan1.IN6
ain[17] => Add0.IN6
ain[17] => ram_addr.DATAA
ain[17] => addr_next.DATAB
ain[17] => addr_next.DATAB
ain[17] => addr_next.DATAB
ain[17] => ram_wr_data.DATAB
ain[17] => index.DATAB
ain[17] => value.DATAB
ain[17] => index.DATAB
ain[17] => Add7.IN6
ain[17] => ocache:oc.ocin.handle[17]
ain[18] => LessThan0.IN5
ain[18] => LessThan1.IN5
ain[18] => Add0.IN5
ain[18] => ram_addr.DATAA
ain[18] => addr_next.DATAB
ain[18] => addr_next.DATAB
ain[18] => addr_next.DATAB
ain[18] => ram_wr_data.DATAB
ain[18] => index.DATAB
ain[18] => value.DATAB
ain[18] => index.DATAB
ain[18] => Add7.IN5
ain[18] => ocache:oc.ocin.handle[18]
ain[19] => LessThan0.IN4
ain[19] => LessThan1.IN4
ain[19] => Add0.IN4
ain[19] => ram_addr.DATAA
ain[19] => addr_next.DATAB
ain[19] => addr_next.DATAB
ain[19] => addr_next.DATAB
ain[19] => ram_wr_data.DATAB
ain[19] => index.DATAB
ain[19] => value.DATAB
ain[19] => index.DATAB
ain[19] => Add7.IN4
ain[19] => ocache:oc.ocin.handle[19]
ain[20] => LessThan0.IN3
ain[20] => LessThan1.IN3
ain[20] => Add0.IN3
ain[20] => ram_addr.DATAA
ain[20] => addr_next.DATAB
ain[20] => addr_next.DATAB
ain[20] => addr_next.DATAB
ain[20] => ram_wr_data.DATAB
ain[20] => index.DATAB
ain[20] => value.DATAB
ain[20] => index.DATAB
ain[20] => Add7.IN3
ain[20] => ocache:oc.ocin.handle[20]
ain[21] => LessThan0.IN2
ain[21] => LessThan1.IN2
ain[21] => Add0.IN2
ain[21] => ram_addr.DATAA
ain[21] => addr_next.DATAB
ain[21] => addr_next.DATAB
ain[21] => addr_next.DATAB
ain[21] => ram_wr_data.DATAB
ain[21] => index.DATAB
ain[21] => value.DATAB
ain[21] => index.DATAB
ain[21] => Add7.IN2
ain[21] => ocache:oc.ocin.handle[21]
ain[22] => LessThan0.IN1
ain[22] => LessThan1.IN1
ain[22] => Add0.IN1
ain[22] => ram_addr.DATAA
ain[22] => addr_next.DATAB
ain[22] => addr_next.DATAB
ain[22] => addr_next.DATAB
ain[22] => ram_wr_data.DATAB
ain[22] => index.DATAB
ain[22] => value.DATAB
ain[22] => index.DATAB
ain[22] => Add7.IN1
ain[22] => ocache:oc.ocin.handle[22]
ain[23] => addr_next.DATAB
ain[23] => ram_wr_data.DATAB
ain[23] => value.DATAB
ain[24] => addr_next.DATAB
ain[24] => ram_wr_data.DATAB
ain[24] => value.DATAB
ain[25] => addr_next.DATAB
ain[25] => ram_wr_data.DATAB
ain[25] => value.DATAB
ain[26] => addr_next.DATAB
ain[26] => ram_wr_data.DATAB
ain[26] => value.DATAB
ain[27] => addr_next.DATAB
ain[27] => ram_wr_data.DATAB
ain[27] => value.DATAB
ain[28] => ram_wr_data.DATAB
ain[28] => value.DATAB
ain[29] => ram_wr_data.DATAB
ain[29] => value.DATAB
ain[30] => ram_wr_data.DATAB
ain[30] => value.DATAB
ain[31] => ram_wr_data.DATAB
ain[31] => value.DATAB
ain[31] => cp_stopbit.DATAB
bin[0] => LessThan2.IN23
bin[0] => LessThan3.IN23
bin[0] => Add1.IN23
bin[0] => ram_addr.DATAA
bin[0] => addr_next.DATAB
bin[0] => addr_next.DATAB
bin[0] => addr_next.DATAB
bin[0] => Add7.IN46
bin[0] => Add8.IN46
bin[0] => base_reg[0].DATAIN
bin[1] => LessThan2.IN22
bin[1] => LessThan3.IN22
bin[1] => Add1.IN22
bin[1] => ram_addr.DATAA
bin[1] => addr_next.DATAB
bin[1] => addr_next.DATAB
bin[1] => addr_next.DATAB
bin[1] => Add7.IN45
bin[1] => Add8.IN45
bin[1] => base_reg[1].DATAIN
bin[2] => LessThan2.IN21
bin[2] => LessThan3.IN21
bin[2] => Add1.IN21
bin[2] => ram_addr.DATAA
bin[2] => addr_next.DATAB
bin[2] => addr_next.DATAB
bin[2] => addr_next.DATAB
bin[2] => Add7.IN44
bin[2] => Add8.IN44
bin[2] => base_reg[2].DATAIN
bin[3] => LessThan2.IN20
bin[3] => LessThan3.IN20
bin[3] => Add1.IN20
bin[3] => ram_addr.DATAA
bin[3] => addr_next.DATAB
bin[3] => addr_next.DATAB
bin[3] => addr_next.DATAB
bin[3] => Add7.IN43
bin[3] => Add8.IN43
bin[3] => base_reg[3].DATAIN
bin[4] => LessThan2.IN19
bin[4] => LessThan3.IN19
bin[4] => Add1.IN19
bin[4] => ram_addr.DATAA
bin[4] => addr_next.DATAB
bin[4] => addr_next.DATAB
bin[4] => addr_next.DATAB
bin[4] => Add7.IN42
bin[4] => Add8.IN42
bin[4] => base_reg[4].DATAIN
bin[5] => LessThan2.IN18
bin[5] => LessThan3.IN18
bin[5] => Add1.IN18
bin[5] => ram_addr.DATAA
bin[5] => addr_next.DATAB
bin[5] => addr_next.DATAB
bin[5] => addr_next.DATAB
bin[5] => Add7.IN41
bin[5] => Add8.IN41
bin[5] => base_reg[5].DATAIN
bin[6] => LessThan2.IN17
bin[6] => LessThan3.IN17
bin[6] => Add1.IN17
bin[6] => ram_addr.DATAA
bin[6] => addr_next.DATAB
bin[6] => addr_next.DATAB
bin[6] => addr_next.DATAB
bin[6] => Add7.IN40
bin[6] => Add8.IN40
bin[6] => base_reg[6].DATAIN
bin[7] => LessThan2.IN16
bin[7] => LessThan3.IN16
bin[7] => Add1.IN16
bin[7] => ram_addr.DATAA
bin[7] => addr_next.DATAB
bin[7] => addr_next.DATAB
bin[7] => addr_next.DATAB
bin[7] => Add7.IN39
bin[7] => Add8.IN39
bin[7] => base_reg[7].DATAIN
bin[8] => LessThan2.IN15
bin[8] => LessThan3.IN15
bin[8] => Add1.IN15
bin[8] => ram_addr.DATAA
bin[8] => addr_next.DATAB
bin[8] => addr_next.DATAB
bin[8] => addr_next.DATAB
bin[8] => Add7.IN38
bin[8] => Add8.IN38
bin[8] => base_reg[8].DATAIN
bin[9] => LessThan2.IN14
bin[9] => LessThan3.IN14
bin[9] => Add1.IN14
bin[9] => ram_addr.DATAA
bin[9] => addr_next.DATAB
bin[9] => addr_next.DATAB
bin[9] => addr_next.DATAB
bin[9] => Add7.IN37
bin[9] => Add8.IN37
bin[9] => base_reg[9].DATAIN
bin[10] => LessThan2.IN13
bin[10] => LessThan3.IN13
bin[10] => Add1.IN13
bin[10] => ram_addr.DATAA
bin[10] => addr_next.DATAB
bin[10] => addr_next.DATAB
bin[10] => addr_next.DATAB
bin[10] => Add7.IN36
bin[10] => Add8.IN36
bin[10] => base_reg[10].DATAIN
bin[11] => LessThan2.IN12
bin[11] => LessThan3.IN12
bin[11] => Add1.IN12
bin[11] => ram_addr.DATAA
bin[11] => addr_next.DATAB
bin[11] => addr_next.DATAB
bin[11] => addr_next.DATAB
bin[11] => Add7.IN35
bin[11] => Add8.IN35
bin[11] => base_reg[11].DATAIN
bin[12] => LessThan2.IN11
bin[12] => LessThan3.IN11
bin[12] => Add1.IN11
bin[12] => ram_addr.DATAA
bin[12] => addr_next.DATAB
bin[12] => addr_next.DATAB
bin[12] => addr_next.DATAB
bin[12] => Add7.IN34
bin[12] => Add8.IN34
bin[12] => base_reg[12].DATAIN
bin[13] => LessThan2.IN10
bin[13] => LessThan3.IN10
bin[13] => Add1.IN10
bin[13] => ram_addr.DATAA
bin[13] => addr_next.DATAB
bin[13] => addr_next.DATAB
bin[13] => addr_next.DATAB
bin[13] => Add7.IN33
bin[13] => Add8.IN33
bin[13] => base_reg[13].DATAIN
bin[14] => LessThan2.IN9
bin[14] => LessThan3.IN9
bin[14] => Add1.IN9
bin[14] => ram_addr.DATAA
bin[14] => addr_next.DATAB
bin[14] => addr_next.DATAB
bin[14] => addr_next.DATAB
bin[14] => Add7.IN32
bin[14] => Add8.IN32
bin[14] => base_reg[14].DATAIN
bin[15] => LessThan2.IN8
bin[15] => LessThan3.IN8
bin[15] => Add1.IN8
bin[15] => ram_addr.DATAA
bin[15] => addr_next.DATAB
bin[15] => addr_next.DATAB
bin[15] => addr_next.DATAB
bin[15] => Add7.IN31
bin[15] => Add8.IN31
bin[15] => base_reg[15].DATAIN
bin[16] => LessThan2.IN7
bin[16] => LessThan3.IN7
bin[16] => Add1.IN7
bin[16] => ram_addr.DATAA
bin[16] => addr_next.DATAB
bin[16] => addr_next.DATAB
bin[16] => addr_next.DATAB
bin[16] => Add7.IN30
bin[16] => Add8.IN30
bin[16] => base_reg[16].DATAIN
bin[17] => LessThan2.IN6
bin[17] => LessThan3.IN6
bin[17] => Add1.IN6
bin[17] => ram_addr.DATAA
bin[17] => addr_next.DATAB
bin[17] => addr_next.DATAB
bin[17] => addr_next.DATAB
bin[17] => Add7.IN29
bin[17] => Add8.IN29
bin[17] => base_reg[17].DATAIN
bin[18] => LessThan2.IN5
bin[18] => LessThan3.IN5
bin[18] => Add1.IN5
bin[18] => ram_addr.DATAA
bin[18] => addr_next.DATAB
bin[18] => addr_next.DATAB
bin[18] => addr_next.DATAB
bin[18] => Add7.IN28
bin[18] => Add8.IN28
bin[18] => base_reg[18].DATAIN
bin[19] => LessThan2.IN4
bin[19] => LessThan3.IN4
bin[19] => Add1.IN4
bin[19] => ram_addr.DATAA
bin[19] => addr_next.DATAB
bin[19] => addr_next.DATAB
bin[19] => addr_next.DATAB
bin[19] => Add7.IN27
bin[19] => Add8.IN27
bin[19] => base_reg[19].DATAIN
bin[20] => LessThan2.IN3
bin[20] => LessThan3.IN3
bin[20] => Add1.IN3
bin[20] => ram_addr.DATAA
bin[20] => addr_next.DATAB
bin[20] => addr_next.DATAB
bin[20] => addr_next.DATAB
bin[20] => Add7.IN26
bin[20] => Add8.IN26
bin[20] => base_reg[20].DATAIN
bin[21] => LessThan2.IN2
bin[21] => LessThan3.IN2
bin[21] => Add1.IN2
bin[21] => ram_addr.DATAA
bin[21] => addr_next.DATAB
bin[21] => addr_next.DATAB
bin[21] => addr_next.DATAB
bin[21] => Add7.IN25
bin[21] => Add8.IN25
bin[21] => base_reg[21].DATAIN
bin[22] => LessThan2.IN1
bin[22] => LessThan3.IN1
bin[22] => Add1.IN1
bin[22] => ram_addr.DATAA
bin[22] => addr_next.DATAB
bin[22] => addr_next.DATAB
bin[22] => addr_next.DATAB
bin[22] => Add7.IN24
bin[22] => Add8.IN24
bin[22] => base_reg[22].DATAIN
bin[23] => ~NO_FANOUT~
bin[24] => ~NO_FANOUT~
bin[25] => dest_level.DATAB
bin[25] => dest_level[0].DATAB
bin[26] => dest_level.DATAB
bin[26] => dest_level[1].DATAB
bin[27] => dest_level.DATAB
bin[27] => dest_level[2].DATAB
bin[28] => dest_level.DATAB
bin[28] => dest_level[3].DATAB
bin[29] => dest_level.DATAB
bin[29] => dest_level[4].DATAB
bin[30] => dest_level.DATAB
bin[30] => dest_level[5].DATAB
bin[31] => dest_level.DATAB
bin[31] => dest_level[6].DATAB
np_exc <= null_pointer.DB_MAX_OUTPUT_PORT_TYPE
ab_exc <= bounds_error.DB_MAX_OUTPUT_PORT_TYPE
ia_exc <= illegal_assignment.DB_MAX_OUTPUT_PORT_TYPE
mem_in.atmend => sc_mem_out.OUTPUTSELECT
mem_in.atmstart => sc_mem_out.OUTPUTSELECT
mem_in.cinval => ocin.inval.IN0
mem_in.cinval => sc_mem_out.cinval.DATAIN
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => next_state.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => pos_reg.OUTPUTSELECT
mem_in.copy => cp_stopbit.OUTPUTSELECT
mem_in.copy => base_reg[22].ENA
mem_in.copy => base_reg[21].ENA
mem_in.copy => base_reg[20].ENA
mem_in.copy => base_reg[19].ENA
mem_in.copy => base_reg[18].ENA
mem_in.copy => base_reg[17].ENA
mem_in.copy => base_reg[16].ENA
mem_in.copy => base_reg[15].ENA
mem_in.copy => base_reg[14].ENA
mem_in.copy => base_reg[13].ENA
mem_in.copy => base_reg[12].ENA
mem_in.copy => base_reg[11].ENA
mem_in.copy => base_reg[10].ENA
mem_in.copy => base_reg[9].ENA
mem_in.copy => base_reg[8].ENA
mem_in.copy => base_reg[7].ENA
mem_in.copy => base_reg[6].ENA
mem_in.copy => base_reg[5].ENA
mem_in.copy => base_reg[4].ENA
mem_in.copy => base_reg[3].ENA
mem_in.copy => base_reg[2].ENA
mem_in.copy => base_reg[1].ENA
mem_in.copy => base_reg[0].ENA
mem_in.wrf => process_3.IN0
mem_in.wrf => process_5.IN0
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.wrf => next_state.OUTPUTSELECT
mem_in.rdf => process_2.IN1
mem_in.rdf => process_3.IN1
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdf => next_state.OUTPUTSELECT
mem_in.rdc => process_2.IN0
mem_in.rdc => ram_dcache.OUTPUTSELECT
mem_in.rdc => ram_dcache.OUTPUTSELECT
mem_in.rdc => ram_dcache.OUTPUTSELECT
mem_in.rdc => ram_dcache.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.rdc => next_state.OUTPUTSELECT
mem_in.putref => putref_next.OUTPUTSELECT
mem_in.putstatic => process_4.IN0
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => next_state.OUTPUTSELECT
mem_in.putstatic => process_7.IN1
mem_in.getstatic => process_4.IN1
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.getstatic => next_state.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => addr_next.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => dest_level.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => next_state.OUTPUTSELECT
mem_in.putfield => process_7.IN0
mem_in.getfield => ocin.chk_gf.IN1
mem_in.getfield => process_3.IN1
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => addr_next.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => next_state.OUTPUTSELECT
mem_in.getfield => process_7.IN0
mem_in.getfield => process_7.IN0
mem_in.stidx => ocin.inval.IN1
mem_in.stidx => process_7.IN0
mem_in.stidx => was_a_stidx.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => next_state.OUTPUTSELECT
mem_in.iastore => process_7.IN1
mem_in.iaload => rd.IN1
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => ram_addr.OUTPUTSELECT
mem_in.iaload => process_3.IN1
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => addr_next.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => next_state.OUTPUTSELECT
mem_in.iaload => process_7.IN1
mem_in.iaload => process_7.IN1
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => addr_next.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => next_state.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => bc_len.OUTPUTSELECT
mem_in.bc_rd => mcache:mc.find
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.addr_wr => addr_next.OUTPUTSELECT
mem_in.wr => process_5.IN1
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.wr => next_state.OUTPUTSELECT
mem_in.rd => process_2.IN1
mem_in.rd => ram_dcache.bypass.OUTPUTSELECT
mem_in.rd => ram_dcache.direct_mapped_const.OUTPUTSELECT
mem_in.rd => ram_dcache.direct_mapped.OUTPUTSELECT
mem_in.rd => ram_dcache.full_assoc.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.rd => next_state.OUTPUTSELECT
mem_in.bcopd[0] => addr_next.DATAA
mem_in.bcopd[0] => index.DATAB
mem_in.bcopd[0] => ocache:oc.ocin.index[0]
mem_in.bcopd[1] => addr_next.DATAA
mem_in.bcopd[1] => index.DATAB
mem_in.bcopd[1] => ocache:oc.ocin.index[1]
mem_in.bcopd[2] => addr_next.DATAA
mem_in.bcopd[2] => index.DATAB
mem_in.bcopd[2] => ocache:oc.ocin.index[2]
mem_in.bcopd[3] => addr_next.DATAA
mem_in.bcopd[3] => index.DATAB
mem_in.bcopd[3] => ocache:oc.ocin.index[3]
mem_in.bcopd[4] => addr_next.DATAA
mem_in.bcopd[4] => index.DATAB
mem_in.bcopd[4] => ocache:oc.ocin.index[4]
mem_in.bcopd[5] => addr_next.DATAA
mem_in.bcopd[5] => index.DATAB
mem_in.bcopd[5] => ocache:oc.ocin.index[5]
mem_in.bcopd[6] => addr_next.DATAA
mem_in.bcopd[6] => index.DATAB
mem_in.bcopd[6] => ocache:oc.ocin.index[6]
mem_in.bcopd[7] => addr_next.DATAA
mem_in.bcopd[7] => index.DATAB
mem_in.bcopd[7] => ocache:oc.ocin.index[7]
mem_in.bcopd[8] => addr_next.DATAA
mem_in.bcopd[8] => index.DATAB
mem_in.bcopd[9] => addr_next.DATAA
mem_in.bcopd[9] => index.DATAB
mem_in.bcopd[10] => addr_next.DATAA
mem_in.bcopd[10] => index.DATAB
mem_in.bcopd[11] => addr_next.DATAA
mem_in.bcopd[11] => index.DATAB
mem_in.bcopd[12] => addr_next.DATAA
mem_in.bcopd[12] => index.DATAB
mem_in.bcopd[13] => addr_next.DATAA
mem_in.bcopd[13] => index.DATAB
mem_in.bcopd[14] => addr_next.DATAA
mem_in.bcopd[14] => index.DATAB
mem_in.bcopd[15] => addr_next.DATAA
mem_in.bcopd[15] => index.DATAB
mem_out.bsy <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.bcstart[0] <= <GND>
mem_out.bcstart[1] <= <GND>
mem_out.bcstart[2] <= mcache:mc.bcstart[0]
mem_out.bcstart[3] <= mcache:mc.bcstart[1]
mem_out.bcstart[4] <= mcache:mc.bcstart[2]
mem_out.bcstart[5] <= mcache:mc.bcstart[3]
mem_out.bcstart[6] <= mcache:mc.bcstart[4]
mem_out.bcstart[7] <= mcache:mc.bcstart[5]
mem_out.bcstart[8] <= mcache:mc.bcstart[6]
mem_out.bcstart[9] <= mcache:mc.bcstart[7]
mem_out.bcstart[10] <= mcache:mc.bcstart[8]
mem_out.bcstart[11] <= mcache:mc.bcstart[9]
mem_out.bcstart[12] <= <GND>
mem_out.bcstart[13] <= <GND>
mem_out.bcstart[14] <= <GND>
mem_out.bcstart[15] <= <GND>
mem_out.bcstart[16] <= <GND>
mem_out.bcstart[17] <= <GND>
mem_out.bcstart[18] <= <GND>
mem_out.bcstart[19] <= <GND>
mem_out.bcstart[20] <= <GND>
mem_out.bcstart[21] <= <GND>
mem_out.bcstart[22] <= <GND>
mem_out.bcstart[23] <= <GND>
mem_out.bcstart[24] <= <GND>
mem_out.bcstart[25] <= <GND>
mem_out.bcstart[26] <= <GND>
mem_out.bcstart[27] <= <GND>
mem_out.bcstart[28] <= <GND>
mem_out.bcstart[29] <= <GND>
mem_out.bcstart[30] <= <GND>
mem_out.bcstart[31] <= <GND>
mem_out.dout[0] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[1] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[2] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[3] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[4] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[5] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[6] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[7] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[8] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[9] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[10] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[11] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[12] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[13] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[14] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[15] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[16] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[17] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[18] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[19] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[20] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[21] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[22] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[23] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[24] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[25] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[26] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[27] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[28] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[29] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[30] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
mem_out.dout[31] <= mem_out.DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[0] <= bc_addr[0].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[1] <= bc_addr[1].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[2] <= bc_addr[2].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[3] <= bc_addr[3].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[4] <= bc_addr[4].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[5] <= bc_addr[5].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[6] <= bc_addr[6].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[7] <= bc_addr[7].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[8] <= bc_addr[8].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_addr[9] <= bc_addr[9].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[0] <= sc_mem_in.rd_data[24].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[1] <= sc_mem_in.rd_data[25].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[2] <= sc_mem_in.rd_data[26].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[3] <= sc_mem_in.rd_data[27].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[4] <= sc_mem_in.rd_data[28].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[5] <= sc_mem_in.rd_data[29].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[6] <= sc_mem_in.rd_data[30].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[7] <= sc_mem_in.rd_data[31].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[8] <= sc_mem_in.rd_data[16].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[9] <= sc_mem_in.rd_data[17].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[10] <= sc_mem_in.rd_data[18].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[11] <= sc_mem_in.rd_data[19].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[12] <= sc_mem_in.rd_data[20].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[13] <= sc_mem_in.rd_data[21].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[14] <= sc_mem_in.rd_data[22].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[15] <= sc_mem_in.rd_data[23].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[16] <= sc_mem_in.rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[17] <= sc_mem_in.rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[18] <= sc_mem_in.rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[19] <= sc_mem_in.rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[20] <= sc_mem_in.rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[21] <= sc_mem_in.rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[22] <= sc_mem_in.rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[23] <= sc_mem_in.rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[24] <= sc_mem_in.rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[25] <= sc_mem_in.rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[26] <= sc_mem_in.rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[27] <= sc_mem_in.rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[28] <= sc_mem_in.rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[29] <= sc_mem_in.rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[30] <= sc_mem_in.rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_data[31] <= sc_mem_in.rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
bc_wr_ena <= bc_wr_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.tm_broadcast <= <GND>
sc_mem_out.tm_cache <= sc_mem_out.tm_cache~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cinval <= mem_in.cinval.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.full_assoc <= sc_mem_out.cache.full_assoc.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.direct_mapped <= sc_mem_out.cache.direct_mapped.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.direct_mapped_const <= sc_mem_out.cache.direct_mapped_const.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.cache.bypass <= sc_mem_out.cache.bypass.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.atomic <= sc_mem_out.atomic~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[0] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[1] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[2] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[3] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[4] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[5] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[6] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[7] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[8] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[9] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[10] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[11] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[12] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[13] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[14] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[15] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[16] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[17] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[18] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[19] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[20] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[21] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[22] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[23] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[24] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[25] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[26] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[27] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[28] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[29] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[30] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.wr_data[31] <= ram_wr_data.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[0] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[1] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[2] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[3] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[4] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[5] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[6] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[7] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[8] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[9] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[10] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[11] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[12] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[13] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[14] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[15] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[16] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[17] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[18] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[19] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[20] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[21] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_out.address[22] <= ram_addr.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rdy_cnt[0] => Equal1.IN3
sc_mem_in.rdy_cnt[0] => Equal4.IN3
sc_mem_in.rdy_cnt[1] => Equal1.IN2
sc_mem_in.rdy_cnt[1] => Equal4.IN2
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rdy_cnt[1] => next_state.OUTPUTSELECT
sc_mem_in.rd_data[0] => mem_out.DATAA
sc_mem_in.rd_data[0] => Add4.IN23
sc_mem_in.rd_data[0] => LessThan5.IN23
sc_mem_in.rd_data[0] => value.DATAB
sc_mem_in.rd_data[0] => ocache:oc.ocin.gf_val[0]
sc_mem_in.rd_data[0] => bc_wr_data[24].DATAIN
sc_mem_in.rd_data[1] => mem_out.DATAA
sc_mem_in.rd_data[1] => Add4.IN22
sc_mem_in.rd_data[1] => LessThan5.IN22
sc_mem_in.rd_data[1] => value.DATAB
sc_mem_in.rd_data[1] => ocache:oc.ocin.gf_val[1]
sc_mem_in.rd_data[1] => bc_wr_data[25].DATAIN
sc_mem_in.rd_data[2] => mem_out.DATAA
sc_mem_in.rd_data[2] => Add4.IN21
sc_mem_in.rd_data[2] => LessThan5.IN21
sc_mem_in.rd_data[2] => value.DATAB
sc_mem_in.rd_data[2] => ocache:oc.ocin.gf_val[2]
sc_mem_in.rd_data[2] => bc_wr_data[26].DATAIN
sc_mem_in.rd_data[3] => mem_out.DATAA
sc_mem_in.rd_data[3] => Add4.IN20
sc_mem_in.rd_data[3] => LessThan5.IN20
sc_mem_in.rd_data[3] => value.DATAB
sc_mem_in.rd_data[3] => ocache:oc.ocin.gf_val[3]
sc_mem_in.rd_data[3] => bc_wr_data[27].DATAIN
sc_mem_in.rd_data[4] => mem_out.DATAA
sc_mem_in.rd_data[4] => Add4.IN19
sc_mem_in.rd_data[4] => LessThan5.IN19
sc_mem_in.rd_data[4] => value.DATAB
sc_mem_in.rd_data[4] => ocache:oc.ocin.gf_val[4]
sc_mem_in.rd_data[4] => bc_wr_data[28].DATAIN
sc_mem_in.rd_data[5] => mem_out.DATAA
sc_mem_in.rd_data[5] => Add4.IN18
sc_mem_in.rd_data[5] => LessThan5.IN18
sc_mem_in.rd_data[5] => value.DATAB
sc_mem_in.rd_data[5] => ocache:oc.ocin.gf_val[5]
sc_mem_in.rd_data[5] => bc_wr_data[29].DATAIN
sc_mem_in.rd_data[6] => mem_out.DATAA
sc_mem_in.rd_data[6] => Add4.IN17
sc_mem_in.rd_data[6] => LessThan5.IN17
sc_mem_in.rd_data[6] => value.DATAB
sc_mem_in.rd_data[6] => ocache:oc.ocin.gf_val[6]
sc_mem_in.rd_data[6] => bc_wr_data[30].DATAIN
sc_mem_in.rd_data[7] => mem_out.DATAA
sc_mem_in.rd_data[7] => Add4.IN16
sc_mem_in.rd_data[7] => LessThan5.IN16
sc_mem_in.rd_data[7] => value.DATAB
sc_mem_in.rd_data[7] => ocache:oc.ocin.gf_val[7]
sc_mem_in.rd_data[7] => bc_wr_data[31].DATAIN
sc_mem_in.rd_data[8] => mem_out.DATAA
sc_mem_in.rd_data[8] => Add4.IN15
sc_mem_in.rd_data[8] => LessThan5.IN15
sc_mem_in.rd_data[8] => value.DATAB
sc_mem_in.rd_data[8] => ocache:oc.ocin.gf_val[8]
sc_mem_in.rd_data[8] => bc_wr_data[16].DATAIN
sc_mem_in.rd_data[9] => mem_out.DATAA
sc_mem_in.rd_data[9] => Add4.IN14
sc_mem_in.rd_data[9] => LessThan5.IN14
sc_mem_in.rd_data[9] => value.DATAB
sc_mem_in.rd_data[9] => ocache:oc.ocin.gf_val[9]
sc_mem_in.rd_data[9] => bc_wr_data[17].DATAIN
sc_mem_in.rd_data[10] => mem_out.DATAA
sc_mem_in.rd_data[10] => Add4.IN13
sc_mem_in.rd_data[10] => LessThan5.IN13
sc_mem_in.rd_data[10] => value.DATAB
sc_mem_in.rd_data[10] => ocache:oc.ocin.gf_val[10]
sc_mem_in.rd_data[10] => bc_wr_data[18].DATAIN
sc_mem_in.rd_data[11] => mem_out.DATAA
sc_mem_in.rd_data[11] => Add4.IN12
sc_mem_in.rd_data[11] => LessThan5.IN12
sc_mem_in.rd_data[11] => value.DATAB
sc_mem_in.rd_data[11] => ocache:oc.ocin.gf_val[11]
sc_mem_in.rd_data[11] => bc_wr_data[19].DATAIN
sc_mem_in.rd_data[12] => mem_out.DATAA
sc_mem_in.rd_data[12] => Add4.IN11
sc_mem_in.rd_data[12] => LessThan5.IN11
sc_mem_in.rd_data[12] => value.DATAB
sc_mem_in.rd_data[12] => ocache:oc.ocin.gf_val[12]
sc_mem_in.rd_data[12] => bc_wr_data[20].DATAIN
sc_mem_in.rd_data[13] => mem_out.DATAA
sc_mem_in.rd_data[13] => Add4.IN10
sc_mem_in.rd_data[13] => LessThan5.IN10
sc_mem_in.rd_data[13] => value.DATAB
sc_mem_in.rd_data[13] => ocache:oc.ocin.gf_val[13]
sc_mem_in.rd_data[13] => bc_wr_data[21].DATAIN
sc_mem_in.rd_data[14] => mem_out.DATAA
sc_mem_in.rd_data[14] => Add4.IN9
sc_mem_in.rd_data[14] => LessThan5.IN9
sc_mem_in.rd_data[14] => value.DATAB
sc_mem_in.rd_data[14] => ocache:oc.ocin.gf_val[14]
sc_mem_in.rd_data[14] => bc_wr_data[22].DATAIN
sc_mem_in.rd_data[15] => mem_out.DATAA
sc_mem_in.rd_data[15] => Add4.IN8
sc_mem_in.rd_data[15] => LessThan5.IN8
sc_mem_in.rd_data[15] => value.DATAB
sc_mem_in.rd_data[15] => ocache:oc.ocin.gf_val[15]
sc_mem_in.rd_data[15] => bc_wr_data[23].DATAIN
sc_mem_in.rd_data[16] => mem_out.DATAA
sc_mem_in.rd_data[16] => Add4.IN7
sc_mem_in.rd_data[16] => LessThan5.IN7
sc_mem_in.rd_data[16] => value.DATAB
sc_mem_in.rd_data[16] => ocache:oc.ocin.gf_val[16]
sc_mem_in.rd_data[16] => bc_wr_data[8].DATAIN
sc_mem_in.rd_data[17] => mem_out.DATAA
sc_mem_in.rd_data[17] => Add4.IN6
sc_mem_in.rd_data[17] => LessThan5.IN6
sc_mem_in.rd_data[17] => value.DATAB
sc_mem_in.rd_data[17] => ocache:oc.ocin.gf_val[17]
sc_mem_in.rd_data[17] => bc_wr_data[9].DATAIN
sc_mem_in.rd_data[18] => mem_out.DATAA
sc_mem_in.rd_data[18] => Add4.IN5
sc_mem_in.rd_data[18] => LessThan5.IN5
sc_mem_in.rd_data[18] => value.DATAB
sc_mem_in.rd_data[18] => ocache:oc.ocin.gf_val[18]
sc_mem_in.rd_data[18] => bc_wr_data[10].DATAIN
sc_mem_in.rd_data[19] => mem_out.DATAA
sc_mem_in.rd_data[19] => Add4.IN4
sc_mem_in.rd_data[19] => LessThan5.IN4
sc_mem_in.rd_data[19] => value.DATAB
sc_mem_in.rd_data[19] => ocache:oc.ocin.gf_val[19]
sc_mem_in.rd_data[19] => bc_wr_data[11].DATAIN
sc_mem_in.rd_data[20] => mem_out.DATAA
sc_mem_in.rd_data[20] => Add4.IN3
sc_mem_in.rd_data[20] => LessThan5.IN3
sc_mem_in.rd_data[20] => value.DATAB
sc_mem_in.rd_data[20] => ocache:oc.ocin.gf_val[20]
sc_mem_in.rd_data[20] => bc_wr_data[12].DATAIN
sc_mem_in.rd_data[21] => mem_out.DATAA
sc_mem_in.rd_data[21] => Add4.IN2
sc_mem_in.rd_data[21] => LessThan5.IN2
sc_mem_in.rd_data[21] => value.DATAB
sc_mem_in.rd_data[21] => ocache:oc.ocin.gf_val[21]
sc_mem_in.rd_data[21] => bc_wr_data[13].DATAIN
sc_mem_in.rd_data[22] => mem_out.DATAA
sc_mem_in.rd_data[22] => Add4.IN1
sc_mem_in.rd_data[22] => LessThan5.IN1
sc_mem_in.rd_data[22] => value.DATAB
sc_mem_in.rd_data[22] => ocache:oc.ocin.gf_val[22]
sc_mem_in.rd_data[22] => bc_wr_data[14].DATAIN
sc_mem_in.rd_data[23] => mem_out.DATAA
sc_mem_in.rd_data[23] => value.DATAB
sc_mem_in.rd_data[23] => ocache:oc.ocin.gf_val[23]
sc_mem_in.rd_data[23] => bc_wr_data[15].DATAIN
sc_mem_in.rd_data[24] => mem_out.DATAA
sc_mem_in.rd_data[24] => value.DATAB
sc_mem_in.rd_data[24] => ocache:oc.ocin.gf_val[24]
sc_mem_in.rd_data[24] => bc_wr_data[0].DATAIN
sc_mem_in.rd_data[25] => mem_out.DATAA
sc_mem_in.rd_data[25] => value.DATAB
sc_mem_in.rd_data[25] => ocache:oc.ocin.gf_val[25]
sc_mem_in.rd_data[25] => bc_wr_data[1].DATAIN
sc_mem_in.rd_data[26] => mem_out.DATAA
sc_mem_in.rd_data[26] => value.DATAB
sc_mem_in.rd_data[26] => ocache:oc.ocin.gf_val[26]
sc_mem_in.rd_data[26] => bc_wr_data[2].DATAIN
sc_mem_in.rd_data[27] => mem_out.DATAA
sc_mem_in.rd_data[27] => value.DATAB
sc_mem_in.rd_data[27] => ocache:oc.ocin.gf_val[27]
sc_mem_in.rd_data[27] => bc_wr_data[3].DATAIN
sc_mem_in.rd_data[28] => mem_out.DATAA
sc_mem_in.rd_data[28] => value.DATAB
sc_mem_in.rd_data[28] => ocache:oc.ocin.gf_val[28]
sc_mem_in.rd_data[28] => bc_wr_data[4].DATAIN
sc_mem_in.rd_data[29] => mem_out.DATAA
sc_mem_in.rd_data[29] => value.DATAB
sc_mem_in.rd_data[29] => ocache:oc.ocin.gf_val[29]
sc_mem_in.rd_data[29] => bc_wr_data[5].DATAIN
sc_mem_in.rd_data[30] => mem_out.DATAA
sc_mem_in.rd_data[30] => value.DATAB
sc_mem_in.rd_data[30] => ocache:oc.ocin.gf_val[30]
sc_mem_in.rd_data[30] => bc_wr_data[6].DATAIN
sc_mem_in.rd_data[31] => mem_out.DATAA
sc_mem_in.rd_data[31] => value.DATAB
sc_mem_in.rd_data[31] => Selector45.IN2
sc_mem_in.rd_data[31] => ocache:oc.ocin.gf_val[31]
sc_mem_in.rd_data[31] => bc_wr_data[7].DATAIN
sc_mem_in.rd_data[31] => process_7.IN1


|jop|jopcpu:cpu|mem_sc:mem|mcache:mc
clk => clr_val[0].CLK
clk => clr_val[1].CLK
clk => clr_val[2].CLK
clk => clr_val[3].CLK
clk => clr_val[4].CLK
clk => clr_val[5].CLK
clk => clr_val[6].CLK
clk => clr_val[7].CLK
clk => clr_val[8].CLK
clk => clr_val[9].CLK
clk => clr_val[10].CLK
clk => clr_val[11].CLK
clk => clr_val[12].CLK
clk => clr_val[13].CLK
clk => clr_val[14].CLK
clk => clr_val[15].CLK
clk => clr_val[16].CLK
clk => clr_val[17].CLK
clk => clr_val[18].CLK
clk => clr_val[19].CLK
clk => clr_val[20].CLK
clk => clr_val[21].CLK
clk => clr_val[22].CLK
clk => clr_val[23].CLK
clk => clr_val[24].CLK
clk => clr_val[25].CLK
clk => clr_val[26].CLK
clk => clr_val[27].CLK
clk => clr_val[28].CLK
clk => clr_val[29].CLK
clk => clr_val[30].CLK
clk => clr_val[31].CLK
clk => tag[31][0].CLK
clk => tag[31][1].CLK
clk => tag[31][2].CLK
clk => tag[31][3].CLK
clk => tag[31][4].CLK
clk => tag[31][5].CLK
clk => tag[31][6].CLK
clk => tag[31][7].CLK
clk => tag[31][8].CLK
clk => tag[31][9].CLK
clk => tag[31][10].CLK
clk => tag[31][11].CLK
clk => tag[31][12].CLK
clk => tag[31][13].CLK
clk => tag[31][14].CLK
clk => tag[31][15].CLK
clk => tag[31][16].CLK
clk => tag[31][17].CLK
clk => tag[30][0].CLK
clk => tag[30][1].CLK
clk => tag[30][2].CLK
clk => tag[30][3].CLK
clk => tag[30][4].CLK
clk => tag[30][5].CLK
clk => tag[30][6].CLK
clk => tag[30][7].CLK
clk => tag[30][8].CLK
clk => tag[30][9].CLK
clk => tag[30][10].CLK
clk => tag[30][11].CLK
clk => tag[30][12].CLK
clk => tag[30][13].CLK
clk => tag[30][14].CLK
clk => tag[30][15].CLK
clk => tag[30][16].CLK
clk => tag[30][17].CLK
clk => tag[29][0].CLK
clk => tag[29][1].CLK
clk => tag[29][2].CLK
clk => tag[29][3].CLK
clk => tag[29][4].CLK
clk => tag[29][5].CLK
clk => tag[29][6].CLK
clk => tag[29][7].CLK
clk => tag[29][8].CLK
clk => tag[29][9].CLK
clk => tag[29][10].CLK
clk => tag[29][11].CLK
clk => tag[29][12].CLK
clk => tag[29][13].CLK
clk => tag[29][14].CLK
clk => tag[29][15].CLK
clk => tag[29][16].CLK
clk => tag[29][17].CLK
clk => tag[28][0].CLK
clk => tag[28][1].CLK
clk => tag[28][2].CLK
clk => tag[28][3].CLK
clk => tag[28][4].CLK
clk => tag[28][5].CLK
clk => tag[28][6].CLK
clk => tag[28][7].CLK
clk => tag[28][8].CLK
clk => tag[28][9].CLK
clk => tag[28][10].CLK
clk => tag[28][11].CLK
clk => tag[28][12].CLK
clk => tag[28][13].CLK
clk => tag[28][14].CLK
clk => tag[28][15].CLK
clk => tag[28][16].CLK
clk => tag[28][17].CLK
clk => tag[27][0].CLK
clk => tag[27][1].CLK
clk => tag[27][2].CLK
clk => tag[27][3].CLK
clk => tag[27][4].CLK
clk => tag[27][5].CLK
clk => tag[27][6].CLK
clk => tag[27][7].CLK
clk => tag[27][8].CLK
clk => tag[27][9].CLK
clk => tag[27][10].CLK
clk => tag[27][11].CLK
clk => tag[27][12].CLK
clk => tag[27][13].CLK
clk => tag[27][14].CLK
clk => tag[27][15].CLK
clk => tag[27][16].CLK
clk => tag[27][17].CLK
clk => tag[26][0].CLK
clk => tag[26][1].CLK
clk => tag[26][2].CLK
clk => tag[26][3].CLK
clk => tag[26][4].CLK
clk => tag[26][5].CLK
clk => tag[26][6].CLK
clk => tag[26][7].CLK
clk => tag[26][8].CLK
clk => tag[26][9].CLK
clk => tag[26][10].CLK
clk => tag[26][11].CLK
clk => tag[26][12].CLK
clk => tag[26][13].CLK
clk => tag[26][14].CLK
clk => tag[26][15].CLK
clk => tag[26][16].CLK
clk => tag[26][17].CLK
clk => tag[25][0].CLK
clk => tag[25][1].CLK
clk => tag[25][2].CLK
clk => tag[25][3].CLK
clk => tag[25][4].CLK
clk => tag[25][5].CLK
clk => tag[25][6].CLK
clk => tag[25][7].CLK
clk => tag[25][8].CLK
clk => tag[25][9].CLK
clk => tag[25][10].CLK
clk => tag[25][11].CLK
clk => tag[25][12].CLK
clk => tag[25][13].CLK
clk => tag[25][14].CLK
clk => tag[25][15].CLK
clk => tag[25][16].CLK
clk => tag[25][17].CLK
clk => tag[24][0].CLK
clk => tag[24][1].CLK
clk => tag[24][2].CLK
clk => tag[24][3].CLK
clk => tag[24][4].CLK
clk => tag[24][5].CLK
clk => tag[24][6].CLK
clk => tag[24][7].CLK
clk => tag[24][8].CLK
clk => tag[24][9].CLK
clk => tag[24][10].CLK
clk => tag[24][11].CLK
clk => tag[24][12].CLK
clk => tag[24][13].CLK
clk => tag[24][14].CLK
clk => tag[24][15].CLK
clk => tag[24][16].CLK
clk => tag[24][17].CLK
clk => tag[23][0].CLK
clk => tag[23][1].CLK
clk => tag[23][2].CLK
clk => tag[23][3].CLK
clk => tag[23][4].CLK
clk => tag[23][5].CLK
clk => tag[23][6].CLK
clk => tag[23][7].CLK
clk => tag[23][8].CLK
clk => tag[23][9].CLK
clk => tag[23][10].CLK
clk => tag[23][11].CLK
clk => tag[23][12].CLK
clk => tag[23][13].CLK
clk => tag[23][14].CLK
clk => tag[23][15].CLK
clk => tag[23][16].CLK
clk => tag[23][17].CLK
clk => tag[22][0].CLK
clk => tag[22][1].CLK
clk => tag[22][2].CLK
clk => tag[22][3].CLK
clk => tag[22][4].CLK
clk => tag[22][5].CLK
clk => tag[22][6].CLK
clk => tag[22][7].CLK
clk => tag[22][8].CLK
clk => tag[22][9].CLK
clk => tag[22][10].CLK
clk => tag[22][11].CLK
clk => tag[22][12].CLK
clk => tag[22][13].CLK
clk => tag[22][14].CLK
clk => tag[22][15].CLK
clk => tag[22][16].CLK
clk => tag[22][17].CLK
clk => tag[21][0].CLK
clk => tag[21][1].CLK
clk => tag[21][2].CLK
clk => tag[21][3].CLK
clk => tag[21][4].CLK
clk => tag[21][5].CLK
clk => tag[21][6].CLK
clk => tag[21][7].CLK
clk => tag[21][8].CLK
clk => tag[21][9].CLK
clk => tag[21][10].CLK
clk => tag[21][11].CLK
clk => tag[21][12].CLK
clk => tag[21][13].CLK
clk => tag[21][14].CLK
clk => tag[21][15].CLK
clk => tag[21][16].CLK
clk => tag[21][17].CLK
clk => tag[20][0].CLK
clk => tag[20][1].CLK
clk => tag[20][2].CLK
clk => tag[20][3].CLK
clk => tag[20][4].CLK
clk => tag[20][5].CLK
clk => tag[20][6].CLK
clk => tag[20][7].CLK
clk => tag[20][8].CLK
clk => tag[20][9].CLK
clk => tag[20][10].CLK
clk => tag[20][11].CLK
clk => tag[20][12].CLK
clk => tag[20][13].CLK
clk => tag[20][14].CLK
clk => tag[20][15].CLK
clk => tag[20][16].CLK
clk => tag[20][17].CLK
clk => tag[19][0].CLK
clk => tag[19][1].CLK
clk => tag[19][2].CLK
clk => tag[19][3].CLK
clk => tag[19][4].CLK
clk => tag[19][5].CLK
clk => tag[19][6].CLK
clk => tag[19][7].CLK
clk => tag[19][8].CLK
clk => tag[19][9].CLK
clk => tag[19][10].CLK
clk => tag[19][11].CLK
clk => tag[19][12].CLK
clk => tag[19][13].CLK
clk => tag[19][14].CLK
clk => tag[19][15].CLK
clk => tag[19][16].CLK
clk => tag[19][17].CLK
clk => tag[18][0].CLK
clk => tag[18][1].CLK
clk => tag[18][2].CLK
clk => tag[18][3].CLK
clk => tag[18][4].CLK
clk => tag[18][5].CLK
clk => tag[18][6].CLK
clk => tag[18][7].CLK
clk => tag[18][8].CLK
clk => tag[18][9].CLK
clk => tag[18][10].CLK
clk => tag[18][11].CLK
clk => tag[18][12].CLK
clk => tag[18][13].CLK
clk => tag[18][14].CLK
clk => tag[18][15].CLK
clk => tag[18][16].CLK
clk => tag[18][17].CLK
clk => tag[17][0].CLK
clk => tag[17][1].CLK
clk => tag[17][2].CLK
clk => tag[17][3].CLK
clk => tag[17][4].CLK
clk => tag[17][5].CLK
clk => tag[17][6].CLK
clk => tag[17][7].CLK
clk => tag[17][8].CLK
clk => tag[17][9].CLK
clk => tag[17][10].CLK
clk => tag[17][11].CLK
clk => tag[17][12].CLK
clk => tag[17][13].CLK
clk => tag[17][14].CLK
clk => tag[17][15].CLK
clk => tag[17][16].CLK
clk => tag[17][17].CLK
clk => tag[16][0].CLK
clk => tag[16][1].CLK
clk => tag[16][2].CLK
clk => tag[16][3].CLK
clk => tag[16][4].CLK
clk => tag[16][5].CLK
clk => tag[16][6].CLK
clk => tag[16][7].CLK
clk => tag[16][8].CLK
clk => tag[16][9].CLK
clk => tag[16][10].CLK
clk => tag[16][11].CLK
clk => tag[16][12].CLK
clk => tag[16][13].CLK
clk => tag[16][14].CLK
clk => tag[16][15].CLK
clk => tag[16][16].CLK
clk => tag[16][17].CLK
clk => tag[15][0].CLK
clk => tag[15][1].CLK
clk => tag[15][2].CLK
clk => tag[15][3].CLK
clk => tag[15][4].CLK
clk => tag[15][5].CLK
clk => tag[15][6].CLK
clk => tag[15][7].CLK
clk => tag[15][8].CLK
clk => tag[15][9].CLK
clk => tag[15][10].CLK
clk => tag[15][11].CLK
clk => tag[15][12].CLK
clk => tag[15][13].CLK
clk => tag[15][14].CLK
clk => tag[15][15].CLK
clk => tag[15][16].CLK
clk => tag[15][17].CLK
clk => tag[14][0].CLK
clk => tag[14][1].CLK
clk => tag[14][2].CLK
clk => tag[14][3].CLK
clk => tag[14][4].CLK
clk => tag[14][5].CLK
clk => tag[14][6].CLK
clk => tag[14][7].CLK
clk => tag[14][8].CLK
clk => tag[14][9].CLK
clk => tag[14][10].CLK
clk => tag[14][11].CLK
clk => tag[14][12].CLK
clk => tag[14][13].CLK
clk => tag[14][14].CLK
clk => tag[14][15].CLK
clk => tag[14][16].CLK
clk => tag[14][17].CLK
clk => tag[13][0].CLK
clk => tag[13][1].CLK
clk => tag[13][2].CLK
clk => tag[13][3].CLK
clk => tag[13][4].CLK
clk => tag[13][5].CLK
clk => tag[13][6].CLK
clk => tag[13][7].CLK
clk => tag[13][8].CLK
clk => tag[13][9].CLK
clk => tag[13][10].CLK
clk => tag[13][11].CLK
clk => tag[13][12].CLK
clk => tag[13][13].CLK
clk => tag[13][14].CLK
clk => tag[13][15].CLK
clk => tag[13][16].CLK
clk => tag[13][17].CLK
clk => tag[12][0].CLK
clk => tag[12][1].CLK
clk => tag[12][2].CLK
clk => tag[12][3].CLK
clk => tag[12][4].CLK
clk => tag[12][5].CLK
clk => tag[12][6].CLK
clk => tag[12][7].CLK
clk => tag[12][8].CLK
clk => tag[12][9].CLK
clk => tag[12][10].CLK
clk => tag[12][11].CLK
clk => tag[12][12].CLK
clk => tag[12][13].CLK
clk => tag[12][14].CLK
clk => tag[12][15].CLK
clk => tag[12][16].CLK
clk => tag[12][17].CLK
clk => tag[11][0].CLK
clk => tag[11][1].CLK
clk => tag[11][2].CLK
clk => tag[11][3].CLK
clk => tag[11][4].CLK
clk => tag[11][5].CLK
clk => tag[11][6].CLK
clk => tag[11][7].CLK
clk => tag[11][8].CLK
clk => tag[11][9].CLK
clk => tag[11][10].CLK
clk => tag[11][11].CLK
clk => tag[11][12].CLK
clk => tag[11][13].CLK
clk => tag[11][14].CLK
clk => tag[11][15].CLK
clk => tag[11][16].CLK
clk => tag[11][17].CLK
clk => tag[10][0].CLK
clk => tag[10][1].CLK
clk => tag[10][2].CLK
clk => tag[10][3].CLK
clk => tag[10][4].CLK
clk => tag[10][5].CLK
clk => tag[10][6].CLK
clk => tag[10][7].CLK
clk => tag[10][8].CLK
clk => tag[10][9].CLK
clk => tag[10][10].CLK
clk => tag[10][11].CLK
clk => tag[10][12].CLK
clk => tag[10][13].CLK
clk => tag[10][14].CLK
clk => tag[10][15].CLK
clk => tag[10][16].CLK
clk => tag[10][17].CLK
clk => tag[9][0].CLK
clk => tag[9][1].CLK
clk => tag[9][2].CLK
clk => tag[9][3].CLK
clk => tag[9][4].CLK
clk => tag[9][5].CLK
clk => tag[9][6].CLK
clk => tag[9][7].CLK
clk => tag[9][8].CLK
clk => tag[9][9].CLK
clk => tag[9][10].CLK
clk => tag[9][11].CLK
clk => tag[9][12].CLK
clk => tag[9][13].CLK
clk => tag[9][14].CLK
clk => tag[9][15].CLK
clk => tag[9][16].CLK
clk => tag[9][17].CLK
clk => tag[8][0].CLK
clk => tag[8][1].CLK
clk => tag[8][2].CLK
clk => tag[8][3].CLK
clk => tag[8][4].CLK
clk => tag[8][5].CLK
clk => tag[8][6].CLK
clk => tag[8][7].CLK
clk => tag[8][8].CLK
clk => tag[8][9].CLK
clk => tag[8][10].CLK
clk => tag[8][11].CLK
clk => tag[8][12].CLK
clk => tag[8][13].CLK
clk => tag[8][14].CLK
clk => tag[8][15].CLK
clk => tag[8][16].CLK
clk => tag[8][17].CLK
clk => tag[7][0].CLK
clk => tag[7][1].CLK
clk => tag[7][2].CLK
clk => tag[7][3].CLK
clk => tag[7][4].CLK
clk => tag[7][5].CLK
clk => tag[7][6].CLK
clk => tag[7][7].CLK
clk => tag[7][8].CLK
clk => tag[7][9].CLK
clk => tag[7][10].CLK
clk => tag[7][11].CLK
clk => tag[7][12].CLK
clk => tag[7][13].CLK
clk => tag[7][14].CLK
clk => tag[7][15].CLK
clk => tag[7][16].CLK
clk => tag[7][17].CLK
clk => tag[6][0].CLK
clk => tag[6][1].CLK
clk => tag[6][2].CLK
clk => tag[6][3].CLK
clk => tag[6][4].CLK
clk => tag[6][5].CLK
clk => tag[6][6].CLK
clk => tag[6][7].CLK
clk => tag[6][8].CLK
clk => tag[6][9].CLK
clk => tag[6][10].CLK
clk => tag[6][11].CLK
clk => tag[6][12].CLK
clk => tag[6][13].CLK
clk => tag[6][14].CLK
clk => tag[6][15].CLK
clk => tag[6][16].CLK
clk => tag[6][17].CLK
clk => tag[5][0].CLK
clk => tag[5][1].CLK
clk => tag[5][2].CLK
clk => tag[5][3].CLK
clk => tag[5][4].CLK
clk => tag[5][5].CLK
clk => tag[5][6].CLK
clk => tag[5][7].CLK
clk => tag[5][8].CLK
clk => tag[5][9].CLK
clk => tag[5][10].CLK
clk => tag[5][11].CLK
clk => tag[5][12].CLK
clk => tag[5][13].CLK
clk => tag[5][14].CLK
clk => tag[5][15].CLK
clk => tag[5][16].CLK
clk => tag[5][17].CLK
clk => tag[4][0].CLK
clk => tag[4][1].CLK
clk => tag[4][2].CLK
clk => tag[4][3].CLK
clk => tag[4][4].CLK
clk => tag[4][5].CLK
clk => tag[4][6].CLK
clk => tag[4][7].CLK
clk => tag[4][8].CLK
clk => tag[4][9].CLK
clk => tag[4][10].CLK
clk => tag[4][11].CLK
clk => tag[4][12].CLK
clk => tag[4][13].CLK
clk => tag[4][14].CLK
clk => tag[4][15].CLK
clk => tag[4][16].CLK
clk => tag[4][17].CLK
clk => tag[3][0].CLK
clk => tag[3][1].CLK
clk => tag[3][2].CLK
clk => tag[3][3].CLK
clk => tag[3][4].CLK
clk => tag[3][5].CLK
clk => tag[3][6].CLK
clk => tag[3][7].CLK
clk => tag[3][8].CLK
clk => tag[3][9].CLK
clk => tag[3][10].CLK
clk => tag[3][11].CLK
clk => tag[3][12].CLK
clk => tag[3][13].CLK
clk => tag[3][14].CLK
clk => tag[3][15].CLK
clk => tag[3][16].CLK
clk => tag[3][17].CLK
clk => tag[2][0].CLK
clk => tag[2][1].CLK
clk => tag[2][2].CLK
clk => tag[2][3].CLK
clk => tag[2][4].CLK
clk => tag[2][5].CLK
clk => tag[2][6].CLK
clk => tag[2][7].CLK
clk => tag[2][8].CLK
clk => tag[2][9].CLK
clk => tag[2][10].CLK
clk => tag[2][11].CLK
clk => tag[2][12].CLK
clk => tag[2][13].CLK
clk => tag[2][14].CLK
clk => tag[2][15].CLK
clk => tag[2][16].CLK
clk => tag[2][17].CLK
clk => tag[1][0].CLK
clk => tag[1][1].CLK
clk => tag[1][2].CLK
clk => tag[1][3].CLK
clk => tag[1][4].CLK
clk => tag[1][5].CLK
clk => tag[1][6].CLK
clk => tag[1][7].CLK
clk => tag[1][8].CLK
clk => tag[1][9].CLK
clk => tag[1][10].CLK
clk => tag[1][11].CLK
clk => tag[1][12].CLK
clk => tag[1][13].CLK
clk => tag[1][14].CLK
clk => tag[1][15].CLK
clk => tag[1][16].CLK
clk => tag[1][17].CLK
clk => tag[0][0].CLK
clk => tag[0][1].CLK
clk => tag[0][2].CLK
clk => tag[0][3].CLK
clk => tag[0][4].CLK
clk => tag[0][5].CLK
clk => tag[0][6].CLK
clk => tag[0][7].CLK
clk => tag[0][8].CLK
clk => tag[0][9].CLK
clk => tag[0][10].CLK
clk => tag[0][11].CLK
clk => tag[0][12].CLK
clk => tag[0][13].CLK
clk => tag[0][14].CLK
clk => tag[0][15].CLK
clk => tag[0][16].CLK
clk => tag[0][17].CLK
clk => nxt[0].CLK
clk => nxt[1].CLK
clk => nxt[2].CLK
clk => nxt[3].CLK
clk => nxt[4].CLK
clk => block_addr[0].CLK
clk => block_addr[1].CLK
clk => block_addr[2].CLK
clk => block_addr[3].CLK
clk => block_addr[4].CLK
clk => in_cache~reg0.CLK
clk => rdy~reg0.CLK
clk => state~1.DATAIN
reset => tag[31][0].ACLR
reset => tag[31][1].ACLR
reset => tag[31][2].ACLR
reset => tag[31][3].ACLR
reset => tag[31][4].ACLR
reset => tag[31][5].ACLR
reset => tag[31][6].ACLR
reset => tag[31][7].ACLR
reset => tag[31][8].ACLR
reset => tag[31][9].ACLR
reset => tag[31][10].ACLR
reset => tag[31][11].ACLR
reset => tag[31][12].ACLR
reset => tag[31][13].ACLR
reset => tag[31][14].ACLR
reset => tag[31][15].ACLR
reset => tag[31][16].ACLR
reset => tag[31][17].ACLR
reset => tag[30][0].ACLR
reset => tag[30][1].ACLR
reset => tag[30][2].ACLR
reset => tag[30][3].ACLR
reset => tag[30][4].ACLR
reset => tag[30][5].ACLR
reset => tag[30][6].ACLR
reset => tag[30][7].ACLR
reset => tag[30][8].ACLR
reset => tag[30][9].ACLR
reset => tag[30][10].ACLR
reset => tag[30][11].ACLR
reset => tag[30][12].ACLR
reset => tag[30][13].ACLR
reset => tag[30][14].ACLR
reset => tag[30][15].ACLR
reset => tag[30][16].ACLR
reset => tag[30][17].ACLR
reset => tag[29][0].ACLR
reset => tag[29][1].ACLR
reset => tag[29][2].ACLR
reset => tag[29][3].ACLR
reset => tag[29][4].ACLR
reset => tag[29][5].ACLR
reset => tag[29][6].ACLR
reset => tag[29][7].ACLR
reset => tag[29][8].ACLR
reset => tag[29][9].ACLR
reset => tag[29][10].ACLR
reset => tag[29][11].ACLR
reset => tag[29][12].ACLR
reset => tag[29][13].ACLR
reset => tag[29][14].ACLR
reset => tag[29][15].ACLR
reset => tag[29][16].ACLR
reset => tag[29][17].ACLR
reset => tag[28][0].ACLR
reset => tag[28][1].ACLR
reset => tag[28][2].ACLR
reset => tag[28][3].ACLR
reset => tag[28][4].ACLR
reset => tag[28][5].ACLR
reset => tag[28][6].ACLR
reset => tag[28][7].ACLR
reset => tag[28][8].ACLR
reset => tag[28][9].ACLR
reset => tag[28][10].ACLR
reset => tag[28][11].ACLR
reset => tag[28][12].ACLR
reset => tag[28][13].ACLR
reset => tag[28][14].ACLR
reset => tag[28][15].ACLR
reset => tag[28][16].ACLR
reset => tag[28][17].ACLR
reset => tag[27][0].ACLR
reset => tag[27][1].ACLR
reset => tag[27][2].ACLR
reset => tag[27][3].ACLR
reset => tag[27][4].ACLR
reset => tag[27][5].ACLR
reset => tag[27][6].ACLR
reset => tag[27][7].ACLR
reset => tag[27][8].ACLR
reset => tag[27][9].ACLR
reset => tag[27][10].ACLR
reset => tag[27][11].ACLR
reset => tag[27][12].ACLR
reset => tag[27][13].ACLR
reset => tag[27][14].ACLR
reset => tag[27][15].ACLR
reset => tag[27][16].ACLR
reset => tag[27][17].ACLR
reset => tag[26][0].ACLR
reset => tag[26][1].ACLR
reset => tag[26][2].ACLR
reset => tag[26][3].ACLR
reset => tag[26][4].ACLR
reset => tag[26][5].ACLR
reset => tag[26][6].ACLR
reset => tag[26][7].ACLR
reset => tag[26][8].ACLR
reset => tag[26][9].ACLR
reset => tag[26][10].ACLR
reset => tag[26][11].ACLR
reset => tag[26][12].ACLR
reset => tag[26][13].ACLR
reset => tag[26][14].ACLR
reset => tag[26][15].ACLR
reset => tag[26][16].ACLR
reset => tag[26][17].ACLR
reset => tag[25][0].ACLR
reset => tag[25][1].ACLR
reset => tag[25][2].ACLR
reset => tag[25][3].ACLR
reset => tag[25][4].ACLR
reset => tag[25][5].ACLR
reset => tag[25][6].ACLR
reset => tag[25][7].ACLR
reset => tag[25][8].ACLR
reset => tag[25][9].ACLR
reset => tag[25][10].ACLR
reset => tag[25][11].ACLR
reset => tag[25][12].ACLR
reset => tag[25][13].ACLR
reset => tag[25][14].ACLR
reset => tag[25][15].ACLR
reset => tag[25][16].ACLR
reset => tag[25][17].ACLR
reset => tag[24][0].ACLR
reset => tag[24][1].ACLR
reset => tag[24][2].ACLR
reset => tag[24][3].ACLR
reset => tag[24][4].ACLR
reset => tag[24][5].ACLR
reset => tag[24][6].ACLR
reset => tag[24][7].ACLR
reset => tag[24][8].ACLR
reset => tag[24][9].ACLR
reset => tag[24][10].ACLR
reset => tag[24][11].ACLR
reset => tag[24][12].ACLR
reset => tag[24][13].ACLR
reset => tag[24][14].ACLR
reset => tag[24][15].ACLR
reset => tag[24][16].ACLR
reset => tag[24][17].ACLR
reset => tag[23][0].ACLR
reset => tag[23][1].ACLR
reset => tag[23][2].ACLR
reset => tag[23][3].ACLR
reset => tag[23][4].ACLR
reset => tag[23][5].ACLR
reset => tag[23][6].ACLR
reset => tag[23][7].ACLR
reset => tag[23][8].ACLR
reset => tag[23][9].ACLR
reset => tag[23][10].ACLR
reset => tag[23][11].ACLR
reset => tag[23][12].ACLR
reset => tag[23][13].ACLR
reset => tag[23][14].ACLR
reset => tag[23][15].ACLR
reset => tag[23][16].ACLR
reset => tag[23][17].ACLR
reset => tag[22][0].ACLR
reset => tag[22][1].ACLR
reset => tag[22][2].ACLR
reset => tag[22][3].ACLR
reset => tag[22][4].ACLR
reset => tag[22][5].ACLR
reset => tag[22][6].ACLR
reset => tag[22][7].ACLR
reset => tag[22][8].ACLR
reset => tag[22][9].ACLR
reset => tag[22][10].ACLR
reset => tag[22][11].ACLR
reset => tag[22][12].ACLR
reset => tag[22][13].ACLR
reset => tag[22][14].ACLR
reset => tag[22][15].ACLR
reset => tag[22][16].ACLR
reset => tag[22][17].ACLR
reset => tag[21][0].ACLR
reset => tag[21][1].ACLR
reset => tag[21][2].ACLR
reset => tag[21][3].ACLR
reset => tag[21][4].ACLR
reset => tag[21][5].ACLR
reset => tag[21][6].ACLR
reset => tag[21][7].ACLR
reset => tag[21][8].ACLR
reset => tag[21][9].ACLR
reset => tag[21][10].ACLR
reset => tag[21][11].ACLR
reset => tag[21][12].ACLR
reset => tag[21][13].ACLR
reset => tag[21][14].ACLR
reset => tag[21][15].ACLR
reset => tag[21][16].ACLR
reset => tag[21][17].ACLR
reset => tag[20][0].ACLR
reset => tag[20][1].ACLR
reset => tag[20][2].ACLR
reset => tag[20][3].ACLR
reset => tag[20][4].ACLR
reset => tag[20][5].ACLR
reset => tag[20][6].ACLR
reset => tag[20][7].ACLR
reset => tag[20][8].ACLR
reset => tag[20][9].ACLR
reset => tag[20][10].ACLR
reset => tag[20][11].ACLR
reset => tag[20][12].ACLR
reset => tag[20][13].ACLR
reset => tag[20][14].ACLR
reset => tag[20][15].ACLR
reset => tag[20][16].ACLR
reset => tag[20][17].ACLR
reset => tag[19][0].ACLR
reset => tag[19][1].ACLR
reset => tag[19][2].ACLR
reset => tag[19][3].ACLR
reset => tag[19][4].ACLR
reset => tag[19][5].ACLR
reset => tag[19][6].ACLR
reset => tag[19][7].ACLR
reset => tag[19][8].ACLR
reset => tag[19][9].ACLR
reset => tag[19][10].ACLR
reset => tag[19][11].ACLR
reset => tag[19][12].ACLR
reset => tag[19][13].ACLR
reset => tag[19][14].ACLR
reset => tag[19][15].ACLR
reset => tag[19][16].ACLR
reset => tag[19][17].ACLR
reset => tag[18][0].ACLR
reset => tag[18][1].ACLR
reset => tag[18][2].ACLR
reset => tag[18][3].ACLR
reset => tag[18][4].ACLR
reset => tag[18][5].ACLR
reset => tag[18][6].ACLR
reset => tag[18][7].ACLR
reset => tag[18][8].ACLR
reset => tag[18][9].ACLR
reset => tag[18][10].ACLR
reset => tag[18][11].ACLR
reset => tag[18][12].ACLR
reset => tag[18][13].ACLR
reset => tag[18][14].ACLR
reset => tag[18][15].ACLR
reset => tag[18][16].ACLR
reset => tag[18][17].ACLR
reset => tag[17][0].ACLR
reset => tag[17][1].ACLR
reset => tag[17][2].ACLR
reset => tag[17][3].ACLR
reset => tag[17][4].ACLR
reset => tag[17][5].ACLR
reset => tag[17][6].ACLR
reset => tag[17][7].ACLR
reset => tag[17][8].ACLR
reset => tag[17][9].ACLR
reset => tag[17][10].ACLR
reset => tag[17][11].ACLR
reset => tag[17][12].ACLR
reset => tag[17][13].ACLR
reset => tag[17][14].ACLR
reset => tag[17][15].ACLR
reset => tag[17][16].ACLR
reset => tag[17][17].ACLR
reset => tag[16][0].ACLR
reset => tag[16][1].ACLR
reset => tag[16][2].ACLR
reset => tag[16][3].ACLR
reset => tag[16][4].ACLR
reset => tag[16][5].ACLR
reset => tag[16][6].ACLR
reset => tag[16][7].ACLR
reset => tag[16][8].ACLR
reset => tag[16][9].ACLR
reset => tag[16][10].ACLR
reset => tag[16][11].ACLR
reset => tag[16][12].ACLR
reset => tag[16][13].ACLR
reset => tag[16][14].ACLR
reset => tag[16][15].ACLR
reset => tag[16][16].ACLR
reset => tag[16][17].ACLR
reset => tag[15][0].ACLR
reset => tag[15][1].ACLR
reset => tag[15][2].ACLR
reset => tag[15][3].ACLR
reset => tag[15][4].ACLR
reset => tag[15][5].ACLR
reset => tag[15][6].ACLR
reset => tag[15][7].ACLR
reset => tag[15][8].ACLR
reset => tag[15][9].ACLR
reset => tag[15][10].ACLR
reset => tag[15][11].ACLR
reset => tag[15][12].ACLR
reset => tag[15][13].ACLR
reset => tag[15][14].ACLR
reset => tag[15][15].ACLR
reset => tag[15][16].ACLR
reset => tag[15][17].ACLR
reset => tag[14][0].ACLR
reset => tag[14][1].ACLR
reset => tag[14][2].ACLR
reset => tag[14][3].ACLR
reset => tag[14][4].ACLR
reset => tag[14][5].ACLR
reset => tag[14][6].ACLR
reset => tag[14][7].ACLR
reset => tag[14][8].ACLR
reset => tag[14][9].ACLR
reset => tag[14][10].ACLR
reset => tag[14][11].ACLR
reset => tag[14][12].ACLR
reset => tag[14][13].ACLR
reset => tag[14][14].ACLR
reset => tag[14][15].ACLR
reset => tag[14][16].ACLR
reset => tag[14][17].ACLR
reset => tag[13][0].ACLR
reset => tag[13][1].ACLR
reset => tag[13][2].ACLR
reset => tag[13][3].ACLR
reset => tag[13][4].ACLR
reset => tag[13][5].ACLR
reset => tag[13][6].ACLR
reset => tag[13][7].ACLR
reset => tag[13][8].ACLR
reset => tag[13][9].ACLR
reset => tag[13][10].ACLR
reset => tag[13][11].ACLR
reset => tag[13][12].ACLR
reset => tag[13][13].ACLR
reset => tag[13][14].ACLR
reset => tag[13][15].ACLR
reset => tag[13][16].ACLR
reset => tag[13][17].ACLR
reset => tag[12][0].ACLR
reset => tag[12][1].ACLR
reset => tag[12][2].ACLR
reset => tag[12][3].ACLR
reset => tag[12][4].ACLR
reset => tag[12][5].ACLR
reset => tag[12][6].ACLR
reset => tag[12][7].ACLR
reset => tag[12][8].ACLR
reset => tag[12][9].ACLR
reset => tag[12][10].ACLR
reset => tag[12][11].ACLR
reset => tag[12][12].ACLR
reset => tag[12][13].ACLR
reset => tag[12][14].ACLR
reset => tag[12][15].ACLR
reset => tag[12][16].ACLR
reset => tag[12][17].ACLR
reset => tag[11][0].ACLR
reset => tag[11][1].ACLR
reset => tag[11][2].ACLR
reset => tag[11][3].ACLR
reset => tag[11][4].ACLR
reset => tag[11][5].ACLR
reset => tag[11][6].ACLR
reset => tag[11][7].ACLR
reset => tag[11][8].ACLR
reset => tag[11][9].ACLR
reset => tag[11][10].ACLR
reset => tag[11][11].ACLR
reset => tag[11][12].ACLR
reset => tag[11][13].ACLR
reset => tag[11][14].ACLR
reset => tag[11][15].ACLR
reset => tag[11][16].ACLR
reset => tag[11][17].ACLR
reset => tag[10][0].ACLR
reset => tag[10][1].ACLR
reset => tag[10][2].ACLR
reset => tag[10][3].ACLR
reset => tag[10][4].ACLR
reset => tag[10][5].ACLR
reset => tag[10][6].ACLR
reset => tag[10][7].ACLR
reset => tag[10][8].ACLR
reset => tag[10][9].ACLR
reset => tag[10][10].ACLR
reset => tag[10][11].ACLR
reset => tag[10][12].ACLR
reset => tag[10][13].ACLR
reset => tag[10][14].ACLR
reset => tag[10][15].ACLR
reset => tag[10][16].ACLR
reset => tag[10][17].ACLR
reset => tag[9][0].ACLR
reset => tag[9][1].ACLR
reset => tag[9][2].ACLR
reset => tag[9][3].ACLR
reset => tag[9][4].ACLR
reset => tag[9][5].ACLR
reset => tag[9][6].ACLR
reset => tag[9][7].ACLR
reset => tag[9][8].ACLR
reset => tag[9][9].ACLR
reset => tag[9][10].ACLR
reset => tag[9][11].ACLR
reset => tag[9][12].ACLR
reset => tag[9][13].ACLR
reset => tag[9][14].ACLR
reset => tag[9][15].ACLR
reset => tag[9][16].ACLR
reset => tag[9][17].ACLR
reset => tag[8][0].ACLR
reset => tag[8][1].ACLR
reset => tag[8][2].ACLR
reset => tag[8][3].ACLR
reset => tag[8][4].ACLR
reset => tag[8][5].ACLR
reset => tag[8][6].ACLR
reset => tag[8][7].ACLR
reset => tag[8][8].ACLR
reset => tag[8][9].ACLR
reset => tag[8][10].ACLR
reset => tag[8][11].ACLR
reset => tag[8][12].ACLR
reset => tag[8][13].ACLR
reset => tag[8][14].ACLR
reset => tag[8][15].ACLR
reset => tag[8][16].ACLR
reset => tag[8][17].ACLR
reset => tag[7][0].ACLR
reset => tag[7][1].ACLR
reset => tag[7][2].ACLR
reset => tag[7][3].ACLR
reset => tag[7][4].ACLR
reset => tag[7][5].ACLR
reset => tag[7][6].ACLR
reset => tag[7][7].ACLR
reset => tag[7][8].ACLR
reset => tag[7][9].ACLR
reset => tag[7][10].ACLR
reset => tag[7][11].ACLR
reset => tag[7][12].ACLR
reset => tag[7][13].ACLR
reset => tag[7][14].ACLR
reset => tag[7][15].ACLR
reset => tag[7][16].ACLR
reset => tag[7][17].ACLR
reset => tag[6][0].ACLR
reset => tag[6][1].ACLR
reset => tag[6][2].ACLR
reset => tag[6][3].ACLR
reset => tag[6][4].ACLR
reset => tag[6][5].ACLR
reset => tag[6][6].ACLR
reset => tag[6][7].ACLR
reset => tag[6][8].ACLR
reset => tag[6][9].ACLR
reset => tag[6][10].ACLR
reset => tag[6][11].ACLR
reset => tag[6][12].ACLR
reset => tag[6][13].ACLR
reset => tag[6][14].ACLR
reset => tag[6][15].ACLR
reset => tag[6][16].ACLR
reset => tag[6][17].ACLR
reset => tag[5][0].ACLR
reset => tag[5][1].ACLR
reset => tag[5][2].ACLR
reset => tag[5][3].ACLR
reset => tag[5][4].ACLR
reset => tag[5][5].ACLR
reset => tag[5][6].ACLR
reset => tag[5][7].ACLR
reset => tag[5][8].ACLR
reset => tag[5][9].ACLR
reset => tag[5][10].ACLR
reset => tag[5][11].ACLR
reset => tag[5][12].ACLR
reset => tag[5][13].ACLR
reset => tag[5][14].ACLR
reset => tag[5][15].ACLR
reset => tag[5][16].ACLR
reset => tag[5][17].ACLR
reset => tag[4][0].ACLR
reset => tag[4][1].ACLR
reset => tag[4][2].ACLR
reset => tag[4][3].ACLR
reset => tag[4][4].ACLR
reset => tag[4][5].ACLR
reset => tag[4][6].ACLR
reset => tag[4][7].ACLR
reset => tag[4][8].ACLR
reset => tag[4][9].ACLR
reset => tag[4][10].ACLR
reset => tag[4][11].ACLR
reset => tag[4][12].ACLR
reset => tag[4][13].ACLR
reset => tag[4][14].ACLR
reset => tag[4][15].ACLR
reset => tag[4][16].ACLR
reset => tag[4][17].ACLR
reset => tag[3][0].ACLR
reset => tag[3][1].ACLR
reset => tag[3][2].ACLR
reset => tag[3][3].ACLR
reset => tag[3][4].ACLR
reset => tag[3][5].ACLR
reset => tag[3][6].ACLR
reset => tag[3][7].ACLR
reset => tag[3][8].ACLR
reset => tag[3][9].ACLR
reset => tag[3][10].ACLR
reset => tag[3][11].ACLR
reset => tag[3][12].ACLR
reset => tag[3][13].ACLR
reset => tag[3][14].ACLR
reset => tag[3][15].ACLR
reset => tag[3][16].ACLR
reset => tag[3][17].ACLR
reset => tag[2][0].ACLR
reset => tag[2][1].ACLR
reset => tag[2][2].ACLR
reset => tag[2][3].ACLR
reset => tag[2][4].ACLR
reset => tag[2][5].ACLR
reset => tag[2][6].ACLR
reset => tag[2][7].ACLR
reset => tag[2][8].ACLR
reset => tag[2][9].ACLR
reset => tag[2][10].ACLR
reset => tag[2][11].ACLR
reset => tag[2][12].ACLR
reset => tag[2][13].ACLR
reset => tag[2][14].ACLR
reset => tag[2][15].ACLR
reset => tag[2][16].ACLR
reset => tag[2][17].ACLR
reset => tag[1][0].ACLR
reset => tag[1][1].ACLR
reset => tag[1][2].ACLR
reset => tag[1][3].ACLR
reset => tag[1][4].ACLR
reset => tag[1][5].ACLR
reset => tag[1][6].ACLR
reset => tag[1][7].ACLR
reset => tag[1][8].ACLR
reset => tag[1][9].ACLR
reset => tag[1][10].ACLR
reset => tag[1][11].ACLR
reset => tag[1][12].ACLR
reset => tag[1][13].ACLR
reset => tag[1][14].ACLR
reset => tag[1][15].ACLR
reset => tag[1][16].ACLR
reset => tag[1][17].ACLR
reset => tag[0][0].ACLR
reset => tag[0][1].ACLR
reset => tag[0][2].ACLR
reset => tag[0][3].ACLR
reset => tag[0][4].ACLR
reset => tag[0][5].ACLR
reset => tag[0][6].ACLR
reset => tag[0][7].ACLR
reset => tag[0][8].ACLR
reset => tag[0][9].ACLR
reset => tag[0][10].ACLR
reset => tag[0][11].ACLR
reset => tag[0][12].ACLR
reset => tag[0][13].ACLR
reset => tag[0][14].ACLR
reset => tag[0][15].ACLR
reset => tag[0][16].ACLR
reset => tag[0][17].ACLR
reset => nxt[0].ACLR
reset => nxt[1].ACLR
reset => nxt[2].ACLR
reset => nxt[3].ACLR
reset => nxt[4].ACLR
reset => block_addr[0].ACLR
reset => block_addr[1].ACLR
reset => block_addr[2].ACLR
reset => block_addr[3].ACLR
reset => block_addr[4].ACLR
reset => in_cache~reg0.ACLR
reset => rdy~reg0.PRESET
reset => state~3.DATAIN
bc_len[0] => ~NO_FANOUT~
bc_len[1] => ~NO_FANOUT~
bc_len[2] => ~NO_FANOUT~
bc_len[3] => ~NO_FANOUT~
bc_len[4] => ~NO_FANOUT~
bc_len[5] => Add0.IN10
bc_len[5] => LessThan0.IN10
bc_len[5] => LessThan1.IN10
bc_len[5] => LessThan2.IN10
bc_len[5] => LessThan3.IN10
bc_len[5] => LessThan4.IN10
bc_len[5] => LessThan5.IN10
bc_len[5] => LessThan6.IN10
bc_len[5] => LessThan7.IN10
bc_len[5] => LessThan8.IN10
bc_len[5] => LessThan9.IN10
bc_len[5] => LessThan10.IN10
bc_len[5] => LessThan11.IN10
bc_len[5] => LessThan12.IN10
bc_len[5] => LessThan13.IN10
bc_len[5] => LessThan14.IN10
bc_len[5] => LessThan15.IN10
bc_len[5] => LessThan16.IN10
bc_len[5] => LessThan17.IN10
bc_len[5] => LessThan18.IN10
bc_len[5] => LessThan19.IN10
bc_len[5] => LessThan20.IN10
bc_len[5] => LessThan21.IN10
bc_len[5] => LessThan22.IN10
bc_len[5] => LessThan23.IN10
bc_len[5] => LessThan24.IN10
bc_len[5] => LessThan25.IN10
bc_len[5] => LessThan26.IN10
bc_len[5] => LessThan27.IN10
bc_len[5] => LessThan28.IN10
bc_len[5] => LessThan29.IN10
bc_len[5] => LessThan30.IN10
bc_len[5] => LessThan31.IN10
bc_len[6] => Add0.IN9
bc_len[6] => LessThan0.IN9
bc_len[6] => LessThan1.IN9
bc_len[6] => LessThan2.IN9
bc_len[6] => LessThan3.IN9
bc_len[6] => LessThan4.IN9
bc_len[6] => LessThan5.IN9
bc_len[6] => LessThan6.IN9
bc_len[6] => LessThan7.IN9
bc_len[6] => LessThan8.IN9
bc_len[6] => LessThan9.IN9
bc_len[6] => LessThan10.IN9
bc_len[6] => LessThan11.IN9
bc_len[6] => LessThan12.IN9
bc_len[6] => LessThan13.IN9
bc_len[6] => LessThan14.IN9
bc_len[6] => LessThan15.IN9
bc_len[6] => LessThan16.IN9
bc_len[6] => LessThan17.IN9
bc_len[6] => LessThan18.IN9
bc_len[6] => LessThan19.IN9
bc_len[6] => LessThan20.IN9
bc_len[6] => LessThan21.IN9
bc_len[6] => LessThan22.IN9
bc_len[6] => LessThan23.IN9
bc_len[6] => LessThan24.IN9
bc_len[6] => LessThan25.IN9
bc_len[6] => LessThan26.IN9
bc_len[6] => LessThan27.IN9
bc_len[6] => LessThan28.IN9
bc_len[6] => LessThan29.IN9
bc_len[6] => LessThan30.IN9
bc_len[6] => LessThan31.IN9
bc_len[7] => Add0.IN8
bc_len[7] => LessThan0.IN8
bc_len[7] => LessThan1.IN8
bc_len[7] => LessThan2.IN8
bc_len[7] => LessThan3.IN8
bc_len[7] => LessThan4.IN8
bc_len[7] => LessThan5.IN8
bc_len[7] => LessThan6.IN8
bc_len[7] => LessThan7.IN8
bc_len[7] => LessThan8.IN8
bc_len[7] => LessThan9.IN8
bc_len[7] => LessThan10.IN8
bc_len[7] => LessThan11.IN8
bc_len[7] => LessThan12.IN8
bc_len[7] => LessThan13.IN8
bc_len[7] => LessThan14.IN8
bc_len[7] => LessThan15.IN8
bc_len[7] => LessThan16.IN8
bc_len[7] => LessThan17.IN8
bc_len[7] => LessThan18.IN8
bc_len[7] => LessThan19.IN8
bc_len[7] => LessThan20.IN8
bc_len[7] => LessThan21.IN8
bc_len[7] => LessThan22.IN8
bc_len[7] => LessThan23.IN8
bc_len[7] => LessThan24.IN8
bc_len[7] => LessThan25.IN8
bc_len[7] => LessThan26.IN8
bc_len[7] => LessThan27.IN8
bc_len[7] => LessThan28.IN8
bc_len[7] => LessThan29.IN8
bc_len[7] => LessThan30.IN8
bc_len[7] => LessThan31.IN8
bc_len[8] => Add0.IN7
bc_len[8] => LessThan0.IN7
bc_len[8] => LessThan1.IN7
bc_len[8] => LessThan2.IN7
bc_len[8] => LessThan3.IN7
bc_len[8] => LessThan4.IN7
bc_len[8] => LessThan5.IN7
bc_len[8] => LessThan6.IN7
bc_len[8] => LessThan7.IN7
bc_len[8] => LessThan8.IN7
bc_len[8] => LessThan9.IN7
bc_len[8] => LessThan10.IN7
bc_len[8] => LessThan11.IN7
bc_len[8] => LessThan12.IN7
bc_len[8] => LessThan13.IN7
bc_len[8] => LessThan14.IN7
bc_len[8] => LessThan15.IN7
bc_len[8] => LessThan16.IN7
bc_len[8] => LessThan17.IN7
bc_len[8] => LessThan18.IN7
bc_len[8] => LessThan19.IN7
bc_len[8] => LessThan20.IN7
bc_len[8] => LessThan21.IN7
bc_len[8] => LessThan22.IN7
bc_len[8] => LessThan23.IN7
bc_len[8] => LessThan24.IN7
bc_len[8] => LessThan25.IN7
bc_len[8] => LessThan26.IN7
bc_len[8] => LessThan27.IN7
bc_len[8] => LessThan28.IN7
bc_len[8] => LessThan29.IN7
bc_len[8] => LessThan30.IN7
bc_len[8] => LessThan31.IN7
bc_len[9] => Add0.IN6
bc_len[9] => LessThan0.IN6
bc_len[9] => LessThan1.IN6
bc_len[9] => LessThan2.IN6
bc_len[9] => LessThan3.IN6
bc_len[9] => LessThan4.IN6
bc_len[9] => LessThan5.IN6
bc_len[9] => LessThan6.IN6
bc_len[9] => LessThan7.IN6
bc_len[9] => LessThan8.IN6
bc_len[9] => LessThan9.IN6
bc_len[9] => LessThan10.IN6
bc_len[9] => LessThan11.IN6
bc_len[9] => LessThan12.IN6
bc_len[9] => LessThan13.IN6
bc_len[9] => LessThan14.IN6
bc_len[9] => LessThan15.IN6
bc_len[9] => LessThan16.IN6
bc_len[9] => LessThan17.IN6
bc_len[9] => LessThan18.IN6
bc_len[9] => LessThan19.IN6
bc_len[9] => LessThan20.IN6
bc_len[9] => LessThan21.IN6
bc_len[9] => LessThan22.IN6
bc_len[9] => LessThan23.IN6
bc_len[9] => LessThan24.IN6
bc_len[9] => LessThan25.IN6
bc_len[9] => LessThan26.IN6
bc_len[9] => LessThan27.IN6
bc_len[9] => LessThan28.IN6
bc_len[9] => LessThan29.IN6
bc_len[9] => LessThan30.IN6
bc_len[9] => LessThan31.IN6
bc_addr[0] => Equal0.IN17
bc_addr[0] => Equal1.IN17
bc_addr[0] => Equal2.IN17
bc_addr[0] => Equal3.IN17
bc_addr[0] => Equal4.IN17
bc_addr[0] => Equal5.IN17
bc_addr[0] => Equal6.IN17
bc_addr[0] => Equal7.IN17
bc_addr[0] => Equal8.IN17
bc_addr[0] => Equal9.IN17
bc_addr[0] => Equal10.IN17
bc_addr[0] => Equal11.IN17
bc_addr[0] => Equal12.IN17
bc_addr[0] => Equal13.IN17
bc_addr[0] => Equal14.IN17
bc_addr[0] => Equal15.IN17
bc_addr[0] => Equal16.IN17
bc_addr[0] => Equal17.IN17
bc_addr[0] => Equal18.IN17
bc_addr[0] => Equal19.IN17
bc_addr[0] => Equal20.IN17
bc_addr[0] => Equal21.IN17
bc_addr[0] => Equal22.IN17
bc_addr[0] => Equal23.IN17
bc_addr[0] => Equal24.IN17
bc_addr[0] => Equal25.IN17
bc_addr[0] => Equal26.IN17
bc_addr[0] => Equal27.IN17
bc_addr[0] => Equal28.IN17
bc_addr[0] => Equal29.IN17
bc_addr[0] => Equal30.IN17
bc_addr[0] => Equal31.IN17
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[0] => tag.DATAB
bc_addr[1] => Equal0.IN16
bc_addr[1] => Equal1.IN16
bc_addr[1] => Equal2.IN16
bc_addr[1] => Equal3.IN16
bc_addr[1] => Equal4.IN16
bc_addr[1] => Equal5.IN16
bc_addr[1] => Equal6.IN16
bc_addr[1] => Equal7.IN16
bc_addr[1] => Equal8.IN16
bc_addr[1] => Equal9.IN16
bc_addr[1] => Equal10.IN16
bc_addr[1] => Equal11.IN16
bc_addr[1] => Equal12.IN16
bc_addr[1] => Equal13.IN16
bc_addr[1] => Equal14.IN16
bc_addr[1] => Equal15.IN16
bc_addr[1] => Equal16.IN16
bc_addr[1] => Equal17.IN16
bc_addr[1] => Equal18.IN16
bc_addr[1] => Equal19.IN16
bc_addr[1] => Equal20.IN16
bc_addr[1] => Equal21.IN16
bc_addr[1] => Equal22.IN16
bc_addr[1] => Equal23.IN16
bc_addr[1] => Equal24.IN16
bc_addr[1] => Equal25.IN16
bc_addr[1] => Equal26.IN16
bc_addr[1] => Equal27.IN16
bc_addr[1] => Equal28.IN16
bc_addr[1] => Equal29.IN16
bc_addr[1] => Equal30.IN16
bc_addr[1] => Equal31.IN16
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[1] => tag.DATAB
bc_addr[2] => Equal0.IN15
bc_addr[2] => Equal1.IN15
bc_addr[2] => Equal2.IN15
bc_addr[2] => Equal3.IN15
bc_addr[2] => Equal4.IN15
bc_addr[2] => Equal5.IN15
bc_addr[2] => Equal6.IN15
bc_addr[2] => Equal7.IN15
bc_addr[2] => Equal8.IN15
bc_addr[2] => Equal9.IN15
bc_addr[2] => Equal10.IN15
bc_addr[2] => Equal11.IN15
bc_addr[2] => Equal12.IN15
bc_addr[2] => Equal13.IN15
bc_addr[2] => Equal14.IN15
bc_addr[2] => Equal15.IN15
bc_addr[2] => Equal16.IN15
bc_addr[2] => Equal17.IN15
bc_addr[2] => Equal18.IN15
bc_addr[2] => Equal19.IN15
bc_addr[2] => Equal20.IN15
bc_addr[2] => Equal21.IN15
bc_addr[2] => Equal22.IN15
bc_addr[2] => Equal23.IN15
bc_addr[2] => Equal24.IN15
bc_addr[2] => Equal25.IN15
bc_addr[2] => Equal26.IN15
bc_addr[2] => Equal27.IN15
bc_addr[2] => Equal28.IN15
bc_addr[2] => Equal29.IN15
bc_addr[2] => Equal30.IN15
bc_addr[2] => Equal31.IN15
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[2] => tag.DATAB
bc_addr[3] => Equal0.IN14
bc_addr[3] => Equal1.IN14
bc_addr[3] => Equal2.IN14
bc_addr[3] => Equal3.IN14
bc_addr[3] => Equal4.IN14
bc_addr[3] => Equal5.IN14
bc_addr[3] => Equal6.IN14
bc_addr[3] => Equal7.IN14
bc_addr[3] => Equal8.IN14
bc_addr[3] => Equal9.IN14
bc_addr[3] => Equal10.IN14
bc_addr[3] => Equal11.IN14
bc_addr[3] => Equal12.IN14
bc_addr[3] => Equal13.IN14
bc_addr[3] => Equal14.IN14
bc_addr[3] => Equal15.IN14
bc_addr[3] => Equal16.IN14
bc_addr[3] => Equal17.IN14
bc_addr[3] => Equal18.IN14
bc_addr[3] => Equal19.IN14
bc_addr[3] => Equal20.IN14
bc_addr[3] => Equal21.IN14
bc_addr[3] => Equal22.IN14
bc_addr[3] => Equal23.IN14
bc_addr[3] => Equal24.IN14
bc_addr[3] => Equal25.IN14
bc_addr[3] => Equal26.IN14
bc_addr[3] => Equal27.IN14
bc_addr[3] => Equal28.IN14
bc_addr[3] => Equal29.IN14
bc_addr[3] => Equal30.IN14
bc_addr[3] => Equal31.IN14
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[3] => tag.DATAB
bc_addr[4] => Equal0.IN13
bc_addr[4] => Equal1.IN13
bc_addr[4] => Equal2.IN13
bc_addr[4] => Equal3.IN13
bc_addr[4] => Equal4.IN13
bc_addr[4] => Equal5.IN13
bc_addr[4] => Equal6.IN13
bc_addr[4] => Equal7.IN13
bc_addr[4] => Equal8.IN13
bc_addr[4] => Equal9.IN13
bc_addr[4] => Equal10.IN13
bc_addr[4] => Equal11.IN13
bc_addr[4] => Equal12.IN13
bc_addr[4] => Equal13.IN13
bc_addr[4] => Equal14.IN13
bc_addr[4] => Equal15.IN13
bc_addr[4] => Equal16.IN13
bc_addr[4] => Equal17.IN13
bc_addr[4] => Equal18.IN13
bc_addr[4] => Equal19.IN13
bc_addr[4] => Equal20.IN13
bc_addr[4] => Equal21.IN13
bc_addr[4] => Equal22.IN13
bc_addr[4] => Equal23.IN13
bc_addr[4] => Equal24.IN13
bc_addr[4] => Equal25.IN13
bc_addr[4] => Equal26.IN13
bc_addr[4] => Equal27.IN13
bc_addr[4] => Equal28.IN13
bc_addr[4] => Equal29.IN13
bc_addr[4] => Equal30.IN13
bc_addr[4] => Equal31.IN13
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[4] => tag.DATAB
bc_addr[5] => Equal0.IN12
bc_addr[5] => Equal1.IN12
bc_addr[5] => Equal2.IN12
bc_addr[5] => Equal3.IN12
bc_addr[5] => Equal4.IN12
bc_addr[5] => Equal5.IN12
bc_addr[5] => Equal6.IN12
bc_addr[5] => Equal7.IN12
bc_addr[5] => Equal8.IN12
bc_addr[5] => Equal9.IN12
bc_addr[5] => Equal10.IN12
bc_addr[5] => Equal11.IN12
bc_addr[5] => Equal12.IN12
bc_addr[5] => Equal13.IN12
bc_addr[5] => Equal14.IN12
bc_addr[5] => Equal15.IN12
bc_addr[5] => Equal16.IN12
bc_addr[5] => Equal17.IN12
bc_addr[5] => Equal18.IN12
bc_addr[5] => Equal19.IN12
bc_addr[5] => Equal20.IN12
bc_addr[5] => Equal21.IN12
bc_addr[5] => Equal22.IN12
bc_addr[5] => Equal23.IN12
bc_addr[5] => Equal24.IN12
bc_addr[5] => Equal25.IN12
bc_addr[5] => Equal26.IN12
bc_addr[5] => Equal27.IN12
bc_addr[5] => Equal28.IN12
bc_addr[5] => Equal29.IN12
bc_addr[5] => Equal30.IN12
bc_addr[5] => Equal31.IN12
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[5] => tag.DATAB
bc_addr[6] => Equal0.IN11
bc_addr[6] => Equal1.IN11
bc_addr[6] => Equal2.IN11
bc_addr[6] => Equal3.IN11
bc_addr[6] => Equal4.IN11
bc_addr[6] => Equal5.IN11
bc_addr[6] => Equal6.IN11
bc_addr[6] => Equal7.IN11
bc_addr[6] => Equal8.IN11
bc_addr[6] => Equal9.IN11
bc_addr[6] => Equal10.IN11
bc_addr[6] => Equal11.IN11
bc_addr[6] => Equal12.IN11
bc_addr[6] => Equal13.IN11
bc_addr[6] => Equal14.IN11
bc_addr[6] => Equal15.IN11
bc_addr[6] => Equal16.IN11
bc_addr[6] => Equal17.IN11
bc_addr[6] => Equal18.IN11
bc_addr[6] => Equal19.IN11
bc_addr[6] => Equal20.IN11
bc_addr[6] => Equal21.IN11
bc_addr[6] => Equal22.IN11
bc_addr[6] => Equal23.IN11
bc_addr[6] => Equal24.IN11
bc_addr[6] => Equal25.IN11
bc_addr[6] => Equal26.IN11
bc_addr[6] => Equal27.IN11
bc_addr[6] => Equal28.IN11
bc_addr[6] => Equal29.IN11
bc_addr[6] => Equal30.IN11
bc_addr[6] => Equal31.IN11
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[6] => tag.DATAB
bc_addr[7] => Equal0.IN10
bc_addr[7] => Equal1.IN10
bc_addr[7] => Equal2.IN10
bc_addr[7] => Equal3.IN10
bc_addr[7] => Equal4.IN10
bc_addr[7] => Equal5.IN10
bc_addr[7] => Equal6.IN10
bc_addr[7] => Equal7.IN10
bc_addr[7] => Equal8.IN10
bc_addr[7] => Equal9.IN10
bc_addr[7] => Equal10.IN10
bc_addr[7] => Equal11.IN10
bc_addr[7] => Equal12.IN10
bc_addr[7] => Equal13.IN10
bc_addr[7] => Equal14.IN10
bc_addr[7] => Equal15.IN10
bc_addr[7] => Equal16.IN10
bc_addr[7] => Equal17.IN10
bc_addr[7] => Equal18.IN10
bc_addr[7] => Equal19.IN10
bc_addr[7] => Equal20.IN10
bc_addr[7] => Equal21.IN10
bc_addr[7] => Equal22.IN10
bc_addr[7] => Equal23.IN10
bc_addr[7] => Equal24.IN10
bc_addr[7] => Equal25.IN10
bc_addr[7] => Equal26.IN10
bc_addr[7] => Equal27.IN10
bc_addr[7] => Equal28.IN10
bc_addr[7] => Equal29.IN10
bc_addr[7] => Equal30.IN10
bc_addr[7] => Equal31.IN10
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[7] => tag.DATAB
bc_addr[8] => Equal0.IN9
bc_addr[8] => Equal1.IN9
bc_addr[8] => Equal2.IN9
bc_addr[8] => Equal3.IN9
bc_addr[8] => Equal4.IN9
bc_addr[8] => Equal5.IN9
bc_addr[8] => Equal6.IN9
bc_addr[8] => Equal7.IN9
bc_addr[8] => Equal8.IN9
bc_addr[8] => Equal9.IN9
bc_addr[8] => Equal10.IN9
bc_addr[8] => Equal11.IN9
bc_addr[8] => Equal12.IN9
bc_addr[8] => Equal13.IN9
bc_addr[8] => Equal14.IN9
bc_addr[8] => Equal15.IN9
bc_addr[8] => Equal16.IN9
bc_addr[8] => Equal17.IN9
bc_addr[8] => Equal18.IN9
bc_addr[8] => Equal19.IN9
bc_addr[8] => Equal20.IN9
bc_addr[8] => Equal21.IN9
bc_addr[8] => Equal22.IN9
bc_addr[8] => Equal23.IN9
bc_addr[8] => Equal24.IN9
bc_addr[8] => Equal25.IN9
bc_addr[8] => Equal26.IN9
bc_addr[8] => Equal27.IN9
bc_addr[8] => Equal28.IN9
bc_addr[8] => Equal29.IN9
bc_addr[8] => Equal30.IN9
bc_addr[8] => Equal31.IN9
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[8] => tag.DATAB
bc_addr[9] => Equal0.IN8
bc_addr[9] => Equal1.IN8
bc_addr[9] => Equal2.IN8
bc_addr[9] => Equal3.IN8
bc_addr[9] => Equal4.IN8
bc_addr[9] => Equal5.IN8
bc_addr[9] => Equal6.IN8
bc_addr[9] => Equal7.IN8
bc_addr[9] => Equal8.IN8
bc_addr[9] => Equal9.IN8
bc_addr[9] => Equal10.IN8
bc_addr[9] => Equal11.IN8
bc_addr[9] => Equal12.IN8
bc_addr[9] => Equal13.IN8
bc_addr[9] => Equal14.IN8
bc_addr[9] => Equal15.IN8
bc_addr[9] => Equal16.IN8
bc_addr[9] => Equal17.IN8
bc_addr[9] => Equal18.IN8
bc_addr[9] => Equal19.IN8
bc_addr[9] => Equal20.IN8
bc_addr[9] => Equal21.IN8
bc_addr[9] => Equal22.IN8
bc_addr[9] => Equal23.IN8
bc_addr[9] => Equal24.IN8
bc_addr[9] => Equal25.IN8
bc_addr[9] => Equal26.IN8
bc_addr[9] => Equal27.IN8
bc_addr[9] => Equal28.IN8
bc_addr[9] => Equal29.IN8
bc_addr[9] => Equal30.IN8
bc_addr[9] => Equal31.IN8
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[9] => tag.DATAB
bc_addr[10] => Equal0.IN7
bc_addr[10] => Equal1.IN7
bc_addr[10] => Equal2.IN7
bc_addr[10] => Equal3.IN7
bc_addr[10] => Equal4.IN7
bc_addr[10] => Equal5.IN7
bc_addr[10] => Equal6.IN7
bc_addr[10] => Equal7.IN7
bc_addr[10] => Equal8.IN7
bc_addr[10] => Equal9.IN7
bc_addr[10] => Equal10.IN7
bc_addr[10] => Equal11.IN7
bc_addr[10] => Equal12.IN7
bc_addr[10] => Equal13.IN7
bc_addr[10] => Equal14.IN7
bc_addr[10] => Equal15.IN7
bc_addr[10] => Equal16.IN7
bc_addr[10] => Equal17.IN7
bc_addr[10] => Equal18.IN7
bc_addr[10] => Equal19.IN7
bc_addr[10] => Equal20.IN7
bc_addr[10] => Equal21.IN7
bc_addr[10] => Equal22.IN7
bc_addr[10] => Equal23.IN7
bc_addr[10] => Equal24.IN7
bc_addr[10] => Equal25.IN7
bc_addr[10] => Equal26.IN7
bc_addr[10] => Equal27.IN7
bc_addr[10] => Equal28.IN7
bc_addr[10] => Equal29.IN7
bc_addr[10] => Equal30.IN7
bc_addr[10] => Equal31.IN7
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[10] => tag.DATAB
bc_addr[11] => Equal0.IN6
bc_addr[11] => Equal1.IN6
bc_addr[11] => Equal2.IN6
bc_addr[11] => Equal3.IN6
bc_addr[11] => Equal4.IN6
bc_addr[11] => Equal5.IN6
bc_addr[11] => Equal6.IN6
bc_addr[11] => Equal7.IN6
bc_addr[11] => Equal8.IN6
bc_addr[11] => Equal9.IN6
bc_addr[11] => Equal10.IN6
bc_addr[11] => Equal11.IN6
bc_addr[11] => Equal12.IN6
bc_addr[11] => Equal13.IN6
bc_addr[11] => Equal14.IN6
bc_addr[11] => Equal15.IN6
bc_addr[11] => Equal16.IN6
bc_addr[11] => Equal17.IN6
bc_addr[11] => Equal18.IN6
bc_addr[11] => Equal19.IN6
bc_addr[11] => Equal20.IN6
bc_addr[11] => Equal21.IN6
bc_addr[11] => Equal22.IN6
bc_addr[11] => Equal23.IN6
bc_addr[11] => Equal24.IN6
bc_addr[11] => Equal25.IN6
bc_addr[11] => Equal26.IN6
bc_addr[11] => Equal27.IN6
bc_addr[11] => Equal28.IN6
bc_addr[11] => Equal29.IN6
bc_addr[11] => Equal30.IN6
bc_addr[11] => Equal31.IN6
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[11] => tag.DATAB
bc_addr[12] => Equal0.IN5
bc_addr[12] => Equal1.IN5
bc_addr[12] => Equal2.IN5
bc_addr[12] => Equal3.IN5
bc_addr[12] => Equal4.IN5
bc_addr[12] => Equal5.IN5
bc_addr[12] => Equal6.IN5
bc_addr[12] => Equal7.IN5
bc_addr[12] => Equal8.IN5
bc_addr[12] => Equal9.IN5
bc_addr[12] => Equal10.IN5
bc_addr[12] => Equal11.IN5
bc_addr[12] => Equal12.IN5
bc_addr[12] => Equal13.IN5
bc_addr[12] => Equal14.IN5
bc_addr[12] => Equal15.IN5
bc_addr[12] => Equal16.IN5
bc_addr[12] => Equal17.IN5
bc_addr[12] => Equal18.IN5
bc_addr[12] => Equal19.IN5
bc_addr[12] => Equal20.IN5
bc_addr[12] => Equal21.IN5
bc_addr[12] => Equal22.IN5
bc_addr[12] => Equal23.IN5
bc_addr[12] => Equal24.IN5
bc_addr[12] => Equal25.IN5
bc_addr[12] => Equal26.IN5
bc_addr[12] => Equal27.IN5
bc_addr[12] => Equal28.IN5
bc_addr[12] => Equal29.IN5
bc_addr[12] => Equal30.IN5
bc_addr[12] => Equal31.IN5
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[12] => tag.DATAB
bc_addr[13] => Equal0.IN4
bc_addr[13] => Equal1.IN4
bc_addr[13] => Equal2.IN4
bc_addr[13] => Equal3.IN4
bc_addr[13] => Equal4.IN4
bc_addr[13] => Equal5.IN4
bc_addr[13] => Equal6.IN4
bc_addr[13] => Equal7.IN4
bc_addr[13] => Equal8.IN4
bc_addr[13] => Equal9.IN4
bc_addr[13] => Equal10.IN4
bc_addr[13] => Equal11.IN4
bc_addr[13] => Equal12.IN4
bc_addr[13] => Equal13.IN4
bc_addr[13] => Equal14.IN4
bc_addr[13] => Equal15.IN4
bc_addr[13] => Equal16.IN4
bc_addr[13] => Equal17.IN4
bc_addr[13] => Equal18.IN4
bc_addr[13] => Equal19.IN4
bc_addr[13] => Equal20.IN4
bc_addr[13] => Equal21.IN4
bc_addr[13] => Equal22.IN4
bc_addr[13] => Equal23.IN4
bc_addr[13] => Equal24.IN4
bc_addr[13] => Equal25.IN4
bc_addr[13] => Equal26.IN4
bc_addr[13] => Equal27.IN4
bc_addr[13] => Equal28.IN4
bc_addr[13] => Equal29.IN4
bc_addr[13] => Equal30.IN4
bc_addr[13] => Equal31.IN4
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[13] => tag.DATAB
bc_addr[14] => Equal0.IN3
bc_addr[14] => Equal1.IN3
bc_addr[14] => Equal2.IN3
bc_addr[14] => Equal3.IN3
bc_addr[14] => Equal4.IN3
bc_addr[14] => Equal5.IN3
bc_addr[14] => Equal6.IN3
bc_addr[14] => Equal7.IN3
bc_addr[14] => Equal8.IN3
bc_addr[14] => Equal9.IN3
bc_addr[14] => Equal10.IN3
bc_addr[14] => Equal11.IN3
bc_addr[14] => Equal12.IN3
bc_addr[14] => Equal13.IN3
bc_addr[14] => Equal14.IN3
bc_addr[14] => Equal15.IN3
bc_addr[14] => Equal16.IN3
bc_addr[14] => Equal17.IN3
bc_addr[14] => Equal18.IN3
bc_addr[14] => Equal19.IN3
bc_addr[14] => Equal20.IN3
bc_addr[14] => Equal21.IN3
bc_addr[14] => Equal22.IN3
bc_addr[14] => Equal23.IN3
bc_addr[14] => Equal24.IN3
bc_addr[14] => Equal25.IN3
bc_addr[14] => Equal26.IN3
bc_addr[14] => Equal27.IN3
bc_addr[14] => Equal28.IN3
bc_addr[14] => Equal29.IN3
bc_addr[14] => Equal30.IN3
bc_addr[14] => Equal31.IN3
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[14] => tag.DATAB
bc_addr[15] => Equal0.IN2
bc_addr[15] => Equal1.IN2
bc_addr[15] => Equal2.IN2
bc_addr[15] => Equal3.IN2
bc_addr[15] => Equal4.IN2
bc_addr[15] => Equal5.IN2
bc_addr[15] => Equal6.IN2
bc_addr[15] => Equal7.IN2
bc_addr[15] => Equal8.IN2
bc_addr[15] => Equal9.IN2
bc_addr[15] => Equal10.IN2
bc_addr[15] => Equal11.IN2
bc_addr[15] => Equal12.IN2
bc_addr[15] => Equal13.IN2
bc_addr[15] => Equal14.IN2
bc_addr[15] => Equal15.IN2
bc_addr[15] => Equal16.IN2
bc_addr[15] => Equal17.IN2
bc_addr[15] => Equal18.IN2
bc_addr[15] => Equal19.IN2
bc_addr[15] => Equal20.IN2
bc_addr[15] => Equal21.IN2
bc_addr[15] => Equal22.IN2
bc_addr[15] => Equal23.IN2
bc_addr[15] => Equal24.IN2
bc_addr[15] => Equal25.IN2
bc_addr[15] => Equal26.IN2
bc_addr[15] => Equal27.IN2
bc_addr[15] => Equal28.IN2
bc_addr[15] => Equal29.IN2
bc_addr[15] => Equal30.IN2
bc_addr[15] => Equal31.IN2
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[15] => tag.DATAB
bc_addr[16] => Equal0.IN1
bc_addr[16] => Equal1.IN1
bc_addr[16] => Equal2.IN1
bc_addr[16] => Equal3.IN1
bc_addr[16] => Equal4.IN1
bc_addr[16] => Equal5.IN1
bc_addr[16] => Equal6.IN1
bc_addr[16] => Equal7.IN1
bc_addr[16] => Equal8.IN1
bc_addr[16] => Equal9.IN1
bc_addr[16] => Equal10.IN1
bc_addr[16] => Equal11.IN1
bc_addr[16] => Equal12.IN1
bc_addr[16] => Equal13.IN1
bc_addr[16] => Equal14.IN1
bc_addr[16] => Equal15.IN1
bc_addr[16] => Equal16.IN1
bc_addr[16] => Equal17.IN1
bc_addr[16] => Equal18.IN1
bc_addr[16] => Equal19.IN1
bc_addr[16] => Equal20.IN1
bc_addr[16] => Equal21.IN1
bc_addr[16] => Equal22.IN1
bc_addr[16] => Equal23.IN1
bc_addr[16] => Equal24.IN1
bc_addr[16] => Equal25.IN1
bc_addr[16] => Equal26.IN1
bc_addr[16] => Equal27.IN1
bc_addr[16] => Equal28.IN1
bc_addr[16] => Equal29.IN1
bc_addr[16] => Equal30.IN1
bc_addr[16] => Equal31.IN1
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[16] => tag.DATAB
bc_addr[17] => Equal0.IN0
bc_addr[17] => Equal1.IN0
bc_addr[17] => Equal2.IN0
bc_addr[17] => Equal3.IN0
bc_addr[17] => Equal4.IN0
bc_addr[17] => Equal5.IN0
bc_addr[17] => Equal6.IN0
bc_addr[17] => Equal7.IN0
bc_addr[17] => Equal8.IN0
bc_addr[17] => Equal9.IN0
bc_addr[17] => Equal10.IN0
bc_addr[17] => Equal11.IN0
bc_addr[17] => Equal12.IN0
bc_addr[17] => Equal13.IN0
bc_addr[17] => Equal14.IN0
bc_addr[17] => Equal15.IN0
bc_addr[17] => Equal16.IN0
bc_addr[17] => Equal17.IN0
bc_addr[17] => Equal18.IN0
bc_addr[17] => Equal19.IN0
bc_addr[17] => Equal20.IN0
bc_addr[17] => Equal21.IN0
bc_addr[17] => Equal22.IN0
bc_addr[17] => Equal23.IN0
bc_addr[17] => Equal24.IN0
bc_addr[17] => Equal25.IN0
bc_addr[17] => Equal26.IN0
bc_addr[17] => Equal27.IN0
bc_addr[17] => Equal28.IN0
bc_addr[17] => Equal29.IN0
bc_addr[17] => Equal30.IN0
bc_addr[17] => Equal31.IN0
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
bc_addr[17] => tag.DATAB
find => state.DATAB
find => Selector0.IN1
find => rdy~reg0.DATAIN
bcstart[0] <= <GND>
bcstart[1] <= <GND>
bcstart[2] <= <GND>
bcstart[3] <= <GND>
bcstart[4] <= <GND>
bcstart[5] <= block_addr[0].DB_MAX_OUTPUT_PORT_TYPE
bcstart[6] <= block_addr[1].DB_MAX_OUTPUT_PORT_TYPE
bcstart[7] <= block_addr[2].DB_MAX_OUTPUT_PORT_TYPE
bcstart[8] <= block_addr[3].DB_MAX_OUTPUT_PORT_TYPE
bcstart[9] <= block_addr[4].DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_cache <= in_cache~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|mem_sc:mem|ocache:oc
clk => oc_tag:tag.clk
clk => ram~39.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram_dout[0].CLK
clk => ram_dout[1].CLK
clk => ram_dout[2].CLK
clk => ram_dout[3].CLK
clk => ram_dout[4].CLK
clk => ram_dout[5].CLK
clk => ram_dout[6].CLK
clk => ram_dout[7].CLK
clk => ram_dout[8].CLK
clk => ram_dout[9].CLK
clk => ram_dout[10].CLK
clk => ram_dout[11].CLK
clk => ram_dout[12].CLK
clk => ram_dout[13].CLK
clk => ram_dout[14].CLK
clk => ram_dout[15].CLK
clk => ram_dout[16].CLK
clk => ram_dout[17].CLK
clk => ram_dout[18].CLK
clk => ram_dout[19].CLK
clk => ram_dout[20].CLK
clk => ram_dout[21].CLK
clk => ram_dout[22].CLK
clk => ram_dout[23].CLK
clk => ram_dout[24].CLK
clk => ram_dout[25].CLK
clk => ram_dout[26].CLK
clk => ram_dout[27].CLK
clk => ram_dout[28].CLK
clk => ram_dout[29].CLK
clk => ram_dout[30].CLK
clk => ram_dout[31].CLK
clk => inc_nxt_reg.CLK
clk => ocin_reg.index[0].CLK
clk => ocin_reg.index[1].CLK
clk => ocin_reg.index[2].CLK
clk => ocin_reg.index[3].CLK
clk => ocin_reg.index[4].CLK
clk => ocin_reg.index[5].CLK
clk => ocin_reg.index[6].CLK
clk => ocin_reg.index[7].CLK
clk => ocin_reg.handle[0].CLK
clk => ocin_reg.handle[1].CLK
clk => ocin_reg.handle[2].CLK
clk => ocin_reg.handle[3].CLK
clk => ocin_reg.handle[4].CLK
clk => ocin_reg.handle[5].CLK
clk => ocin_reg.handle[6].CLK
clk => ocin_reg.handle[7].CLK
clk => ocin_reg.handle[8].CLK
clk => ocin_reg.handle[9].CLK
clk => ocin_reg.handle[10].CLK
clk => ocin_reg.handle[11].CLK
clk => ocin_reg.handle[12].CLK
clk => ocin_reg.handle[13].CLK
clk => ocin_reg.handle[14].CLK
clk => ocin_reg.handle[15].CLK
clk => ocin_reg.handle[16].CLK
clk => ocin_reg.handle[17].CLK
clk => ocin_reg.handle[18].CLK
clk => ocin_reg.handle[19].CLK
clk => ocin_reg.handle[20].CLK
clk => ocin_reg.handle[21].CLK
clk => ocin_reg.handle[22].CLK
clk => ram_dout_store[0].CLK
clk => ram_dout_store[1].CLK
clk => ram_dout_store[2].CLK
clk => ram_dout_store[3].CLK
clk => ram_dout_store[4].CLK
clk => ram_dout_store[5].CLK
clk => ram_dout_store[6].CLK
clk => ram_dout_store[7].CLK
clk => ram_dout_store[8].CLK
clk => ram_dout_store[9].CLK
clk => ram_dout_store[10].CLK
clk => ram_dout_store[11].CLK
clk => ram_dout_store[12].CLK
clk => ram_dout_store[13].CLK
clk => ram_dout_store[14].CLK
clk => ram_dout_store[15].CLK
clk => ram_dout_store[16].CLK
clk => ram_dout_store[17].CLK
clk => ram_dout_store[18].CLK
clk => ram_dout_store[19].CLK
clk => ram_dout_store[20].CLK
clk => ram_dout_store[21].CLK
clk => ram_dout_store[22].CLK
clk => ram_dout_store[23].CLK
clk => ram_dout_store[24].CLK
clk => ram_dout_store[25].CLK
clk => ram_dout_store[26].CLK
clk => ram_dout_store[27].CLK
clk => ram_dout_store[28].CLK
clk => ram_dout_store[29].CLK
clk => ram_dout_store[30].CLK
clk => ram_dout_store[31].CLK
clk => line_reg[0].CLK
clk => line_reg[1].CLK
clk => line_reg[2].CLK
clk => line_reg[3].CLK
clk => cacheable_reg.CLK
clk => hit_tag_reg.CLK
clk => chk_gf_dly.CLK
clk => oc_tag_in.invalidate.CLK
clk => ram.CLK0
reset => oc_tag:tag.reset
reset => ram_dout_store[0].ACLR
reset => ram_dout_store[1].ACLR
reset => ram_dout_store[2].ACLR
reset => ram_dout_store[3].ACLR
reset => ram_dout_store[4].ACLR
reset => ram_dout_store[5].ACLR
reset => ram_dout_store[6].ACLR
reset => ram_dout_store[7].ACLR
reset => ram_dout_store[8].ACLR
reset => ram_dout_store[9].ACLR
reset => ram_dout_store[10].ACLR
reset => ram_dout_store[11].ACLR
reset => ram_dout_store[12].ACLR
reset => ram_dout_store[13].ACLR
reset => ram_dout_store[14].ACLR
reset => ram_dout_store[15].ACLR
reset => ram_dout_store[16].ACLR
reset => ram_dout_store[17].ACLR
reset => ram_dout_store[18].ACLR
reset => ram_dout_store[19].ACLR
reset => ram_dout_store[20].ACLR
reset => ram_dout_store[21].ACLR
reset => ram_dout_store[22].ACLR
reset => ram_dout_store[23].ACLR
reset => ram_dout_store[24].ACLR
reset => ram_dout_store[25].ACLR
reset => ram_dout_store[26].ACLR
reset => ram_dout_store[27].ACLR
reset => ram_dout_store[28].ACLR
reset => ram_dout_store[29].ACLR
reset => ram_dout_store[30].ACLR
reset => ram_dout_store[31].ACLR
reset => line_reg[0].ACLR
reset => line_reg[1].ACLR
reset => line_reg[2].ACLR
reset => line_reg[3].ACLR
reset => cacheable_reg.ACLR
reset => hit_tag_reg.ACLR
reset => chk_gf_dly.ACLR
reset => oc_tag_in.invalidate.PRESET
reset => ocin_reg.handle[22].ENA
reset => ocin_reg.handle[21].ENA
reset => ocin_reg.handle[20].ENA
reset => ocin_reg.handle[19].ENA
reset => ocin_reg.handle[18].ENA
reset => ocin_reg.handle[17].ENA
reset => ocin_reg.handle[16].ENA
reset => ocin_reg.handle[15].ENA
reset => ocin_reg.handle[14].ENA
reset => ocin_reg.handle[13].ENA
reset => ocin_reg.handle[12].ENA
reset => ocin_reg.handle[11].ENA
reset => ocin_reg.handle[10].ENA
reset => ocin_reg.handle[9].ENA
reset => ocin_reg.handle[8].ENA
reset => ocin_reg.handle[7].ENA
reset => ocin_reg.handle[6].ENA
reset => ocin_reg.handle[5].ENA
reset => ocin_reg.handle[4].ENA
reset => ocin_reg.handle[3].ENA
reset => ocin_reg.handle[2].ENA
reset => ocin_reg.handle[1].ENA
reset => ocin_reg.handle[0].ENA
reset => ocin_reg.index[7].ENA
reset => ocin_reg.index[6].ENA
reset => ocin_reg.index[5].ENA
reset => ocin_reg.index[4].ENA
reset => ocin_reg.index[3].ENA
reset => ocin_reg.index[2].ENA
reset => ocin_reg.index[1].ENA
reset => ocin_reg.index[0].ENA
reset => inc_nxt_reg.ENA
ocin.inval => oc_tag_in.invalidate.DATAIN
ocin.wr_pf => process_0.IN1
ocin.wr_gf => process_0.IN1
ocin.wr_gf => process_0.IN1
ocin.wr_gf => ram_din[31].OUTPUTSELECT
ocin.wr_gf => ram_din[30].OUTPUTSELECT
ocin.wr_gf => ram_din[29].OUTPUTSELECT
ocin.wr_gf => ram_din[28].OUTPUTSELECT
ocin.wr_gf => ram_din[27].OUTPUTSELECT
ocin.wr_gf => ram_din[26].OUTPUTSELECT
ocin.wr_gf => ram_din[25].OUTPUTSELECT
ocin.wr_gf => ram_din[24].OUTPUTSELECT
ocin.wr_gf => ram_din[23].OUTPUTSELECT
ocin.wr_gf => ram_din[22].OUTPUTSELECT
ocin.wr_gf => ram_din[21].OUTPUTSELECT
ocin.wr_gf => ram_din[20].OUTPUTSELECT
ocin.wr_gf => ram_din[19].OUTPUTSELECT
ocin.wr_gf => ram_din[18].OUTPUTSELECT
ocin.wr_gf => ram_din[17].OUTPUTSELECT
ocin.wr_gf => ram_din[16].OUTPUTSELECT
ocin.wr_gf => ram_din[15].OUTPUTSELECT
ocin.wr_gf => ram_din[14].OUTPUTSELECT
ocin.wr_gf => ram_din[13].OUTPUTSELECT
ocin.wr_gf => ram_din[12].OUTPUTSELECT
ocin.wr_gf => ram_din[11].OUTPUTSELECT
ocin.wr_gf => ram_din[10].OUTPUTSELECT
ocin.wr_gf => ram_din[9].OUTPUTSELECT
ocin.wr_gf => ram_din[8].OUTPUTSELECT
ocin.wr_gf => ram_din[7].OUTPUTSELECT
ocin.wr_gf => ram_din[6].OUTPUTSELECT
ocin.wr_gf => ram_din[5].OUTPUTSELECT
ocin.wr_gf => ram_din[4].OUTPUTSELECT
ocin.wr_gf => ram_din[3].OUTPUTSELECT
ocin.wr_gf => ram_din[2].OUTPUTSELECT
ocin.wr_gf => ram_din[1].OUTPUTSELECT
ocin.wr_gf => ram_din[0].OUTPUTSELECT
ocin.chk_pf => process_1.IN0
ocin.chk_pf => line_reg.OUTPUTSELECT
ocin.chk_pf => line_reg.OUTPUTSELECT
ocin.chk_pf => line_reg.OUTPUTSELECT
ocin.chk_pf => line_reg.OUTPUTSELECT
ocin.chk_pf => inc_nxt_reg.OUTPUTSELECT
ocin.chk_gf => process_1.IN1
ocin.chk_gf => line_reg.OUTPUTSELECT
ocin.chk_gf => line_reg.OUTPUTSELECT
ocin.chk_gf => line_reg.OUTPUTSELECT
ocin.chk_gf => line_reg.OUTPUTSELECT
ocin.chk_gf => inc_nxt_reg.OUTPUTSELECT
ocin.chk_gf => chk_gf_dly.DATAIN
ocin.pf_val[0] => ram_din[0].DATAA
ocin.pf_val[1] => ram_din[1].DATAA
ocin.pf_val[2] => ram_din[2].DATAA
ocin.pf_val[3] => ram_din[3].DATAA
ocin.pf_val[4] => ram_din[4].DATAA
ocin.pf_val[5] => ram_din[5].DATAA
ocin.pf_val[6] => ram_din[6].DATAA
ocin.pf_val[7] => ram_din[7].DATAA
ocin.pf_val[8] => ram_din[8].DATAA
ocin.pf_val[9] => ram_din[9].DATAA
ocin.pf_val[10] => ram_din[10].DATAA
ocin.pf_val[11] => ram_din[11].DATAA
ocin.pf_val[12] => ram_din[12].DATAA
ocin.pf_val[13] => ram_din[13].DATAA
ocin.pf_val[14] => ram_din[14].DATAA
ocin.pf_val[15] => ram_din[15].DATAA
ocin.pf_val[16] => ram_din[16].DATAA
ocin.pf_val[17] => ram_din[17].DATAA
ocin.pf_val[18] => ram_din[18].DATAA
ocin.pf_val[19] => ram_din[19].DATAA
ocin.pf_val[20] => ram_din[20].DATAA
ocin.pf_val[21] => ram_din[21].DATAA
ocin.pf_val[22] => ram_din[22].DATAA
ocin.pf_val[23] => ram_din[23].DATAA
ocin.pf_val[24] => ram_din[24].DATAA
ocin.pf_val[25] => ram_din[25].DATAA
ocin.pf_val[26] => ram_din[26].DATAA
ocin.pf_val[27] => ram_din[27].DATAA
ocin.pf_val[28] => ram_din[28].DATAA
ocin.pf_val[29] => ram_din[29].DATAA
ocin.pf_val[30] => ram_din[30].DATAA
ocin.pf_val[31] => ram_din[31].DATAA
ocin.gf_val[0] => ram_din[0].DATAB
ocin.gf_val[1] => ram_din[1].DATAB
ocin.gf_val[2] => ram_din[2].DATAB
ocin.gf_val[3] => ram_din[3].DATAB
ocin.gf_val[4] => ram_din[4].DATAB
ocin.gf_val[5] => ram_din[5].DATAB
ocin.gf_val[6] => ram_din[6].DATAB
ocin.gf_val[7] => ram_din[7].DATAB
ocin.gf_val[8] => ram_din[8].DATAB
ocin.gf_val[9] => ram_din[9].DATAB
ocin.gf_val[10] => ram_din[10].DATAB
ocin.gf_val[11] => ram_din[11].DATAB
ocin.gf_val[12] => ram_din[12].DATAB
ocin.gf_val[13] => ram_din[13].DATAB
ocin.gf_val[14] => ram_din[14].DATAB
ocin.gf_val[15] => ram_din[15].DATAB
ocin.gf_val[16] => ram_din[16].DATAB
ocin.gf_val[17] => ram_din[17].DATAB
ocin.gf_val[18] => ram_din[18].DATAB
ocin.gf_val[19] => ram_din[19].DATAB
ocin.gf_val[20] => ram_din[20].DATAB
ocin.gf_val[21] => ram_din[21].DATAB
ocin.gf_val[22] => ram_din[22].DATAB
ocin.gf_val[23] => ram_din[23].DATAB
ocin.gf_val[24] => ram_din[24].DATAB
ocin.gf_val[25] => ram_din[25].DATAB
ocin.gf_val[26] => ram_din[26].DATAB
ocin.gf_val[27] => ram_din[27].DATAB
ocin.gf_val[28] => ram_din[28].DATAB
ocin.gf_val[29] => ram_din[29].DATAB
ocin.gf_val[30] => ram_din[30].DATAB
ocin.gf_val[31] => ram_din[31].DATAB
ocin.index[0] => ocin_reg.DATAB
ocin.index[0] => oc_tag:tag.tag_in.index[0]
ocin.index[0] => ram.RADDR
ocin.index[1] => ocin_reg.DATAB
ocin.index[1] => oc_tag:tag.tag_in.index[1]
ocin.index[1] => ram.RADDR1
ocin.index[2] => ocin_reg.DATAB
ocin.index[2] => oc_tag:tag.tag_in.index[2]
ocin.index[2] => ram.RADDR2
ocin.index[3] => ocin_reg.DATAB
ocin.index[3] => oc_tag:tag.tag_in.index[3]
ocin.index[3] => Equal0.IN4
ocin.index[4] => ocin_reg.DATAB
ocin.index[4] => oc_tag:tag.tag_in.index[4]
ocin.index[4] => Equal0.IN3
ocin.index[5] => ocin_reg.DATAB
ocin.index[5] => oc_tag:tag.tag_in.index[5]
ocin.index[5] => Equal0.IN2
ocin.index[6] => ocin_reg.DATAB
ocin.index[6] => oc_tag:tag.tag_in.index[6]
ocin.index[6] => Equal0.IN1
ocin.index[7] => ocin_reg.DATAB
ocin.index[7] => oc_tag:tag.tag_in.index[7]
ocin.index[7] => Equal0.IN0
ocin.handle[0] => oc_tag:tag.tag_in.addr[0]
ocin.handle[0] => ocin_reg.DATAB
ocin.handle[1] => oc_tag:tag.tag_in.addr[1]
ocin.handle[1] => ocin_reg.DATAB
ocin.handle[2] => oc_tag:tag.tag_in.addr[2]
ocin.handle[2] => ocin_reg.DATAB
ocin.handle[3] => oc_tag:tag.tag_in.addr[3]
ocin.handle[3] => ocin_reg.DATAB
ocin.handle[4] => oc_tag:tag.tag_in.addr[4]
ocin.handle[4] => ocin_reg.DATAB
ocin.handle[5] => oc_tag:tag.tag_in.addr[5]
ocin.handle[5] => ocin_reg.DATAB
ocin.handle[6] => oc_tag:tag.tag_in.addr[6]
ocin.handle[6] => ocin_reg.DATAB
ocin.handle[7] => oc_tag:tag.tag_in.addr[7]
ocin.handle[7] => ocin_reg.DATAB
ocin.handle[8] => oc_tag:tag.tag_in.addr[8]
ocin.handle[8] => ocin_reg.DATAB
ocin.handle[9] => oc_tag:tag.tag_in.addr[9]
ocin.handle[9] => ocin_reg.DATAB
ocin.handle[10] => oc_tag:tag.tag_in.addr[10]
ocin.handle[10] => ocin_reg.DATAB
ocin.handle[11] => oc_tag:tag.tag_in.addr[11]
ocin.handle[11] => ocin_reg.DATAB
ocin.handle[12] => oc_tag:tag.tag_in.addr[12]
ocin.handle[12] => ocin_reg.DATAB
ocin.handle[13] => oc_tag:tag.tag_in.addr[13]
ocin.handle[13] => ocin_reg.DATAB
ocin.handle[14] => oc_tag:tag.tag_in.addr[14]
ocin.handle[14] => ocin_reg.DATAB
ocin.handle[15] => oc_tag:tag.tag_in.addr[15]
ocin.handle[15] => ocin_reg.DATAB
ocin.handle[16] => oc_tag:tag.tag_in.addr[16]
ocin.handle[16] => ocin_reg.DATAB
ocin.handle[17] => oc_tag:tag.tag_in.addr[17]
ocin.handle[17] => ocin_reg.DATAB
ocin.handle[18] => oc_tag:tag.tag_in.addr[18]
ocin.handle[18] => ocin_reg.DATAB
ocin.handle[19] => oc_tag:tag.tag_in.addr[19]
ocin.handle[19] => ocin_reg.DATAB
ocin.handle[20] => oc_tag:tag.tag_in.addr[20]
ocin.handle[20] => ocin_reg.DATAB
ocin.handle[21] => oc_tag:tag.tag_in.addr[21]
ocin.handle[21] => ocin_reg.DATAB
ocin.handle[22] => oc_tag:tag.tag_in.addr[22]
ocin.handle[22] => ocin_reg.DATAB
ocout.dout[0] <= ram_dout_store[0].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[1] <= ram_dout_store[1].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[2] <= ram_dout_store[2].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[3] <= ram_dout_store[3].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[4] <= ram_dout_store[4].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[5] <= ram_dout_store[5].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[6] <= ram_dout_store[6].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[7] <= ram_dout_store[7].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[8] <= ram_dout_store[8].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[9] <= ram_dout_store[9].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[10] <= ram_dout_store[10].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[11] <= ram_dout_store[11].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[12] <= ram_dout_store[12].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[13] <= ram_dout_store[13].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[14] <= ram_dout_store[14].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[15] <= ram_dout_store[15].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[16] <= ram_dout_store[16].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[17] <= ram_dout_store[17].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[18] <= ram_dout_store[18].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[19] <= ram_dout_store[19].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[20] <= ram_dout_store[20].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[21] <= ram_dout_store[21].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[22] <= ram_dout_store[22].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[23] <= ram_dout_store[23].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[24] <= ram_dout_store[24].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[25] <= ram_dout_store[25].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[26] <= ram_dout_store[26].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[27] <= ram_dout_store[27].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[28] <= ram_dout_store[28].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[29] <= ram_dout_store[29].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[30] <= ram_dout_store[30].DB_MAX_OUTPUT_PORT_TYPE
ocout.dout[31] <= ram_dout_store[31].DB_MAX_OUTPUT_PORT_TYPE
ocout.hit <= <GND>


|jop|jopcpu:cpu|mem_sc:mem|ocache:oc|oc_tag:tag
clk => valid[15][0].CLK
clk => valid[15][1].CLK
clk => valid[15][2].CLK
clk => valid[15][3].CLK
clk => valid[15][4].CLK
clk => valid[15][5].CLK
clk => valid[15][6].CLK
clk => valid[15][7].CLK
clk => valid[14][0].CLK
clk => valid[14][1].CLK
clk => valid[14][2].CLK
clk => valid[14][3].CLK
clk => valid[14][4].CLK
clk => valid[14][5].CLK
clk => valid[14][6].CLK
clk => valid[14][7].CLK
clk => valid[13][0].CLK
clk => valid[13][1].CLK
clk => valid[13][2].CLK
clk => valid[13][3].CLK
clk => valid[13][4].CLK
clk => valid[13][5].CLK
clk => valid[13][6].CLK
clk => valid[13][7].CLK
clk => valid[12][0].CLK
clk => valid[12][1].CLK
clk => valid[12][2].CLK
clk => valid[12][3].CLK
clk => valid[12][4].CLK
clk => valid[12][5].CLK
clk => valid[12][6].CLK
clk => valid[12][7].CLK
clk => valid[11][0].CLK
clk => valid[11][1].CLK
clk => valid[11][2].CLK
clk => valid[11][3].CLK
clk => valid[11][4].CLK
clk => valid[11][5].CLK
clk => valid[11][6].CLK
clk => valid[11][7].CLK
clk => valid[10][0].CLK
clk => valid[10][1].CLK
clk => valid[10][2].CLK
clk => valid[10][3].CLK
clk => valid[10][4].CLK
clk => valid[10][5].CLK
clk => valid[10][6].CLK
clk => valid[10][7].CLK
clk => valid[9][0].CLK
clk => valid[9][1].CLK
clk => valid[9][2].CLK
clk => valid[9][3].CLK
clk => valid[9][4].CLK
clk => valid[9][5].CLK
clk => valid[9][6].CLK
clk => valid[9][7].CLK
clk => valid[8][0].CLK
clk => valid[8][1].CLK
clk => valid[8][2].CLK
clk => valid[8][3].CLK
clk => valid[8][4].CLK
clk => valid[8][5].CLK
clk => valid[8][6].CLK
clk => valid[8][7].CLK
clk => valid[7][0].CLK
clk => valid[7][1].CLK
clk => valid[7][2].CLK
clk => valid[7][3].CLK
clk => valid[7][4].CLK
clk => valid[7][5].CLK
clk => valid[7][6].CLK
clk => valid[7][7].CLK
clk => valid[6][0].CLK
clk => valid[6][1].CLK
clk => valid[6][2].CLK
clk => valid[6][3].CLK
clk => valid[6][4].CLK
clk => valid[6][5].CLK
clk => valid[6][6].CLK
clk => valid[6][7].CLK
clk => valid[5][0].CLK
clk => valid[5][1].CLK
clk => valid[5][2].CLK
clk => valid[5][3].CLK
clk => valid[5][4].CLK
clk => valid[5][5].CLK
clk => valid[5][6].CLK
clk => valid[5][7].CLK
clk => valid[4][0].CLK
clk => valid[4][1].CLK
clk => valid[4][2].CLK
clk => valid[4][3].CLK
clk => valid[4][4].CLK
clk => valid[4][5].CLK
clk => valid[4][6].CLK
clk => valid[4][7].CLK
clk => valid[3][0].CLK
clk => valid[3][1].CLK
clk => valid[3][2].CLK
clk => valid[3][3].CLK
clk => valid[3][4].CLK
clk => valid[3][5].CLK
clk => valid[3][6].CLK
clk => valid[3][7].CLK
clk => valid[2][0].CLK
clk => valid[2][1].CLK
clk => valid[2][2].CLK
clk => valid[2][3].CLK
clk => valid[2][4].CLK
clk => valid[2][5].CLK
clk => valid[2][6].CLK
clk => valid[2][7].CLK
clk => valid[1][0].CLK
clk => valid[1][1].CLK
clk => valid[1][2].CLK
clk => valid[1][3].CLK
clk => valid[1][4].CLK
clk => valid[1][5].CLK
clk => valid[1][6].CLK
clk => valid[1][7].CLK
clk => valid[0][0].CLK
clk => valid[0][1].CLK
clk => valid[0][2].CLK
clk => valid[0][3].CLK
clk => valid[0][4].CLK
clk => valid[0][5].CLK
clk => valid[0][6].CLK
clk => valid[0][7].CLK
clk => tag[15][0].CLK
clk => tag[15][1].CLK
clk => tag[15][2].CLK
clk => tag[15][3].CLK
clk => tag[15][4].CLK
clk => tag[15][5].CLK
clk => tag[15][6].CLK
clk => tag[15][7].CLK
clk => tag[15][8].CLK
clk => tag[15][9].CLK
clk => tag[15][10].CLK
clk => tag[15][11].CLK
clk => tag[15][12].CLK
clk => tag[15][13].CLK
clk => tag[15][14].CLK
clk => tag[15][15].CLK
clk => tag[15][16].CLK
clk => tag[15][17].CLK
clk => tag[15][18].CLK
clk => tag[15][19].CLK
clk => tag[15][20].CLK
clk => tag[15][21].CLK
clk => tag[15][22].CLK
clk => tag[14][0].CLK
clk => tag[14][1].CLK
clk => tag[14][2].CLK
clk => tag[14][3].CLK
clk => tag[14][4].CLK
clk => tag[14][5].CLK
clk => tag[14][6].CLK
clk => tag[14][7].CLK
clk => tag[14][8].CLK
clk => tag[14][9].CLK
clk => tag[14][10].CLK
clk => tag[14][11].CLK
clk => tag[14][12].CLK
clk => tag[14][13].CLK
clk => tag[14][14].CLK
clk => tag[14][15].CLK
clk => tag[14][16].CLK
clk => tag[14][17].CLK
clk => tag[14][18].CLK
clk => tag[14][19].CLK
clk => tag[14][20].CLK
clk => tag[14][21].CLK
clk => tag[14][22].CLK
clk => tag[13][0].CLK
clk => tag[13][1].CLK
clk => tag[13][2].CLK
clk => tag[13][3].CLK
clk => tag[13][4].CLK
clk => tag[13][5].CLK
clk => tag[13][6].CLK
clk => tag[13][7].CLK
clk => tag[13][8].CLK
clk => tag[13][9].CLK
clk => tag[13][10].CLK
clk => tag[13][11].CLK
clk => tag[13][12].CLK
clk => tag[13][13].CLK
clk => tag[13][14].CLK
clk => tag[13][15].CLK
clk => tag[13][16].CLK
clk => tag[13][17].CLK
clk => tag[13][18].CLK
clk => tag[13][19].CLK
clk => tag[13][20].CLK
clk => tag[13][21].CLK
clk => tag[13][22].CLK
clk => tag[12][0].CLK
clk => tag[12][1].CLK
clk => tag[12][2].CLK
clk => tag[12][3].CLK
clk => tag[12][4].CLK
clk => tag[12][5].CLK
clk => tag[12][6].CLK
clk => tag[12][7].CLK
clk => tag[12][8].CLK
clk => tag[12][9].CLK
clk => tag[12][10].CLK
clk => tag[12][11].CLK
clk => tag[12][12].CLK
clk => tag[12][13].CLK
clk => tag[12][14].CLK
clk => tag[12][15].CLK
clk => tag[12][16].CLK
clk => tag[12][17].CLK
clk => tag[12][18].CLK
clk => tag[12][19].CLK
clk => tag[12][20].CLK
clk => tag[12][21].CLK
clk => tag[12][22].CLK
clk => tag[11][0].CLK
clk => tag[11][1].CLK
clk => tag[11][2].CLK
clk => tag[11][3].CLK
clk => tag[11][4].CLK
clk => tag[11][5].CLK
clk => tag[11][6].CLK
clk => tag[11][7].CLK
clk => tag[11][8].CLK
clk => tag[11][9].CLK
clk => tag[11][10].CLK
clk => tag[11][11].CLK
clk => tag[11][12].CLK
clk => tag[11][13].CLK
clk => tag[11][14].CLK
clk => tag[11][15].CLK
clk => tag[11][16].CLK
clk => tag[11][17].CLK
clk => tag[11][18].CLK
clk => tag[11][19].CLK
clk => tag[11][20].CLK
clk => tag[11][21].CLK
clk => tag[11][22].CLK
clk => tag[10][0].CLK
clk => tag[10][1].CLK
clk => tag[10][2].CLK
clk => tag[10][3].CLK
clk => tag[10][4].CLK
clk => tag[10][5].CLK
clk => tag[10][6].CLK
clk => tag[10][7].CLK
clk => tag[10][8].CLK
clk => tag[10][9].CLK
clk => tag[10][10].CLK
clk => tag[10][11].CLK
clk => tag[10][12].CLK
clk => tag[10][13].CLK
clk => tag[10][14].CLK
clk => tag[10][15].CLK
clk => tag[10][16].CLK
clk => tag[10][17].CLK
clk => tag[10][18].CLK
clk => tag[10][19].CLK
clk => tag[10][20].CLK
clk => tag[10][21].CLK
clk => tag[10][22].CLK
clk => tag[9][0].CLK
clk => tag[9][1].CLK
clk => tag[9][2].CLK
clk => tag[9][3].CLK
clk => tag[9][4].CLK
clk => tag[9][5].CLK
clk => tag[9][6].CLK
clk => tag[9][7].CLK
clk => tag[9][8].CLK
clk => tag[9][9].CLK
clk => tag[9][10].CLK
clk => tag[9][11].CLK
clk => tag[9][12].CLK
clk => tag[9][13].CLK
clk => tag[9][14].CLK
clk => tag[9][15].CLK
clk => tag[9][16].CLK
clk => tag[9][17].CLK
clk => tag[9][18].CLK
clk => tag[9][19].CLK
clk => tag[9][20].CLK
clk => tag[9][21].CLK
clk => tag[9][22].CLK
clk => tag[8][0].CLK
clk => tag[8][1].CLK
clk => tag[8][2].CLK
clk => tag[8][3].CLK
clk => tag[8][4].CLK
clk => tag[8][5].CLK
clk => tag[8][6].CLK
clk => tag[8][7].CLK
clk => tag[8][8].CLK
clk => tag[8][9].CLK
clk => tag[8][10].CLK
clk => tag[8][11].CLK
clk => tag[8][12].CLK
clk => tag[8][13].CLK
clk => tag[8][14].CLK
clk => tag[8][15].CLK
clk => tag[8][16].CLK
clk => tag[8][17].CLK
clk => tag[8][18].CLK
clk => tag[8][19].CLK
clk => tag[8][20].CLK
clk => tag[8][21].CLK
clk => tag[8][22].CLK
clk => tag[7][0].CLK
clk => tag[7][1].CLK
clk => tag[7][2].CLK
clk => tag[7][3].CLK
clk => tag[7][4].CLK
clk => tag[7][5].CLK
clk => tag[7][6].CLK
clk => tag[7][7].CLK
clk => tag[7][8].CLK
clk => tag[7][9].CLK
clk => tag[7][10].CLK
clk => tag[7][11].CLK
clk => tag[7][12].CLK
clk => tag[7][13].CLK
clk => tag[7][14].CLK
clk => tag[7][15].CLK
clk => tag[7][16].CLK
clk => tag[7][17].CLK
clk => tag[7][18].CLK
clk => tag[7][19].CLK
clk => tag[7][20].CLK
clk => tag[7][21].CLK
clk => tag[7][22].CLK
clk => tag[6][0].CLK
clk => tag[6][1].CLK
clk => tag[6][2].CLK
clk => tag[6][3].CLK
clk => tag[6][4].CLK
clk => tag[6][5].CLK
clk => tag[6][6].CLK
clk => tag[6][7].CLK
clk => tag[6][8].CLK
clk => tag[6][9].CLK
clk => tag[6][10].CLK
clk => tag[6][11].CLK
clk => tag[6][12].CLK
clk => tag[6][13].CLK
clk => tag[6][14].CLK
clk => tag[6][15].CLK
clk => tag[6][16].CLK
clk => tag[6][17].CLK
clk => tag[6][18].CLK
clk => tag[6][19].CLK
clk => tag[6][20].CLK
clk => tag[6][21].CLK
clk => tag[6][22].CLK
clk => tag[5][0].CLK
clk => tag[5][1].CLK
clk => tag[5][2].CLK
clk => tag[5][3].CLK
clk => tag[5][4].CLK
clk => tag[5][5].CLK
clk => tag[5][6].CLK
clk => tag[5][7].CLK
clk => tag[5][8].CLK
clk => tag[5][9].CLK
clk => tag[5][10].CLK
clk => tag[5][11].CLK
clk => tag[5][12].CLK
clk => tag[5][13].CLK
clk => tag[5][14].CLK
clk => tag[5][15].CLK
clk => tag[5][16].CLK
clk => tag[5][17].CLK
clk => tag[5][18].CLK
clk => tag[5][19].CLK
clk => tag[5][20].CLK
clk => tag[5][21].CLK
clk => tag[5][22].CLK
clk => tag[4][0].CLK
clk => tag[4][1].CLK
clk => tag[4][2].CLK
clk => tag[4][3].CLK
clk => tag[4][4].CLK
clk => tag[4][5].CLK
clk => tag[4][6].CLK
clk => tag[4][7].CLK
clk => tag[4][8].CLK
clk => tag[4][9].CLK
clk => tag[4][10].CLK
clk => tag[4][11].CLK
clk => tag[4][12].CLK
clk => tag[4][13].CLK
clk => tag[4][14].CLK
clk => tag[4][15].CLK
clk => tag[4][16].CLK
clk => tag[4][17].CLK
clk => tag[4][18].CLK
clk => tag[4][19].CLK
clk => tag[4][20].CLK
clk => tag[4][21].CLK
clk => tag[4][22].CLK
clk => tag[3][0].CLK
clk => tag[3][1].CLK
clk => tag[3][2].CLK
clk => tag[3][3].CLK
clk => tag[3][4].CLK
clk => tag[3][5].CLK
clk => tag[3][6].CLK
clk => tag[3][7].CLK
clk => tag[3][8].CLK
clk => tag[3][9].CLK
clk => tag[3][10].CLK
clk => tag[3][11].CLK
clk => tag[3][12].CLK
clk => tag[3][13].CLK
clk => tag[3][14].CLK
clk => tag[3][15].CLK
clk => tag[3][16].CLK
clk => tag[3][17].CLK
clk => tag[3][18].CLK
clk => tag[3][19].CLK
clk => tag[3][20].CLK
clk => tag[3][21].CLK
clk => tag[3][22].CLK
clk => tag[2][0].CLK
clk => tag[2][1].CLK
clk => tag[2][2].CLK
clk => tag[2][3].CLK
clk => tag[2][4].CLK
clk => tag[2][5].CLK
clk => tag[2][6].CLK
clk => tag[2][7].CLK
clk => tag[2][8].CLK
clk => tag[2][9].CLK
clk => tag[2][10].CLK
clk => tag[2][11].CLK
clk => tag[2][12].CLK
clk => tag[2][13].CLK
clk => tag[2][14].CLK
clk => tag[2][15].CLK
clk => tag[2][16].CLK
clk => tag[2][17].CLK
clk => tag[2][18].CLK
clk => tag[2][19].CLK
clk => tag[2][20].CLK
clk => tag[2][21].CLK
clk => tag[2][22].CLK
clk => tag[1][0].CLK
clk => tag[1][1].CLK
clk => tag[1][2].CLK
clk => tag[1][3].CLK
clk => tag[1][4].CLK
clk => tag[1][5].CLK
clk => tag[1][6].CLK
clk => tag[1][7].CLK
clk => tag[1][8].CLK
clk => tag[1][9].CLK
clk => tag[1][10].CLK
clk => tag[1][11].CLK
clk => tag[1][12].CLK
clk => tag[1][13].CLK
clk => tag[1][14].CLK
clk => tag[1][15].CLK
clk => tag[1][16].CLK
clk => tag[1][17].CLK
clk => tag[1][18].CLK
clk => tag[1][19].CLK
clk => tag[1][20].CLK
clk => tag[1][21].CLK
clk => tag[1][22].CLK
clk => tag[0][0].CLK
clk => tag[0][1].CLK
clk => tag[0][2].CLK
clk => tag[0][3].CLK
clk => tag[0][4].CLK
clk => tag[0][5].CLK
clk => tag[0][6].CLK
clk => tag[0][7].CLK
clk => tag[0][8].CLK
clk => tag[0][9].CLK
clk => tag[0][10].CLK
clk => tag[0][11].CLK
clk => tag[0][12].CLK
clk => tag[0][13].CLK
clk => tag[0][14].CLK
clk => tag[0][15].CLK
clk => tag[0][16].CLK
clk => tag[0][17].CLK
clk => tag[0][18].CLK
clk => tag[0][19].CLK
clk => tag[0][20].CLK
clk => tag[0][21].CLK
clk => tag[0][22].CLK
clk => nxt[0].CLK
clk => nxt[1].CLK
clk => nxt[2].CLK
clk => nxt[3].CLK
reset => valid[15][0].ACLR
reset => valid[15][1].ACLR
reset => valid[15][2].ACLR
reset => valid[15][3].ACLR
reset => valid[15][4].ACLR
reset => valid[15][5].ACLR
reset => valid[15][6].ACLR
reset => valid[15][7].ACLR
reset => valid[14][0].ACLR
reset => valid[14][1].ACLR
reset => valid[14][2].ACLR
reset => valid[14][3].ACLR
reset => valid[14][4].ACLR
reset => valid[14][5].ACLR
reset => valid[14][6].ACLR
reset => valid[14][7].ACLR
reset => valid[13][0].ACLR
reset => valid[13][1].ACLR
reset => valid[13][2].ACLR
reset => valid[13][3].ACLR
reset => valid[13][4].ACLR
reset => valid[13][5].ACLR
reset => valid[13][6].ACLR
reset => valid[13][7].ACLR
reset => valid[12][0].ACLR
reset => valid[12][1].ACLR
reset => valid[12][2].ACLR
reset => valid[12][3].ACLR
reset => valid[12][4].ACLR
reset => valid[12][5].ACLR
reset => valid[12][6].ACLR
reset => valid[12][7].ACLR
reset => valid[11][0].ACLR
reset => valid[11][1].ACLR
reset => valid[11][2].ACLR
reset => valid[11][3].ACLR
reset => valid[11][4].ACLR
reset => valid[11][5].ACLR
reset => valid[11][6].ACLR
reset => valid[11][7].ACLR
reset => valid[10][0].ACLR
reset => valid[10][1].ACLR
reset => valid[10][2].ACLR
reset => valid[10][3].ACLR
reset => valid[10][4].ACLR
reset => valid[10][5].ACLR
reset => valid[10][6].ACLR
reset => valid[10][7].ACLR
reset => valid[9][0].ACLR
reset => valid[9][1].ACLR
reset => valid[9][2].ACLR
reset => valid[9][3].ACLR
reset => valid[9][4].ACLR
reset => valid[9][5].ACLR
reset => valid[9][6].ACLR
reset => valid[9][7].ACLR
reset => valid[8][0].ACLR
reset => valid[8][1].ACLR
reset => valid[8][2].ACLR
reset => valid[8][3].ACLR
reset => valid[8][4].ACLR
reset => valid[8][5].ACLR
reset => valid[8][6].ACLR
reset => valid[8][7].ACLR
reset => valid[7][0].ACLR
reset => valid[7][1].ACLR
reset => valid[7][2].ACLR
reset => valid[7][3].ACLR
reset => valid[7][4].ACLR
reset => valid[7][5].ACLR
reset => valid[7][6].ACLR
reset => valid[7][7].ACLR
reset => valid[6][0].ACLR
reset => valid[6][1].ACLR
reset => valid[6][2].ACLR
reset => valid[6][3].ACLR
reset => valid[6][4].ACLR
reset => valid[6][5].ACLR
reset => valid[6][6].ACLR
reset => valid[6][7].ACLR
reset => valid[5][0].ACLR
reset => valid[5][1].ACLR
reset => valid[5][2].ACLR
reset => valid[5][3].ACLR
reset => valid[5][4].ACLR
reset => valid[5][5].ACLR
reset => valid[5][6].ACLR
reset => valid[5][7].ACLR
reset => valid[4][0].ACLR
reset => valid[4][1].ACLR
reset => valid[4][2].ACLR
reset => valid[4][3].ACLR
reset => valid[4][4].ACLR
reset => valid[4][5].ACLR
reset => valid[4][6].ACLR
reset => valid[4][7].ACLR
reset => valid[3][0].ACLR
reset => valid[3][1].ACLR
reset => valid[3][2].ACLR
reset => valid[3][3].ACLR
reset => valid[3][4].ACLR
reset => valid[3][5].ACLR
reset => valid[3][6].ACLR
reset => valid[3][7].ACLR
reset => valid[2][0].ACLR
reset => valid[2][1].ACLR
reset => valid[2][2].ACLR
reset => valid[2][3].ACLR
reset => valid[2][4].ACLR
reset => valid[2][5].ACLR
reset => valid[2][6].ACLR
reset => valid[2][7].ACLR
reset => valid[1][0].ACLR
reset => valid[1][1].ACLR
reset => valid[1][2].ACLR
reset => valid[1][3].ACLR
reset => valid[1][4].ACLR
reset => valid[1][5].ACLR
reset => valid[1][6].ACLR
reset => valid[1][7].ACLR
reset => valid[0][0].ACLR
reset => valid[0][1].ACLR
reset => valid[0][2].ACLR
reset => valid[0][3].ACLR
reset => valid[0][4].ACLR
reset => valid[0][5].ACLR
reset => valid[0][6].ACLR
reset => valid[0][7].ACLR
reset => tag[15][0].ACLR
reset => tag[15][1].ACLR
reset => tag[15][2].ACLR
reset => tag[15][3].ACLR
reset => tag[15][4].ACLR
reset => tag[15][5].ACLR
reset => tag[15][6].ACLR
reset => tag[15][7].ACLR
reset => tag[15][8].ACLR
reset => tag[15][9].ACLR
reset => tag[15][10].ACLR
reset => tag[15][11].ACLR
reset => tag[15][12].ACLR
reset => tag[15][13].ACLR
reset => tag[15][14].ACLR
reset => tag[15][15].ACLR
reset => tag[15][16].ACLR
reset => tag[15][17].ACLR
reset => tag[15][18].ACLR
reset => tag[15][19].ACLR
reset => tag[15][20].ACLR
reset => tag[15][21].ACLR
reset => tag[15][22].ACLR
reset => tag[14][0].ACLR
reset => tag[14][1].ACLR
reset => tag[14][2].ACLR
reset => tag[14][3].ACLR
reset => tag[14][4].ACLR
reset => tag[14][5].ACLR
reset => tag[14][6].ACLR
reset => tag[14][7].ACLR
reset => tag[14][8].ACLR
reset => tag[14][9].ACLR
reset => tag[14][10].ACLR
reset => tag[14][11].ACLR
reset => tag[14][12].ACLR
reset => tag[14][13].ACLR
reset => tag[14][14].ACLR
reset => tag[14][15].ACLR
reset => tag[14][16].ACLR
reset => tag[14][17].ACLR
reset => tag[14][18].ACLR
reset => tag[14][19].ACLR
reset => tag[14][20].ACLR
reset => tag[14][21].ACLR
reset => tag[14][22].ACLR
reset => tag[13][0].ACLR
reset => tag[13][1].ACLR
reset => tag[13][2].ACLR
reset => tag[13][3].ACLR
reset => tag[13][4].ACLR
reset => tag[13][5].ACLR
reset => tag[13][6].ACLR
reset => tag[13][7].ACLR
reset => tag[13][8].ACLR
reset => tag[13][9].ACLR
reset => tag[13][10].ACLR
reset => tag[13][11].ACLR
reset => tag[13][12].ACLR
reset => tag[13][13].ACLR
reset => tag[13][14].ACLR
reset => tag[13][15].ACLR
reset => tag[13][16].ACLR
reset => tag[13][17].ACLR
reset => tag[13][18].ACLR
reset => tag[13][19].ACLR
reset => tag[13][20].ACLR
reset => tag[13][21].ACLR
reset => tag[13][22].ACLR
reset => tag[12][0].ACLR
reset => tag[12][1].ACLR
reset => tag[12][2].ACLR
reset => tag[12][3].ACLR
reset => tag[12][4].ACLR
reset => tag[12][5].ACLR
reset => tag[12][6].ACLR
reset => tag[12][7].ACLR
reset => tag[12][8].ACLR
reset => tag[12][9].ACLR
reset => tag[12][10].ACLR
reset => tag[12][11].ACLR
reset => tag[12][12].ACLR
reset => tag[12][13].ACLR
reset => tag[12][14].ACLR
reset => tag[12][15].ACLR
reset => tag[12][16].ACLR
reset => tag[12][17].ACLR
reset => tag[12][18].ACLR
reset => tag[12][19].ACLR
reset => tag[12][20].ACLR
reset => tag[12][21].ACLR
reset => tag[12][22].ACLR
reset => tag[11][0].ACLR
reset => tag[11][1].ACLR
reset => tag[11][2].ACLR
reset => tag[11][3].ACLR
reset => tag[11][4].ACLR
reset => tag[11][5].ACLR
reset => tag[11][6].ACLR
reset => tag[11][7].ACLR
reset => tag[11][8].ACLR
reset => tag[11][9].ACLR
reset => tag[11][10].ACLR
reset => tag[11][11].ACLR
reset => tag[11][12].ACLR
reset => tag[11][13].ACLR
reset => tag[11][14].ACLR
reset => tag[11][15].ACLR
reset => tag[11][16].ACLR
reset => tag[11][17].ACLR
reset => tag[11][18].ACLR
reset => tag[11][19].ACLR
reset => tag[11][20].ACLR
reset => tag[11][21].ACLR
reset => tag[11][22].ACLR
reset => tag[10][0].ACLR
reset => tag[10][1].ACLR
reset => tag[10][2].ACLR
reset => tag[10][3].ACLR
reset => tag[10][4].ACLR
reset => tag[10][5].ACLR
reset => tag[10][6].ACLR
reset => tag[10][7].ACLR
reset => tag[10][8].ACLR
reset => tag[10][9].ACLR
reset => tag[10][10].ACLR
reset => tag[10][11].ACLR
reset => tag[10][12].ACLR
reset => tag[10][13].ACLR
reset => tag[10][14].ACLR
reset => tag[10][15].ACLR
reset => tag[10][16].ACLR
reset => tag[10][17].ACLR
reset => tag[10][18].ACLR
reset => tag[10][19].ACLR
reset => tag[10][20].ACLR
reset => tag[10][21].ACLR
reset => tag[10][22].ACLR
reset => tag[9][0].ACLR
reset => tag[9][1].ACLR
reset => tag[9][2].ACLR
reset => tag[9][3].ACLR
reset => tag[9][4].ACLR
reset => tag[9][5].ACLR
reset => tag[9][6].ACLR
reset => tag[9][7].ACLR
reset => tag[9][8].ACLR
reset => tag[9][9].ACLR
reset => tag[9][10].ACLR
reset => tag[9][11].ACLR
reset => tag[9][12].ACLR
reset => tag[9][13].ACLR
reset => tag[9][14].ACLR
reset => tag[9][15].ACLR
reset => tag[9][16].ACLR
reset => tag[9][17].ACLR
reset => tag[9][18].ACLR
reset => tag[9][19].ACLR
reset => tag[9][20].ACLR
reset => tag[9][21].ACLR
reset => tag[9][22].ACLR
reset => tag[8][0].ACLR
reset => tag[8][1].ACLR
reset => tag[8][2].ACLR
reset => tag[8][3].ACLR
reset => tag[8][4].ACLR
reset => tag[8][5].ACLR
reset => tag[8][6].ACLR
reset => tag[8][7].ACLR
reset => tag[8][8].ACLR
reset => tag[8][9].ACLR
reset => tag[8][10].ACLR
reset => tag[8][11].ACLR
reset => tag[8][12].ACLR
reset => tag[8][13].ACLR
reset => tag[8][14].ACLR
reset => tag[8][15].ACLR
reset => tag[8][16].ACLR
reset => tag[8][17].ACLR
reset => tag[8][18].ACLR
reset => tag[8][19].ACLR
reset => tag[8][20].ACLR
reset => tag[8][21].ACLR
reset => tag[8][22].ACLR
reset => tag[7][0].ACLR
reset => tag[7][1].ACLR
reset => tag[7][2].ACLR
reset => tag[7][3].ACLR
reset => tag[7][4].ACLR
reset => tag[7][5].ACLR
reset => tag[7][6].ACLR
reset => tag[7][7].ACLR
reset => tag[7][8].ACLR
reset => tag[7][9].ACLR
reset => tag[7][10].ACLR
reset => tag[7][11].ACLR
reset => tag[7][12].ACLR
reset => tag[7][13].ACLR
reset => tag[7][14].ACLR
reset => tag[7][15].ACLR
reset => tag[7][16].ACLR
reset => tag[7][17].ACLR
reset => tag[7][18].ACLR
reset => tag[7][19].ACLR
reset => tag[7][20].ACLR
reset => tag[7][21].ACLR
reset => tag[7][22].ACLR
reset => tag[6][0].ACLR
reset => tag[6][1].ACLR
reset => tag[6][2].ACLR
reset => tag[6][3].ACLR
reset => tag[6][4].ACLR
reset => tag[6][5].ACLR
reset => tag[6][6].ACLR
reset => tag[6][7].ACLR
reset => tag[6][8].ACLR
reset => tag[6][9].ACLR
reset => tag[6][10].ACLR
reset => tag[6][11].ACLR
reset => tag[6][12].ACLR
reset => tag[6][13].ACLR
reset => tag[6][14].ACLR
reset => tag[6][15].ACLR
reset => tag[6][16].ACLR
reset => tag[6][17].ACLR
reset => tag[6][18].ACLR
reset => tag[6][19].ACLR
reset => tag[6][20].ACLR
reset => tag[6][21].ACLR
reset => tag[6][22].ACLR
reset => tag[5][0].ACLR
reset => tag[5][1].ACLR
reset => tag[5][2].ACLR
reset => tag[5][3].ACLR
reset => tag[5][4].ACLR
reset => tag[5][5].ACLR
reset => tag[5][6].ACLR
reset => tag[5][7].ACLR
reset => tag[5][8].ACLR
reset => tag[5][9].ACLR
reset => tag[5][10].ACLR
reset => tag[5][11].ACLR
reset => tag[5][12].ACLR
reset => tag[5][13].ACLR
reset => tag[5][14].ACLR
reset => tag[5][15].ACLR
reset => tag[5][16].ACLR
reset => tag[5][17].ACLR
reset => tag[5][18].ACLR
reset => tag[5][19].ACLR
reset => tag[5][20].ACLR
reset => tag[5][21].ACLR
reset => tag[5][22].ACLR
reset => tag[4][0].ACLR
reset => tag[4][1].ACLR
reset => tag[4][2].ACLR
reset => tag[4][3].ACLR
reset => tag[4][4].ACLR
reset => tag[4][5].ACLR
reset => tag[4][6].ACLR
reset => tag[4][7].ACLR
reset => tag[4][8].ACLR
reset => tag[4][9].ACLR
reset => tag[4][10].ACLR
reset => tag[4][11].ACLR
reset => tag[4][12].ACLR
reset => tag[4][13].ACLR
reset => tag[4][14].ACLR
reset => tag[4][15].ACLR
reset => tag[4][16].ACLR
reset => tag[4][17].ACLR
reset => tag[4][18].ACLR
reset => tag[4][19].ACLR
reset => tag[4][20].ACLR
reset => tag[4][21].ACLR
reset => tag[4][22].ACLR
reset => tag[3][0].ACLR
reset => tag[3][1].ACLR
reset => tag[3][2].ACLR
reset => tag[3][3].ACLR
reset => tag[3][4].ACLR
reset => tag[3][5].ACLR
reset => tag[3][6].ACLR
reset => tag[3][7].ACLR
reset => tag[3][8].ACLR
reset => tag[3][9].ACLR
reset => tag[3][10].ACLR
reset => tag[3][11].ACLR
reset => tag[3][12].ACLR
reset => tag[3][13].ACLR
reset => tag[3][14].ACLR
reset => tag[3][15].ACLR
reset => tag[3][16].ACLR
reset => tag[3][17].ACLR
reset => tag[3][18].ACLR
reset => tag[3][19].ACLR
reset => tag[3][20].ACLR
reset => tag[3][21].ACLR
reset => tag[3][22].ACLR
reset => tag[2][0].ACLR
reset => tag[2][1].ACLR
reset => tag[2][2].ACLR
reset => tag[2][3].ACLR
reset => tag[2][4].ACLR
reset => tag[2][5].ACLR
reset => tag[2][6].ACLR
reset => tag[2][7].ACLR
reset => tag[2][8].ACLR
reset => tag[2][9].ACLR
reset => tag[2][10].ACLR
reset => tag[2][11].ACLR
reset => tag[2][12].ACLR
reset => tag[2][13].ACLR
reset => tag[2][14].ACLR
reset => tag[2][15].ACLR
reset => tag[2][16].ACLR
reset => tag[2][17].ACLR
reset => tag[2][18].ACLR
reset => tag[2][19].ACLR
reset => tag[2][20].ACLR
reset => tag[2][21].ACLR
reset => tag[2][22].ACLR
reset => tag[1][0].ACLR
reset => tag[1][1].ACLR
reset => tag[1][2].ACLR
reset => tag[1][3].ACLR
reset => tag[1][4].ACLR
reset => tag[1][5].ACLR
reset => tag[1][6].ACLR
reset => tag[1][7].ACLR
reset => tag[1][8].ACLR
reset => tag[1][9].ACLR
reset => tag[1][10].ACLR
reset => tag[1][11].ACLR
reset => tag[1][12].ACLR
reset => tag[1][13].ACLR
reset => tag[1][14].ACLR
reset => tag[1][15].ACLR
reset => tag[1][16].ACLR
reset => tag[1][17].ACLR
reset => tag[1][18].ACLR
reset => tag[1][19].ACLR
reset => tag[1][20].ACLR
reset => tag[1][21].ACLR
reset => tag[1][22].ACLR
reset => tag[0][0].ACLR
reset => tag[0][1].ACLR
reset => tag[0][2].ACLR
reset => tag[0][3].ACLR
reset => tag[0][4].ACLR
reset => tag[0][5].ACLR
reset => tag[0][6].ACLR
reset => tag[0][7].ACLR
reset => tag[0][8].ACLR
reset => tag[0][9].ACLR
reset => tag[0][10].ACLR
reset => tag[0][11].ACLR
reset => tag[0][12].ACLR
reset => tag[0][13].ACLR
reset => tag[0][14].ACLR
reset => tag[0][15].ACLR
reset => tag[0][16].ACLR
reset => tag[0][17].ACLR
reset => tag[0][18].ACLR
reset => tag[0][19].ACLR
reset => tag[0][20].ACLR
reset => tag[0][21].ACLR
reset => tag[0][22].ACLR
reset => nxt[0].ACLR
reset => nxt[1].ACLR
reset => nxt[2].ACLR
reset => nxt[3].ACLR
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => v.OUTPUTSELECT
tag_in.inc_nxt => nxt.OUTPUTSELECT
tag_in.inc_nxt => nxt.OUTPUTSELECT
tag_in.inc_nxt => nxt.OUTPUTSELECT
tag_in.inc_nxt => nxt.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => valid.OUTPUTSELECT
tag_in.wr => tag[0][22].ENA
tag_in.wr => tag[0][21].ENA
tag_in.wr => tag[0][20].ENA
tag_in.wr => tag[0][19].ENA
tag_in.wr => tag[0][18].ENA
tag_in.wr => tag[0][17].ENA
tag_in.wr => tag[0][16].ENA
tag_in.wr => tag[0][15].ENA
tag_in.wr => tag[0][14].ENA
tag_in.wr => tag[0][13].ENA
tag_in.wr => tag[0][12].ENA
tag_in.wr => tag[0][11].ENA
tag_in.wr => tag[0][10].ENA
tag_in.wr => tag[0][9].ENA
tag_in.wr => tag[0][8].ENA
tag_in.wr => tag[0][7].ENA
tag_in.wr => tag[0][6].ENA
tag_in.wr => tag[0][5].ENA
tag_in.wr => tag[0][4].ENA
tag_in.wr => tag[0][3].ENA
tag_in.wr => tag[0][2].ENA
tag_in.wr => tag[0][1].ENA
tag_in.wr => tag[0][0].ENA
tag_in.wr => tag[1][22].ENA
tag_in.wr => tag[1][21].ENA
tag_in.wr => tag[1][20].ENA
tag_in.wr => tag[1][19].ENA
tag_in.wr => tag[1][18].ENA
tag_in.wr => tag[1][17].ENA
tag_in.wr => tag[1][16].ENA
tag_in.wr => tag[1][15].ENA
tag_in.wr => tag[1][14].ENA
tag_in.wr => tag[1][13].ENA
tag_in.wr => tag[1][12].ENA
tag_in.wr => tag[1][11].ENA
tag_in.wr => tag[1][10].ENA
tag_in.wr => tag[1][9].ENA
tag_in.wr => tag[1][8].ENA
tag_in.wr => tag[1][7].ENA
tag_in.wr => tag[1][6].ENA
tag_in.wr => tag[1][5].ENA
tag_in.wr => tag[1][4].ENA
tag_in.wr => tag[1][3].ENA
tag_in.wr => tag[1][2].ENA
tag_in.wr => tag[1][1].ENA
tag_in.wr => tag[1][0].ENA
tag_in.wr => tag[2][22].ENA
tag_in.wr => tag[2][21].ENA
tag_in.wr => tag[2][20].ENA
tag_in.wr => tag[2][19].ENA
tag_in.wr => tag[2][18].ENA
tag_in.wr => tag[2][17].ENA
tag_in.wr => tag[2][16].ENA
tag_in.wr => tag[2][15].ENA
tag_in.wr => tag[2][14].ENA
tag_in.wr => tag[2][13].ENA
tag_in.wr => tag[2][12].ENA
tag_in.wr => tag[2][11].ENA
tag_in.wr => tag[2][10].ENA
tag_in.wr => tag[2][9].ENA
tag_in.wr => tag[2][8].ENA
tag_in.wr => tag[2][7].ENA
tag_in.wr => tag[2][6].ENA
tag_in.wr => tag[2][5].ENA
tag_in.wr => tag[2][4].ENA
tag_in.wr => tag[2][3].ENA
tag_in.wr => tag[2][2].ENA
tag_in.wr => tag[2][1].ENA
tag_in.wr => tag[2][0].ENA
tag_in.wr => tag[3][22].ENA
tag_in.wr => tag[3][21].ENA
tag_in.wr => tag[3][20].ENA
tag_in.wr => tag[3][19].ENA
tag_in.wr => tag[3][18].ENA
tag_in.wr => tag[3][17].ENA
tag_in.wr => tag[3][16].ENA
tag_in.wr => tag[3][15].ENA
tag_in.wr => tag[3][14].ENA
tag_in.wr => tag[3][13].ENA
tag_in.wr => tag[3][12].ENA
tag_in.wr => tag[3][11].ENA
tag_in.wr => tag[3][10].ENA
tag_in.wr => tag[3][9].ENA
tag_in.wr => tag[3][8].ENA
tag_in.wr => tag[3][7].ENA
tag_in.wr => tag[3][6].ENA
tag_in.wr => tag[3][5].ENA
tag_in.wr => tag[3][4].ENA
tag_in.wr => tag[3][3].ENA
tag_in.wr => tag[3][2].ENA
tag_in.wr => tag[3][1].ENA
tag_in.wr => tag[3][0].ENA
tag_in.wr => tag[4][22].ENA
tag_in.wr => tag[4][21].ENA
tag_in.wr => tag[4][20].ENA
tag_in.wr => tag[4][19].ENA
tag_in.wr => tag[4][18].ENA
tag_in.wr => tag[4][17].ENA
tag_in.wr => tag[4][16].ENA
tag_in.wr => tag[4][15].ENA
tag_in.wr => tag[4][14].ENA
tag_in.wr => tag[4][13].ENA
tag_in.wr => tag[4][12].ENA
tag_in.wr => tag[4][11].ENA
tag_in.wr => tag[4][10].ENA
tag_in.wr => tag[4][9].ENA
tag_in.wr => tag[4][8].ENA
tag_in.wr => tag[4][7].ENA
tag_in.wr => tag[4][6].ENA
tag_in.wr => tag[4][5].ENA
tag_in.wr => tag[4][4].ENA
tag_in.wr => tag[4][3].ENA
tag_in.wr => tag[4][2].ENA
tag_in.wr => tag[4][1].ENA
tag_in.wr => tag[4][0].ENA
tag_in.wr => tag[5][22].ENA
tag_in.wr => tag[5][21].ENA
tag_in.wr => tag[5][20].ENA
tag_in.wr => tag[5][19].ENA
tag_in.wr => tag[5][18].ENA
tag_in.wr => tag[5][17].ENA
tag_in.wr => tag[5][16].ENA
tag_in.wr => tag[5][15].ENA
tag_in.wr => tag[5][14].ENA
tag_in.wr => tag[5][13].ENA
tag_in.wr => tag[5][12].ENA
tag_in.wr => tag[5][11].ENA
tag_in.wr => tag[5][10].ENA
tag_in.wr => tag[5][9].ENA
tag_in.wr => tag[5][8].ENA
tag_in.wr => tag[5][7].ENA
tag_in.wr => tag[5][6].ENA
tag_in.wr => tag[5][5].ENA
tag_in.wr => tag[5][4].ENA
tag_in.wr => tag[5][3].ENA
tag_in.wr => tag[5][2].ENA
tag_in.wr => tag[5][1].ENA
tag_in.wr => tag[5][0].ENA
tag_in.wr => tag[6][22].ENA
tag_in.wr => tag[6][21].ENA
tag_in.wr => tag[6][20].ENA
tag_in.wr => tag[6][19].ENA
tag_in.wr => tag[6][18].ENA
tag_in.wr => tag[6][17].ENA
tag_in.wr => tag[6][16].ENA
tag_in.wr => tag[6][15].ENA
tag_in.wr => tag[6][14].ENA
tag_in.wr => tag[6][13].ENA
tag_in.wr => tag[6][12].ENA
tag_in.wr => tag[6][11].ENA
tag_in.wr => tag[6][10].ENA
tag_in.wr => tag[6][9].ENA
tag_in.wr => tag[6][8].ENA
tag_in.wr => tag[6][7].ENA
tag_in.wr => tag[6][6].ENA
tag_in.wr => tag[6][5].ENA
tag_in.wr => tag[6][4].ENA
tag_in.wr => tag[6][3].ENA
tag_in.wr => tag[6][2].ENA
tag_in.wr => tag[6][1].ENA
tag_in.wr => tag[6][0].ENA
tag_in.wr => tag[7][22].ENA
tag_in.wr => tag[7][21].ENA
tag_in.wr => tag[7][20].ENA
tag_in.wr => tag[7][19].ENA
tag_in.wr => tag[7][18].ENA
tag_in.wr => tag[7][17].ENA
tag_in.wr => tag[7][16].ENA
tag_in.wr => tag[7][15].ENA
tag_in.wr => tag[7][14].ENA
tag_in.wr => tag[7][13].ENA
tag_in.wr => tag[7][12].ENA
tag_in.wr => tag[7][11].ENA
tag_in.wr => tag[7][10].ENA
tag_in.wr => tag[7][9].ENA
tag_in.wr => tag[7][8].ENA
tag_in.wr => tag[7][7].ENA
tag_in.wr => tag[7][6].ENA
tag_in.wr => tag[7][5].ENA
tag_in.wr => tag[7][4].ENA
tag_in.wr => tag[7][3].ENA
tag_in.wr => tag[7][2].ENA
tag_in.wr => tag[7][1].ENA
tag_in.wr => tag[7][0].ENA
tag_in.wr => tag[8][22].ENA
tag_in.wr => tag[8][21].ENA
tag_in.wr => tag[8][20].ENA
tag_in.wr => tag[8][19].ENA
tag_in.wr => tag[8][18].ENA
tag_in.wr => tag[8][17].ENA
tag_in.wr => tag[8][16].ENA
tag_in.wr => tag[8][15].ENA
tag_in.wr => tag[8][14].ENA
tag_in.wr => tag[8][13].ENA
tag_in.wr => tag[8][12].ENA
tag_in.wr => tag[8][11].ENA
tag_in.wr => tag[8][10].ENA
tag_in.wr => tag[8][9].ENA
tag_in.wr => tag[8][8].ENA
tag_in.wr => tag[8][7].ENA
tag_in.wr => tag[8][6].ENA
tag_in.wr => tag[8][5].ENA
tag_in.wr => tag[8][4].ENA
tag_in.wr => tag[8][3].ENA
tag_in.wr => tag[8][2].ENA
tag_in.wr => tag[8][1].ENA
tag_in.wr => tag[8][0].ENA
tag_in.wr => tag[9][22].ENA
tag_in.wr => tag[9][21].ENA
tag_in.wr => tag[9][20].ENA
tag_in.wr => tag[9][19].ENA
tag_in.wr => tag[9][18].ENA
tag_in.wr => tag[9][17].ENA
tag_in.wr => tag[9][16].ENA
tag_in.wr => tag[9][15].ENA
tag_in.wr => tag[9][14].ENA
tag_in.wr => tag[9][13].ENA
tag_in.wr => tag[9][12].ENA
tag_in.wr => tag[9][11].ENA
tag_in.wr => tag[9][10].ENA
tag_in.wr => tag[9][9].ENA
tag_in.wr => tag[9][8].ENA
tag_in.wr => tag[9][7].ENA
tag_in.wr => tag[9][6].ENA
tag_in.wr => tag[9][5].ENA
tag_in.wr => tag[9][4].ENA
tag_in.wr => tag[9][3].ENA
tag_in.wr => tag[9][2].ENA
tag_in.wr => tag[9][1].ENA
tag_in.wr => tag[9][0].ENA
tag_in.wr => tag[10][22].ENA
tag_in.wr => tag[10][21].ENA
tag_in.wr => tag[10][20].ENA
tag_in.wr => tag[10][19].ENA
tag_in.wr => tag[10][18].ENA
tag_in.wr => tag[10][17].ENA
tag_in.wr => tag[10][16].ENA
tag_in.wr => tag[10][15].ENA
tag_in.wr => tag[10][14].ENA
tag_in.wr => tag[10][13].ENA
tag_in.wr => tag[10][12].ENA
tag_in.wr => tag[10][11].ENA
tag_in.wr => tag[10][10].ENA
tag_in.wr => tag[10][9].ENA
tag_in.wr => tag[10][8].ENA
tag_in.wr => tag[10][7].ENA
tag_in.wr => tag[10][6].ENA
tag_in.wr => tag[10][5].ENA
tag_in.wr => tag[10][4].ENA
tag_in.wr => tag[10][3].ENA
tag_in.wr => tag[10][2].ENA
tag_in.wr => tag[10][1].ENA
tag_in.wr => tag[10][0].ENA
tag_in.wr => tag[11][22].ENA
tag_in.wr => tag[11][21].ENA
tag_in.wr => tag[11][20].ENA
tag_in.wr => tag[11][19].ENA
tag_in.wr => tag[11][18].ENA
tag_in.wr => tag[11][17].ENA
tag_in.wr => tag[11][16].ENA
tag_in.wr => tag[11][15].ENA
tag_in.wr => tag[11][14].ENA
tag_in.wr => tag[11][13].ENA
tag_in.wr => tag[11][12].ENA
tag_in.wr => tag[11][11].ENA
tag_in.wr => tag[11][10].ENA
tag_in.wr => tag[11][9].ENA
tag_in.wr => tag[11][8].ENA
tag_in.wr => tag[11][7].ENA
tag_in.wr => tag[11][6].ENA
tag_in.wr => tag[11][5].ENA
tag_in.wr => tag[11][4].ENA
tag_in.wr => tag[11][3].ENA
tag_in.wr => tag[11][2].ENA
tag_in.wr => tag[11][1].ENA
tag_in.wr => tag[11][0].ENA
tag_in.wr => tag[12][22].ENA
tag_in.wr => tag[12][21].ENA
tag_in.wr => tag[12][20].ENA
tag_in.wr => tag[12][19].ENA
tag_in.wr => tag[12][18].ENA
tag_in.wr => tag[12][17].ENA
tag_in.wr => tag[12][16].ENA
tag_in.wr => tag[12][15].ENA
tag_in.wr => tag[12][14].ENA
tag_in.wr => tag[12][13].ENA
tag_in.wr => tag[12][12].ENA
tag_in.wr => tag[12][11].ENA
tag_in.wr => tag[12][10].ENA
tag_in.wr => tag[12][9].ENA
tag_in.wr => tag[12][8].ENA
tag_in.wr => tag[12][7].ENA
tag_in.wr => tag[12][6].ENA
tag_in.wr => tag[12][5].ENA
tag_in.wr => tag[12][4].ENA
tag_in.wr => tag[12][3].ENA
tag_in.wr => tag[12][2].ENA
tag_in.wr => tag[12][1].ENA
tag_in.wr => tag[12][0].ENA
tag_in.wr => tag[13][22].ENA
tag_in.wr => tag[13][21].ENA
tag_in.wr => tag[13][20].ENA
tag_in.wr => tag[13][19].ENA
tag_in.wr => tag[13][18].ENA
tag_in.wr => tag[13][17].ENA
tag_in.wr => tag[13][16].ENA
tag_in.wr => tag[13][15].ENA
tag_in.wr => tag[13][14].ENA
tag_in.wr => tag[13][13].ENA
tag_in.wr => tag[13][12].ENA
tag_in.wr => tag[13][11].ENA
tag_in.wr => tag[13][10].ENA
tag_in.wr => tag[13][9].ENA
tag_in.wr => tag[13][8].ENA
tag_in.wr => tag[13][7].ENA
tag_in.wr => tag[13][6].ENA
tag_in.wr => tag[13][5].ENA
tag_in.wr => tag[13][4].ENA
tag_in.wr => tag[13][3].ENA
tag_in.wr => tag[13][2].ENA
tag_in.wr => tag[13][1].ENA
tag_in.wr => tag[13][0].ENA
tag_in.wr => tag[14][22].ENA
tag_in.wr => tag[14][21].ENA
tag_in.wr => tag[14][20].ENA
tag_in.wr => tag[14][19].ENA
tag_in.wr => tag[14][18].ENA
tag_in.wr => tag[14][17].ENA
tag_in.wr => tag[14][16].ENA
tag_in.wr => tag[14][15].ENA
tag_in.wr => tag[14][14].ENA
tag_in.wr => tag[14][13].ENA
tag_in.wr => tag[14][12].ENA
tag_in.wr => tag[14][11].ENA
tag_in.wr => tag[14][10].ENA
tag_in.wr => tag[14][9].ENA
tag_in.wr => tag[14][8].ENA
tag_in.wr => tag[14][7].ENA
tag_in.wr => tag[14][6].ENA
tag_in.wr => tag[14][5].ENA
tag_in.wr => tag[14][4].ENA
tag_in.wr => tag[14][3].ENA
tag_in.wr => tag[14][2].ENA
tag_in.wr => tag[14][1].ENA
tag_in.wr => tag[14][0].ENA
tag_in.wr => tag[15][22].ENA
tag_in.wr => tag[15][21].ENA
tag_in.wr => tag[15][20].ENA
tag_in.wr => tag[15][19].ENA
tag_in.wr => tag[15][18].ENA
tag_in.wr => tag[15][17].ENA
tag_in.wr => tag[15][16].ENA
tag_in.wr => tag[15][15].ENA
tag_in.wr => tag[15][14].ENA
tag_in.wr => tag[15][13].ENA
tag_in.wr => tag[15][12].ENA
tag_in.wr => tag[15][11].ENA
tag_in.wr => tag[15][10].ENA
tag_in.wr => tag[15][9].ENA
tag_in.wr => tag[15][8].ENA
tag_in.wr => tag[15][7].ENA
tag_in.wr => tag[15][6].ENA
tag_in.wr => tag[15][5].ENA
tag_in.wr => tag[15][4].ENA
tag_in.wr => tag[15][3].ENA
tag_in.wr => tag[15][2].ENA
tag_in.wr => tag[15][1].ENA
tag_in.wr => tag[15][0].ENA
tag_in.wrindex[0] => Decoder0.IN2
tag_in.wrindex[1] => Decoder0.IN1
tag_in.wrindex[2] => Decoder0.IN0
tag_in.wrindex[3] => ~NO_FANOUT~
tag_in.wrindex[4] => ~NO_FANOUT~
tag_in.wrindex[5] => ~NO_FANOUT~
tag_in.wrindex[6] => ~NO_FANOUT~
tag_in.wrindex[7] => ~NO_FANOUT~
tag_in.wrline[0] => Mux16.IN3
tag_in.wrline[0] => Mux17.IN3
tag_in.wrline[0] => Mux18.IN3
tag_in.wrline[0] => Mux19.IN3
tag_in.wrline[0] => Mux20.IN3
tag_in.wrline[0] => Mux21.IN3
tag_in.wrline[0] => Mux22.IN3
tag_in.wrline[0] => Mux23.IN3
tag_in.wrline[0] => Decoder1.IN3
tag_in.wrline[1] => Mux16.IN2
tag_in.wrline[1] => Mux17.IN2
tag_in.wrline[1] => Mux18.IN2
tag_in.wrline[1] => Mux19.IN2
tag_in.wrline[1] => Mux20.IN2
tag_in.wrline[1] => Mux21.IN2
tag_in.wrline[1] => Mux22.IN2
tag_in.wrline[1] => Mux23.IN2
tag_in.wrline[1] => Decoder1.IN2
tag_in.wrline[2] => Mux16.IN1
tag_in.wrline[2] => Mux17.IN1
tag_in.wrline[2] => Mux18.IN1
tag_in.wrline[2] => Mux19.IN1
tag_in.wrline[2] => Mux20.IN1
tag_in.wrline[2] => Mux21.IN1
tag_in.wrline[2] => Mux22.IN1
tag_in.wrline[2] => Mux23.IN1
tag_in.wrline[2] => Decoder1.IN1
tag_in.wrline[3] => Mux16.IN0
tag_in.wrline[3] => Mux17.IN0
tag_in.wrline[3] => Mux18.IN0
tag_in.wrline[3] => Mux19.IN0
tag_in.wrline[3] => Mux20.IN0
tag_in.wrline[3] => Mux21.IN0
tag_in.wrline[3] => Mux22.IN0
tag_in.wrline[3] => Mux23.IN0
tag_in.wrline[3] => Decoder1.IN0
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[0] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[1] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[2] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[3] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[4] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[5] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[6] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[7] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[8] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[9] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[10] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[11] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[12] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[13] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[14] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[15] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[16] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[17] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[18] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[19] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[20] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[21] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.wraddr[22] => tag.DATAB
tag_in.index[0] => Mux0.IN2
tag_in.index[0] => Mux1.IN2
tag_in.index[0] => Mux2.IN2
tag_in.index[0] => Mux3.IN2
tag_in.index[0] => Mux4.IN2
tag_in.index[0] => Mux5.IN2
tag_in.index[0] => Mux6.IN2
tag_in.index[0] => Mux7.IN2
tag_in.index[0] => Mux8.IN2
tag_in.index[0] => Mux9.IN2
tag_in.index[0] => Mux10.IN2
tag_in.index[0] => Mux11.IN2
tag_in.index[0] => Mux12.IN2
tag_in.index[0] => Mux13.IN2
tag_in.index[0] => Mux14.IN2
tag_in.index[0] => Mux15.IN2
tag_in.index[1] => Mux0.IN1
tag_in.index[1] => Mux1.IN1
tag_in.index[1] => Mux2.IN1
tag_in.index[1] => Mux3.IN1
tag_in.index[1] => Mux4.IN1
tag_in.index[1] => Mux5.IN1
tag_in.index[1] => Mux6.IN1
tag_in.index[1] => Mux7.IN1
tag_in.index[1] => Mux8.IN1
tag_in.index[1] => Mux9.IN1
tag_in.index[1] => Mux10.IN1
tag_in.index[1] => Mux11.IN1
tag_in.index[1] => Mux12.IN1
tag_in.index[1] => Mux13.IN1
tag_in.index[1] => Mux14.IN1
tag_in.index[1] => Mux15.IN1
tag_in.index[2] => Mux0.IN0
tag_in.index[2] => Mux1.IN0
tag_in.index[2] => Mux2.IN0
tag_in.index[2] => Mux3.IN0
tag_in.index[2] => Mux4.IN0
tag_in.index[2] => Mux5.IN0
tag_in.index[2] => Mux6.IN0
tag_in.index[2] => Mux7.IN0
tag_in.index[2] => Mux8.IN0
tag_in.index[2] => Mux9.IN0
tag_in.index[2] => Mux10.IN0
tag_in.index[2] => Mux11.IN0
tag_in.index[2] => Mux12.IN0
tag_in.index[2] => Mux13.IN0
tag_in.index[2] => Mux14.IN0
tag_in.index[2] => Mux15.IN0
tag_in.index[3] => ~NO_FANOUT~
tag_in.index[4] => ~NO_FANOUT~
tag_in.index[5] => ~NO_FANOUT~
tag_in.index[6] => ~NO_FANOUT~
tag_in.index[7] => ~NO_FANOUT~
tag_in.addr[0] => Equal0.IN22
tag_in.addr[0] => Equal2.IN22
tag_in.addr[0] => Equal4.IN22
tag_in.addr[0] => Equal6.IN22
tag_in.addr[0] => Equal8.IN22
tag_in.addr[0] => Equal10.IN22
tag_in.addr[0] => Equal12.IN22
tag_in.addr[0] => Equal14.IN22
tag_in.addr[0] => Equal16.IN22
tag_in.addr[0] => Equal18.IN22
tag_in.addr[0] => Equal20.IN22
tag_in.addr[0] => Equal22.IN22
tag_in.addr[0] => Equal24.IN22
tag_in.addr[0] => Equal26.IN22
tag_in.addr[0] => Equal28.IN22
tag_in.addr[0] => Equal30.IN22
tag_in.addr[1] => Equal0.IN21
tag_in.addr[1] => Equal2.IN21
tag_in.addr[1] => Equal4.IN21
tag_in.addr[1] => Equal6.IN21
tag_in.addr[1] => Equal8.IN21
tag_in.addr[1] => Equal10.IN21
tag_in.addr[1] => Equal12.IN21
tag_in.addr[1] => Equal14.IN21
tag_in.addr[1] => Equal16.IN21
tag_in.addr[1] => Equal18.IN21
tag_in.addr[1] => Equal20.IN21
tag_in.addr[1] => Equal22.IN21
tag_in.addr[1] => Equal24.IN21
tag_in.addr[1] => Equal26.IN21
tag_in.addr[1] => Equal28.IN21
tag_in.addr[1] => Equal30.IN21
tag_in.addr[2] => Equal0.IN20
tag_in.addr[2] => Equal2.IN20
tag_in.addr[2] => Equal4.IN20
tag_in.addr[2] => Equal6.IN20
tag_in.addr[2] => Equal8.IN20
tag_in.addr[2] => Equal10.IN20
tag_in.addr[2] => Equal12.IN20
tag_in.addr[2] => Equal14.IN20
tag_in.addr[2] => Equal16.IN20
tag_in.addr[2] => Equal18.IN20
tag_in.addr[2] => Equal20.IN20
tag_in.addr[2] => Equal22.IN20
tag_in.addr[2] => Equal24.IN20
tag_in.addr[2] => Equal26.IN20
tag_in.addr[2] => Equal28.IN20
tag_in.addr[2] => Equal30.IN20
tag_in.addr[3] => Equal0.IN19
tag_in.addr[3] => Equal2.IN19
tag_in.addr[3] => Equal4.IN19
tag_in.addr[3] => Equal6.IN19
tag_in.addr[3] => Equal8.IN19
tag_in.addr[3] => Equal10.IN19
tag_in.addr[3] => Equal12.IN19
tag_in.addr[3] => Equal14.IN19
tag_in.addr[3] => Equal16.IN19
tag_in.addr[3] => Equal18.IN19
tag_in.addr[3] => Equal20.IN19
tag_in.addr[3] => Equal22.IN19
tag_in.addr[3] => Equal24.IN19
tag_in.addr[3] => Equal26.IN19
tag_in.addr[3] => Equal28.IN19
tag_in.addr[3] => Equal30.IN19
tag_in.addr[4] => Equal0.IN18
tag_in.addr[4] => Equal2.IN18
tag_in.addr[4] => Equal4.IN18
tag_in.addr[4] => Equal6.IN18
tag_in.addr[4] => Equal8.IN18
tag_in.addr[4] => Equal10.IN18
tag_in.addr[4] => Equal12.IN18
tag_in.addr[4] => Equal14.IN18
tag_in.addr[4] => Equal16.IN18
tag_in.addr[4] => Equal18.IN18
tag_in.addr[4] => Equal20.IN18
tag_in.addr[4] => Equal22.IN18
tag_in.addr[4] => Equal24.IN18
tag_in.addr[4] => Equal26.IN18
tag_in.addr[4] => Equal28.IN18
tag_in.addr[4] => Equal30.IN18
tag_in.addr[5] => Equal0.IN17
tag_in.addr[5] => Equal2.IN17
tag_in.addr[5] => Equal4.IN17
tag_in.addr[5] => Equal6.IN17
tag_in.addr[5] => Equal8.IN17
tag_in.addr[5] => Equal10.IN17
tag_in.addr[5] => Equal12.IN17
tag_in.addr[5] => Equal14.IN17
tag_in.addr[5] => Equal16.IN17
tag_in.addr[5] => Equal18.IN17
tag_in.addr[5] => Equal20.IN17
tag_in.addr[5] => Equal22.IN17
tag_in.addr[5] => Equal24.IN17
tag_in.addr[5] => Equal26.IN17
tag_in.addr[5] => Equal28.IN17
tag_in.addr[5] => Equal30.IN17
tag_in.addr[6] => Equal0.IN16
tag_in.addr[6] => Equal2.IN16
tag_in.addr[6] => Equal4.IN16
tag_in.addr[6] => Equal6.IN16
tag_in.addr[6] => Equal8.IN16
tag_in.addr[6] => Equal10.IN16
tag_in.addr[6] => Equal12.IN16
tag_in.addr[6] => Equal14.IN16
tag_in.addr[6] => Equal16.IN16
tag_in.addr[6] => Equal18.IN16
tag_in.addr[6] => Equal20.IN16
tag_in.addr[6] => Equal22.IN16
tag_in.addr[6] => Equal24.IN16
tag_in.addr[6] => Equal26.IN16
tag_in.addr[6] => Equal28.IN16
tag_in.addr[6] => Equal30.IN16
tag_in.addr[7] => Equal0.IN15
tag_in.addr[7] => Equal2.IN15
tag_in.addr[7] => Equal4.IN15
tag_in.addr[7] => Equal6.IN15
tag_in.addr[7] => Equal8.IN15
tag_in.addr[7] => Equal10.IN15
tag_in.addr[7] => Equal12.IN15
tag_in.addr[7] => Equal14.IN15
tag_in.addr[7] => Equal16.IN15
tag_in.addr[7] => Equal18.IN15
tag_in.addr[7] => Equal20.IN15
tag_in.addr[7] => Equal22.IN15
tag_in.addr[7] => Equal24.IN15
tag_in.addr[7] => Equal26.IN15
tag_in.addr[7] => Equal28.IN15
tag_in.addr[7] => Equal30.IN15
tag_in.addr[8] => Equal0.IN14
tag_in.addr[8] => Equal2.IN14
tag_in.addr[8] => Equal4.IN14
tag_in.addr[8] => Equal6.IN14
tag_in.addr[8] => Equal8.IN14
tag_in.addr[8] => Equal10.IN14
tag_in.addr[8] => Equal12.IN14
tag_in.addr[8] => Equal14.IN14
tag_in.addr[8] => Equal16.IN14
tag_in.addr[8] => Equal18.IN14
tag_in.addr[8] => Equal20.IN14
tag_in.addr[8] => Equal22.IN14
tag_in.addr[8] => Equal24.IN14
tag_in.addr[8] => Equal26.IN14
tag_in.addr[8] => Equal28.IN14
tag_in.addr[8] => Equal30.IN14
tag_in.addr[9] => Equal0.IN13
tag_in.addr[9] => Equal2.IN13
tag_in.addr[9] => Equal4.IN13
tag_in.addr[9] => Equal6.IN13
tag_in.addr[9] => Equal8.IN13
tag_in.addr[9] => Equal10.IN13
tag_in.addr[9] => Equal12.IN13
tag_in.addr[9] => Equal14.IN13
tag_in.addr[9] => Equal16.IN13
tag_in.addr[9] => Equal18.IN13
tag_in.addr[9] => Equal20.IN13
tag_in.addr[9] => Equal22.IN13
tag_in.addr[9] => Equal24.IN13
tag_in.addr[9] => Equal26.IN13
tag_in.addr[9] => Equal28.IN13
tag_in.addr[9] => Equal30.IN13
tag_in.addr[10] => Equal0.IN12
tag_in.addr[10] => Equal2.IN12
tag_in.addr[10] => Equal4.IN12
tag_in.addr[10] => Equal6.IN12
tag_in.addr[10] => Equal8.IN12
tag_in.addr[10] => Equal10.IN12
tag_in.addr[10] => Equal12.IN12
tag_in.addr[10] => Equal14.IN12
tag_in.addr[10] => Equal16.IN12
tag_in.addr[10] => Equal18.IN12
tag_in.addr[10] => Equal20.IN12
tag_in.addr[10] => Equal22.IN12
tag_in.addr[10] => Equal24.IN12
tag_in.addr[10] => Equal26.IN12
tag_in.addr[10] => Equal28.IN12
tag_in.addr[10] => Equal30.IN12
tag_in.addr[11] => Equal0.IN11
tag_in.addr[11] => Equal2.IN11
tag_in.addr[11] => Equal4.IN11
tag_in.addr[11] => Equal6.IN11
tag_in.addr[11] => Equal8.IN11
tag_in.addr[11] => Equal10.IN11
tag_in.addr[11] => Equal12.IN11
tag_in.addr[11] => Equal14.IN11
tag_in.addr[11] => Equal16.IN11
tag_in.addr[11] => Equal18.IN11
tag_in.addr[11] => Equal20.IN11
tag_in.addr[11] => Equal22.IN11
tag_in.addr[11] => Equal24.IN11
tag_in.addr[11] => Equal26.IN11
tag_in.addr[11] => Equal28.IN11
tag_in.addr[11] => Equal30.IN11
tag_in.addr[12] => Equal0.IN10
tag_in.addr[12] => Equal2.IN10
tag_in.addr[12] => Equal4.IN10
tag_in.addr[12] => Equal6.IN10
tag_in.addr[12] => Equal8.IN10
tag_in.addr[12] => Equal10.IN10
tag_in.addr[12] => Equal12.IN10
tag_in.addr[12] => Equal14.IN10
tag_in.addr[12] => Equal16.IN10
tag_in.addr[12] => Equal18.IN10
tag_in.addr[12] => Equal20.IN10
tag_in.addr[12] => Equal22.IN10
tag_in.addr[12] => Equal24.IN10
tag_in.addr[12] => Equal26.IN10
tag_in.addr[12] => Equal28.IN10
tag_in.addr[12] => Equal30.IN10
tag_in.addr[13] => Equal0.IN9
tag_in.addr[13] => Equal2.IN9
tag_in.addr[13] => Equal4.IN9
tag_in.addr[13] => Equal6.IN9
tag_in.addr[13] => Equal8.IN9
tag_in.addr[13] => Equal10.IN9
tag_in.addr[13] => Equal12.IN9
tag_in.addr[13] => Equal14.IN9
tag_in.addr[13] => Equal16.IN9
tag_in.addr[13] => Equal18.IN9
tag_in.addr[13] => Equal20.IN9
tag_in.addr[13] => Equal22.IN9
tag_in.addr[13] => Equal24.IN9
tag_in.addr[13] => Equal26.IN9
tag_in.addr[13] => Equal28.IN9
tag_in.addr[13] => Equal30.IN9
tag_in.addr[14] => Equal0.IN8
tag_in.addr[14] => Equal2.IN8
tag_in.addr[14] => Equal4.IN8
tag_in.addr[14] => Equal6.IN8
tag_in.addr[14] => Equal8.IN8
tag_in.addr[14] => Equal10.IN8
tag_in.addr[14] => Equal12.IN8
tag_in.addr[14] => Equal14.IN8
tag_in.addr[14] => Equal16.IN8
tag_in.addr[14] => Equal18.IN8
tag_in.addr[14] => Equal20.IN8
tag_in.addr[14] => Equal22.IN8
tag_in.addr[14] => Equal24.IN8
tag_in.addr[14] => Equal26.IN8
tag_in.addr[14] => Equal28.IN8
tag_in.addr[14] => Equal30.IN8
tag_in.addr[15] => Equal0.IN7
tag_in.addr[15] => Equal2.IN7
tag_in.addr[15] => Equal4.IN7
tag_in.addr[15] => Equal6.IN7
tag_in.addr[15] => Equal8.IN7
tag_in.addr[15] => Equal10.IN7
tag_in.addr[15] => Equal12.IN7
tag_in.addr[15] => Equal14.IN7
tag_in.addr[15] => Equal16.IN7
tag_in.addr[15] => Equal18.IN7
tag_in.addr[15] => Equal20.IN7
tag_in.addr[15] => Equal22.IN7
tag_in.addr[15] => Equal24.IN7
tag_in.addr[15] => Equal26.IN7
tag_in.addr[15] => Equal28.IN7
tag_in.addr[15] => Equal30.IN7
tag_in.addr[16] => Equal0.IN6
tag_in.addr[16] => Equal2.IN6
tag_in.addr[16] => Equal4.IN6
tag_in.addr[16] => Equal6.IN6
tag_in.addr[16] => Equal8.IN6
tag_in.addr[16] => Equal10.IN6
tag_in.addr[16] => Equal12.IN6
tag_in.addr[16] => Equal14.IN6
tag_in.addr[16] => Equal16.IN6
tag_in.addr[16] => Equal18.IN6
tag_in.addr[16] => Equal20.IN6
tag_in.addr[16] => Equal22.IN6
tag_in.addr[16] => Equal24.IN6
tag_in.addr[16] => Equal26.IN6
tag_in.addr[16] => Equal28.IN6
tag_in.addr[16] => Equal30.IN6
tag_in.addr[17] => Equal0.IN5
tag_in.addr[17] => Equal2.IN5
tag_in.addr[17] => Equal4.IN5
tag_in.addr[17] => Equal6.IN5
tag_in.addr[17] => Equal8.IN5
tag_in.addr[17] => Equal10.IN5
tag_in.addr[17] => Equal12.IN5
tag_in.addr[17] => Equal14.IN5
tag_in.addr[17] => Equal16.IN5
tag_in.addr[17] => Equal18.IN5
tag_in.addr[17] => Equal20.IN5
tag_in.addr[17] => Equal22.IN5
tag_in.addr[17] => Equal24.IN5
tag_in.addr[17] => Equal26.IN5
tag_in.addr[17] => Equal28.IN5
tag_in.addr[17] => Equal30.IN5
tag_in.addr[18] => Equal0.IN4
tag_in.addr[18] => Equal2.IN4
tag_in.addr[18] => Equal4.IN4
tag_in.addr[18] => Equal6.IN4
tag_in.addr[18] => Equal8.IN4
tag_in.addr[18] => Equal10.IN4
tag_in.addr[18] => Equal12.IN4
tag_in.addr[18] => Equal14.IN4
tag_in.addr[18] => Equal16.IN4
tag_in.addr[18] => Equal18.IN4
tag_in.addr[18] => Equal20.IN4
tag_in.addr[18] => Equal22.IN4
tag_in.addr[18] => Equal24.IN4
tag_in.addr[18] => Equal26.IN4
tag_in.addr[18] => Equal28.IN4
tag_in.addr[18] => Equal30.IN4
tag_in.addr[19] => Equal0.IN3
tag_in.addr[19] => Equal2.IN3
tag_in.addr[19] => Equal4.IN3
tag_in.addr[19] => Equal6.IN3
tag_in.addr[19] => Equal8.IN3
tag_in.addr[19] => Equal10.IN3
tag_in.addr[19] => Equal12.IN3
tag_in.addr[19] => Equal14.IN3
tag_in.addr[19] => Equal16.IN3
tag_in.addr[19] => Equal18.IN3
tag_in.addr[19] => Equal20.IN3
tag_in.addr[19] => Equal22.IN3
tag_in.addr[19] => Equal24.IN3
tag_in.addr[19] => Equal26.IN3
tag_in.addr[19] => Equal28.IN3
tag_in.addr[19] => Equal30.IN3
tag_in.addr[20] => Equal0.IN2
tag_in.addr[20] => Equal2.IN2
tag_in.addr[20] => Equal4.IN2
tag_in.addr[20] => Equal6.IN2
tag_in.addr[20] => Equal8.IN2
tag_in.addr[20] => Equal10.IN2
tag_in.addr[20] => Equal12.IN2
tag_in.addr[20] => Equal14.IN2
tag_in.addr[20] => Equal16.IN2
tag_in.addr[20] => Equal18.IN2
tag_in.addr[20] => Equal20.IN2
tag_in.addr[20] => Equal22.IN2
tag_in.addr[20] => Equal24.IN2
tag_in.addr[20] => Equal26.IN2
tag_in.addr[20] => Equal28.IN2
tag_in.addr[20] => Equal30.IN2
tag_in.addr[21] => Equal0.IN1
tag_in.addr[21] => Equal2.IN1
tag_in.addr[21] => Equal4.IN1
tag_in.addr[21] => Equal6.IN1
tag_in.addr[21] => Equal8.IN1
tag_in.addr[21] => Equal10.IN1
tag_in.addr[21] => Equal12.IN1
tag_in.addr[21] => Equal14.IN1
tag_in.addr[21] => Equal16.IN1
tag_in.addr[21] => Equal18.IN1
tag_in.addr[21] => Equal20.IN1
tag_in.addr[21] => Equal22.IN1
tag_in.addr[21] => Equal24.IN1
tag_in.addr[21] => Equal26.IN1
tag_in.addr[21] => Equal28.IN1
tag_in.addr[21] => Equal30.IN1
tag_in.addr[22] => Equal0.IN0
tag_in.addr[22] => Equal2.IN0
tag_in.addr[22] => Equal4.IN0
tag_in.addr[22] => Equal6.IN0
tag_in.addr[22] => Equal8.IN0
tag_in.addr[22] => Equal10.IN0
tag_in.addr[22] => Equal12.IN0
tag_in.addr[22] => Equal14.IN0
tag_in.addr[22] => Equal16.IN0
tag_in.addr[22] => Equal18.IN0
tag_in.addr[22] => Equal20.IN0
tag_in.addr[22] => Equal22.IN0
tag_in.addr[22] => Equal24.IN0
tag_in.addr[22] => Equal26.IN0
tag_in.addr[22] => Equal28.IN0
tag_in.addr[22] => Equal30.IN0
tag_in.invalidate => nxt.OUTPUTSELECT
tag_in.invalidate => nxt.OUTPUTSELECT
tag_in.invalidate => nxt.OUTPUTSELECT
tag_in.invalidate => nxt.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_in.invalidate => valid.OUTPUTSELECT
tag_out.nxt_line[0] <= nxt[0].DB_MAX_OUTPUT_PORT_TYPE
tag_out.nxt_line[1] <= nxt[1].DB_MAX_OUTPUT_PORT_TYPE
tag_out.nxt_line[2] <= nxt[2].DB_MAX_OUTPUT_PORT_TYPE
tag_out.nxt_line[3] <= nxt[3].DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit_line[0] <= line.DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit_line[1] <= line.DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit_line[2] <= line.DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit_line[3] <= line.DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit_tag <= th_or.DB_MAX_OUTPUT_PORT_TYPE
tag_out.hit <= h_or.DB_MAX_OUTPUT_PORT_TYPE


|jop|jopcpu:cpu|mul:ml
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => p[10].CLK
clk => p[11].CLK
clk => p[12].CLK
clk => p[13].CLK
clk => p[14].CLK
clk => p[15].CLK
clk => p[16].CLK
clk => p[17].CLK
clk => p[18].CLK
clk => p[19].CLK
clk => p[20].CLK
clk => p[21].CLK
clk => p[22].CLK
clk => p[23].CLK
clk => p[24].CLK
clk => p[25].CLK
clk => p[26].CLK
clk => p[27].CLK
clk => p[28].CLK
clk => p[29].CLK
clk => p[30].CLK
clk => p[31].CLK
ain[0] => a.DATAB
ain[1] => a.DATAB
ain[2] => a.DATAB
ain[3] => a.DATAB
ain[4] => a.DATAB
ain[5] => a.DATAB
ain[6] => a.DATAB
ain[7] => a.DATAB
ain[8] => a.DATAB
ain[9] => a.DATAB
ain[10] => a.DATAB
ain[11] => a.DATAB
ain[12] => a.DATAB
ain[13] => a.DATAB
ain[14] => a.DATAB
ain[15] => a.DATAB
ain[16] => a.DATAB
ain[17] => a.DATAB
ain[18] => a.DATAB
ain[19] => a.DATAB
ain[20] => a.DATAB
ain[21] => a.DATAB
ain[22] => a.DATAB
ain[23] => a.DATAB
ain[24] => a.DATAB
ain[25] => a.DATAB
ain[26] => a.DATAB
ain[27] => a.DATAB
ain[28] => a.DATAB
ain[29] => a.DATAB
ain[30] => a.DATAB
ain[31] => a.DATAB
bin[0] => b.DATAB
bin[1] => b.DATAB
bin[2] => b.DATAB
bin[3] => b.DATAB
bin[4] => b.DATAB
bin[5] => b.DATAB
bin[6] => b.DATAB
bin[7] => b.DATAB
bin[8] => b.DATAB
bin[9] => b.DATAB
bin[10] => b.DATAB
bin[11] => b.DATAB
bin[12] => b.DATAB
bin[13] => b.DATAB
bin[14] => b.DATAB
bin[15] => b.DATAB
bin[16] => b.DATAB
bin[17] => b.DATAB
bin[18] => b.DATAB
bin[19] => b.DATAB
bin[20] => b.DATAB
bin[21] => b.DATAB
bin[22] => b.DATAB
bin[23] => b.DATAB
bin[24] => b.DATAB
bin[25] => b.DATAB
bin[26] => b.DATAB
bin[27] => b.DATAB
bin[28] => b.DATAB
bin[29] => b.DATAB
bin[30] => b.DATAB
bin[31] => b.DATAB
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => p.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => a.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
wr => b.OUTPUTSELECT
dout[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= p[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= p[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= p[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= p[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= p[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= p[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= p[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= p[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= p[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= p[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= p[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= p[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= p[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= p[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= p[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= p[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= p[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= p[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= p[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= p[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= p[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= p[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= p[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= p[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= p[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= p[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= p[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= p[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= p[31].DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io
clk => sc_sys:sys.clk
clk => sel_reg[0].CLK
clk => sel_reg[1].CLK
clk => sel_reg[2].CLK
clk => sc_uart:ua.clk
clk => led_switch:lw.clk
reset => sc_sys:sys.reset
reset => sel_reg[0].ACLR
reset => sel_reg[1].ACLR
reset => sel_reg[2].ACLR
reset => sc_uart:ua.reset
reset => led_switch:lw.reset
sc_io_out.tm_broadcast => ~NO_FANOUT~
sc_io_out.tm_cache => ~NO_FANOUT~
sc_io_out.cinval => ~NO_FANOUT~
sc_io_out.cache.full_assoc => ~NO_FANOUT~
sc_io_out.cache.direct_mapped => ~NO_FANOUT~
sc_io_out.cache.direct_mapped_const => ~NO_FANOUT~
sc_io_out.cache.bypass => ~NO_FANOUT~
sc_io_out.atomic => ~NO_FANOUT~
sc_io_out.wr => sc_wr[0].DATAB
sc_io_out.wr => sc_wr[1].DATAB
sc_io_out.wr => sc_wr[4].DATAB
sc_io_out.wr => process_0.IN0
sc_io_out.rd => sc_rd[0].DATAB
sc_io_out.rd => sc_rd[1].DATAB
sc_io_out.rd => sc_rd[4].DATAB
sc_io_out.rd => process_0.IN1
sc_io_out.wr_data[0] => sc_sys:sys.wr_data[0]
sc_io_out.wr_data[0] => sc_uart:ua.wr_data[0]
sc_io_out.wr_data[0] => led_switch:lw.sc_wr_data[0]
sc_io_out.wr_data[1] => sc_sys:sys.wr_data[1]
sc_io_out.wr_data[1] => sc_uart:ua.wr_data[1]
sc_io_out.wr_data[1] => led_switch:lw.sc_wr_data[1]
sc_io_out.wr_data[2] => sc_sys:sys.wr_data[2]
sc_io_out.wr_data[2] => sc_uart:ua.wr_data[2]
sc_io_out.wr_data[2] => led_switch:lw.sc_wr_data[2]
sc_io_out.wr_data[3] => sc_sys:sys.wr_data[3]
sc_io_out.wr_data[3] => sc_uart:ua.wr_data[3]
sc_io_out.wr_data[3] => led_switch:lw.sc_wr_data[3]
sc_io_out.wr_data[4] => sc_sys:sys.wr_data[4]
sc_io_out.wr_data[4] => sc_uart:ua.wr_data[4]
sc_io_out.wr_data[4] => led_switch:lw.sc_wr_data[4]
sc_io_out.wr_data[5] => sc_sys:sys.wr_data[5]
sc_io_out.wr_data[5] => sc_uart:ua.wr_data[5]
sc_io_out.wr_data[5] => led_switch:lw.sc_wr_data[5]
sc_io_out.wr_data[6] => sc_sys:sys.wr_data[6]
sc_io_out.wr_data[6] => sc_uart:ua.wr_data[6]
sc_io_out.wr_data[6] => led_switch:lw.sc_wr_data[6]
sc_io_out.wr_data[7] => sc_sys:sys.wr_data[7]
sc_io_out.wr_data[7] => sc_uart:ua.wr_data[7]
sc_io_out.wr_data[7] => led_switch:lw.sc_wr_data[7]
sc_io_out.wr_data[8] => sc_sys:sys.wr_data[8]
sc_io_out.wr_data[8] => sc_uart:ua.wr_data[8]
sc_io_out.wr_data[8] => led_switch:lw.sc_wr_data[8]
sc_io_out.wr_data[9] => sc_sys:sys.wr_data[9]
sc_io_out.wr_data[9] => sc_uart:ua.wr_data[9]
sc_io_out.wr_data[9] => led_switch:lw.sc_wr_data[9]
sc_io_out.wr_data[10] => sc_sys:sys.wr_data[10]
sc_io_out.wr_data[10] => sc_uart:ua.wr_data[10]
sc_io_out.wr_data[10] => led_switch:lw.sc_wr_data[10]
sc_io_out.wr_data[11] => sc_sys:sys.wr_data[11]
sc_io_out.wr_data[11] => sc_uart:ua.wr_data[11]
sc_io_out.wr_data[11] => led_switch:lw.sc_wr_data[11]
sc_io_out.wr_data[12] => sc_sys:sys.wr_data[12]
sc_io_out.wr_data[12] => sc_uart:ua.wr_data[12]
sc_io_out.wr_data[12] => led_switch:lw.sc_wr_data[12]
sc_io_out.wr_data[13] => sc_sys:sys.wr_data[13]
sc_io_out.wr_data[13] => sc_uart:ua.wr_data[13]
sc_io_out.wr_data[13] => led_switch:lw.sc_wr_data[13]
sc_io_out.wr_data[14] => sc_sys:sys.wr_data[14]
sc_io_out.wr_data[14] => sc_uart:ua.wr_data[14]
sc_io_out.wr_data[14] => led_switch:lw.sc_wr_data[14]
sc_io_out.wr_data[15] => sc_sys:sys.wr_data[15]
sc_io_out.wr_data[15] => sc_uart:ua.wr_data[15]
sc_io_out.wr_data[15] => led_switch:lw.sc_wr_data[15]
sc_io_out.wr_data[16] => sc_sys:sys.wr_data[16]
sc_io_out.wr_data[16] => sc_uart:ua.wr_data[16]
sc_io_out.wr_data[16] => led_switch:lw.sc_wr_data[16]
sc_io_out.wr_data[17] => sc_sys:sys.wr_data[17]
sc_io_out.wr_data[17] => sc_uart:ua.wr_data[17]
sc_io_out.wr_data[17] => led_switch:lw.sc_wr_data[17]
sc_io_out.wr_data[18] => sc_sys:sys.wr_data[18]
sc_io_out.wr_data[18] => sc_uart:ua.wr_data[18]
sc_io_out.wr_data[18] => led_switch:lw.sc_wr_data[18]
sc_io_out.wr_data[19] => sc_sys:sys.wr_data[19]
sc_io_out.wr_data[19] => sc_uart:ua.wr_data[19]
sc_io_out.wr_data[19] => led_switch:lw.sc_wr_data[19]
sc_io_out.wr_data[20] => sc_sys:sys.wr_data[20]
sc_io_out.wr_data[20] => sc_uart:ua.wr_data[20]
sc_io_out.wr_data[20] => led_switch:lw.sc_wr_data[20]
sc_io_out.wr_data[21] => sc_sys:sys.wr_data[21]
sc_io_out.wr_data[21] => sc_uart:ua.wr_data[21]
sc_io_out.wr_data[21] => led_switch:lw.sc_wr_data[21]
sc_io_out.wr_data[22] => sc_sys:sys.wr_data[22]
sc_io_out.wr_data[22] => sc_uart:ua.wr_data[22]
sc_io_out.wr_data[22] => led_switch:lw.sc_wr_data[22]
sc_io_out.wr_data[23] => sc_sys:sys.wr_data[23]
sc_io_out.wr_data[23] => sc_uart:ua.wr_data[23]
sc_io_out.wr_data[23] => led_switch:lw.sc_wr_data[23]
sc_io_out.wr_data[24] => sc_sys:sys.wr_data[24]
sc_io_out.wr_data[24] => sc_uart:ua.wr_data[24]
sc_io_out.wr_data[24] => led_switch:lw.sc_wr_data[24]
sc_io_out.wr_data[25] => sc_sys:sys.wr_data[25]
sc_io_out.wr_data[25] => sc_uart:ua.wr_data[25]
sc_io_out.wr_data[25] => led_switch:lw.sc_wr_data[25]
sc_io_out.wr_data[26] => sc_sys:sys.wr_data[26]
sc_io_out.wr_data[26] => sc_uart:ua.wr_data[26]
sc_io_out.wr_data[26] => led_switch:lw.sc_wr_data[26]
sc_io_out.wr_data[27] => sc_sys:sys.wr_data[27]
sc_io_out.wr_data[27] => sc_uart:ua.wr_data[27]
sc_io_out.wr_data[27] => led_switch:lw.sc_wr_data[27]
sc_io_out.wr_data[28] => sc_sys:sys.wr_data[28]
sc_io_out.wr_data[28] => sc_uart:ua.wr_data[28]
sc_io_out.wr_data[28] => led_switch:lw.sc_wr_data[28]
sc_io_out.wr_data[29] => sc_sys:sys.wr_data[29]
sc_io_out.wr_data[29] => sc_uart:ua.wr_data[29]
sc_io_out.wr_data[29] => led_switch:lw.sc_wr_data[29]
sc_io_out.wr_data[30] => sc_sys:sys.wr_data[30]
sc_io_out.wr_data[30] => sc_uart:ua.wr_data[30]
sc_io_out.wr_data[30] => led_switch:lw.sc_wr_data[30]
sc_io_out.wr_data[31] => sc_sys:sys.wr_data[31]
sc_io_out.wr_data[31] => sc_uart:ua.wr_data[31]
sc_io_out.wr_data[31] => led_switch:lw.sc_wr_data[31]
sc_io_out.address[0] => sc_sys:sys.address[0]
sc_io_out.address[0] => sc_uart:ua.address[0]
sc_io_out.address[1] => sc_sys:sys.address[1]
sc_io_out.address[1] => sc_uart:ua.address[1]
sc_io_out.address[2] => sc_sys:sys.address[2]
sc_io_out.address[2] => sc_uart:ua.address[2]
sc_io_out.address[3] => sc_sys:sys.address[3]
sc_io_out.address[3] => sc_uart:ua.address[3]
sc_io_out.address[4] => Equal0.IN5
sc_io_out.address[4] => Equal1.IN5
sc_io_out.address[4] => Equal2.IN5
sc_io_out.address[4] => Equal3.IN5
sc_io_out.address[4] => Equal4.IN5
sc_io_out.address[4] => Equal5.IN5
sc_io_out.address[4] => sel_reg[0].DATAIN
sc_io_out.address[5] => Equal0.IN4
sc_io_out.address[5] => Equal1.IN4
sc_io_out.address[5] => Equal2.IN4
sc_io_out.address[5] => Equal3.IN4
sc_io_out.address[5] => Equal4.IN4
sc_io_out.address[5] => Equal5.IN4
sc_io_out.address[5] => sel_reg[1].DATAIN
sc_io_out.address[6] => Equal0.IN3
sc_io_out.address[6] => Equal1.IN3
sc_io_out.address[6] => Equal2.IN3
sc_io_out.address[6] => Equal3.IN3
sc_io_out.address[6] => Equal4.IN3
sc_io_out.address[6] => Equal5.IN3
sc_io_out.address[6] => sel_reg[2].DATAIN
sc_io_out.address[7] => ~NO_FANOUT~
sc_io_out.address[8] => ~NO_FANOUT~
sc_io_out.address[9] => ~NO_FANOUT~
sc_io_out.address[10] => ~NO_FANOUT~
sc_io_out.address[11] => ~NO_FANOUT~
sc_io_out.address[12] => ~NO_FANOUT~
sc_io_out.address[13] => ~NO_FANOUT~
sc_io_out.address[14] => ~NO_FANOUT~
sc_io_out.address[15] => ~NO_FANOUT~
sc_io_out.address[16] => ~NO_FANOUT~
sc_io_out.address[17] => ~NO_FANOUT~
sc_io_out.address[18] => ~NO_FANOUT~
sc_io_out.address[19] => ~NO_FANOUT~
sc_io_out.address[20] => ~NO_FANOUT~
sc_io_out.address[21] => ~NO_FANOUT~
sc_io_out.address[22] => ~NO_FANOUT~
sc_io_in.rdy_cnt[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rdy_cnt[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sc_io_in.rd_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
irq_in.ena <= sc_sys:sys.irq_in.ena
irq_in.exc <= sc_sys:sys.irq_in.exc
irq_in.irq <= sc_sys:sys.irq_in.irq
irq_out.ack_exc => sc_sys:sys.irq_out.ack_exc
irq_out.ack_irq => sc_sys:sys.irq_out.ack_irq
exc_req.rollback => sc_sys:sys.exc_req.rollback
exc_req.ab => sc_sys:sys.exc_req.ab
exc_req.np => sc_sys:sys.exc_req.np
exc_req.spov => sc_sys:sys.exc_req.spov
sync_out.halted => sc_sys:sys.sync_out.halted
sync_out.s_out => sc_sys:sys.sync_out.s_out
sync_in.lock_req <= sc_sys:sys.sync_in.lock_req
sync_in.s_in <= sc_sys:sys.sync_in.s_in
txd <= sc_uart:ua.txd
rxd => sc_uart:ua.rxd
ncts => ~NO_FANOUT~
nrts <= sc_uart:ua.nrts
oLEDR[0] <= led_switch:lw.oLEDR[0]
oLEDR[1] <= led_switch:lw.oLEDR[1]
oLEDR[2] <= led_switch:lw.oLEDR[2]
oLEDR[3] <= led_switch:lw.oLEDR[3]
oLEDR[4] <= led_switch:lw.oLEDR[4]
oLEDR[5] <= led_switch:lw.oLEDR[5]
oLEDR[6] <= led_switch:lw.oLEDR[6]
oLEDR[7] <= led_switch:lw.oLEDR[7]
oLEDR[8] <= led_switch:lw.oLEDR[8]
oLEDR[9] <= led_switch:lw.oLEDR[9]
oLEDR[10] <= led_switch:lw.oLEDR[10]
oLEDR[11] <= led_switch:lw.oLEDR[11]
oLEDR[12] <= led_switch:lw.oLEDR[12]
oLEDR[13] <= led_switch:lw.oLEDR[13]
oLEDR[14] <= led_switch:lw.oLEDR[14]
oLEDR[15] <= led_switch:lw.oLEDR[15]
oLEDR[16] <= led_switch:lw.oLEDR[16]
oLEDR[17] <= led_switch:lw.oLEDR[17]
iSW[0] => led_switch:lw.iSW[0]
iSW[1] => led_switch:lw.iSW[1]
iSW[2] => led_switch:lw.iSW[2]
iSW[3] => led_switch:lw.iSW[3]
iSW[4] => led_switch:lw.iSW[4]
iSW[5] => led_switch:lw.iSW[5]
iSW[6] => led_switch:lw.iSW[6]
iSW[7] => led_switch:lw.iSW[7]
iSW[8] => led_switch:lw.iSW[8]
iSW[9] => led_switch:lw.iSW[9]
iSW[10] => led_switch:lw.iSW[10]
iSW[11] => led_switch:lw.iSW[11]
iSW[12] => led_switch:lw.iSW[12]
iSW[13] => led_switch:lw.iSW[13]
iSW[14] => led_switch:lw.iSW[14]
iSW[15] => led_switch:lw.iSW[15]
iSW[16] => led_switch:lw.iSW[16]
iSW[17] => led_switch:lw.iSW[17]
wd <= sc_sys:sys.wd
l[1] <> l[1]
l[2] <> l[2]
l[3] <> l[3]
l[4] <> l[4]
l[5] <> l[5]
l[6] <> l[6]
l[7] <> l[7]
l[8] <> l[8]
l[9] <> l[9]
l[10] <> l[10]
l[11] <> l[11]
l[12] <> l[12]
l[13] <> l[13]
l[14] <> l[14]
l[15] <> l[15]
l[16] <> l[16]
l[17] <> l[17]
l[18] <> l[18]
l[19] <> l[19]
l[20] <> l[20]
r[1] <> r[1]
r[2] <> r[2]
r[3] <> r[3]
r[4] <> r[4]
r[5] <> r[5]
r[6] <> r[6]
r[7] <> r[7]
r[8] <> r[8]
r[9] <> r[9]
r[10] <> r[10]
r[11] <> r[11]
r[12] <> r[12]
r[13] <> r[13]
r[14] <> r[14]
r[15] <> r[15]
r[16] <> r[16]
r[17] <> r[17]
r[18] <> r[18]
r[19] <> r[19]
r[20] <> r[20]
t[1] <> t[1]
t[2] <> t[2]
t[3] <> t[3]
t[4] <> t[4]
t[5] <> t[5]
t[6] <> t[6]
b[1] <> b[1]
b[2] <> b[2]
b[3] <> b[3]
b[4] <> b[4]
b[5] <> b[5]
b[6] <> b[6]
b[7] <> b[7]
b[8] <> b[8]
b[9] <> b[9]
b[10] <> b[10]


|jop|scio:io|sc_sys:sys
clk => intstate:gen_int:0:cis.clk
clk => tm_ignore_zombie_exc.CLK
clk => dly_timeout[0].CLK
clk => dly_timeout[1].CLK
clk => dly_timeout[2].CLK
clk => dly_timeout[3].CLK
clk => dly_timeout[4].CLK
clk => dly_timeout[5].CLK
clk => dly_timeout[6].CLK
clk => dly_timeout[7].CLK
clk => dly_timeout[8].CLK
clk => dly_timeout[9].CLK
clk => dly_timeout[10].CLK
clk => dly_timeout[11].CLK
clk => dly_timeout[12].CLK
clk => dly_timeout[13].CLK
clk => dly_timeout[14].CLK
clk => dly_timeout[15].CLK
clk => dly_timeout[16].CLK
clk => dly_timeout[17].CLK
clk => dly_timeout[18].CLK
clk => dly_timeout[19].CLK
clk => dly_timeout[20].CLK
clk => dly_timeout[21].CLK
clk => dly_timeout[22].CLK
clk => dly_timeout[23].CLK
clk => dly_timeout[24].CLK
clk => dly_timeout[25].CLK
clk => dly_timeout[26].CLK
clk => dly_timeout[27].CLK
clk => dly_timeout[28].CLK
clk => dly_timeout[29].CLK
clk => dly_timeout[30].CLK
clk => dly_timeout[31].CLK
clk => dly_block.CLK
clk => clearall.CLK
clk => mask[0].CLK
clk => mask[1].CLK
clk => mask[2].CLK
clk => swreq[0].CLK
clk => swreq[1].CLK
clk => swreq[2].CLK
clk => exc_pend.CLK
clk => exc_type[0].CLK
clk => exc_type[1].CLK
clk => exc_type[2].CLK
clk => exc_type[3].CLK
clk => exc_type[4].CLK
clk => exc_type[5].CLK
clk => exc_type[6].CLK
clk => exc_type[7].CLK
clk => lock_reqest.CLK
clk => sync_in.lock_req~reg0.CLK
clk => sync_in.s_in~reg0.CLK
clk => wd~reg0.CLK
clk => timer_cnt[0].CLK
clk => timer_cnt[1].CLK
clk => timer_cnt[2].CLK
clk => timer_cnt[3].CLK
clk => timer_cnt[4].CLK
clk => timer_cnt[5].CLK
clk => timer_cnt[6].CLK
clk => timer_cnt[7].CLK
clk => timer_cnt[8].CLK
clk => timer_cnt[9].CLK
clk => timer_cnt[10].CLK
clk => timer_cnt[11].CLK
clk => timer_cnt[12].CLK
clk => timer_cnt[13].CLK
clk => timer_cnt[14].CLK
clk => timer_cnt[15].CLK
clk => timer_cnt[16].CLK
clk => timer_cnt[17].CLK
clk => timer_cnt[18].CLK
clk => timer_cnt[19].CLK
clk => timer_cnt[20].CLK
clk => timer_cnt[21].CLK
clk => timer_cnt[22].CLK
clk => timer_cnt[23].CLK
clk => timer_cnt[24].CLK
clk => timer_cnt[25].CLK
clk => timer_cnt[26].CLK
clk => timer_cnt[27].CLK
clk => timer_cnt[28].CLK
clk => timer_cnt[29].CLK
clk => timer_cnt[30].CLK
clk => timer_cnt[31].CLK
clk => int_ena.CLK
clk => pre_scale[0].CLK
clk => pre_scale[1].CLK
clk => pre_scale[2].CLK
clk => pre_scale[3].CLK
clk => pre_scale[4].CLK
clk => pre_scale[5].CLK
clk => pre_scale[6].CLK
clk => pre_scale[7].CLK
clk => us_cnt[0].CLK
clk => us_cnt[1].CLK
clk => us_cnt[2].CLK
clk => us_cnt[3].CLK
clk => us_cnt[4].CLK
clk => us_cnt[5].CLK
clk => us_cnt[6].CLK
clk => us_cnt[7].CLK
clk => us_cnt[8].CLK
clk => us_cnt[9].CLK
clk => us_cnt[10].CLK
clk => us_cnt[11].CLK
clk => us_cnt[12].CLK
clk => us_cnt[13].CLK
clk => us_cnt[14].CLK
clk => us_cnt[15].CLK
clk => us_cnt[16].CLK
clk => us_cnt[17].CLK
clk => us_cnt[18].CLK
clk => us_cnt[19].CLK
clk => us_cnt[20].CLK
clk => us_cnt[21].CLK
clk => us_cnt[22].CLK
clk => us_cnt[23].CLK
clk => us_cnt[24].CLK
clk => us_cnt[25].CLK
clk => us_cnt[26].CLK
clk => us_cnt[27].CLK
clk => us_cnt[28].CLK
clk => us_cnt[29].CLK
clk => us_cnt[30].CLK
clk => us_cnt[31].CLK
clk => clock_cnt[0].CLK
clk => clock_cnt[1].CLK
clk => clock_cnt[2].CLK
clk => clock_cnt[3].CLK
clk => clock_cnt[4].CLK
clk => clock_cnt[5].CLK
clk => clock_cnt[6].CLK
clk => clock_cnt[7].CLK
clk => clock_cnt[8].CLK
clk => clock_cnt[9].CLK
clk => clock_cnt[10].CLK
clk => clock_cnt[11].CLK
clk => clock_cnt[12].CLK
clk => clock_cnt[13].CLK
clk => clock_cnt[14].CLK
clk => clock_cnt[15].CLK
clk => clock_cnt[16].CLK
clk => clock_cnt[17].CLK
clk => clock_cnt[18].CLK
clk => clock_cnt[19].CLK
clk => clock_cnt[20].CLK
clk => clock_cnt[21].CLK
clk => clock_cnt[22].CLK
clk => clock_cnt[23].CLK
clk => clock_cnt[24].CLK
clk => clock_cnt[25].CLK
clk => clock_cnt[26].CLK
clk => clock_cnt[27].CLK
clk => clock_cnt[28].CLK
clk => clock_cnt[29].CLK
clk => clock_cnt[30].CLK
clk => clock_cnt[31].CLK
clk => intnr[0].CLK
clk => intnr[1].CLK
clk => intnr[2].CLK
clk => intnr[3].CLK
clk => intnr[4].CLK
clk => exc_dly.CLK
clk => irq_dly.CLK
clk => lock_reqest_dly.CLK
clk => timer_dly.CLK
clk => rd_data[0]~reg0.CLK
clk => rd_data[1]~reg0.CLK
clk => rd_data[2]~reg0.CLK
clk => rd_data[3]~reg0.CLK
clk => rd_data[4]~reg0.CLK
clk => rd_data[5]~reg0.CLK
clk => rd_data[6]~reg0.CLK
clk => rd_data[7]~reg0.CLK
clk => rd_data[8]~reg0.CLK
clk => rd_data[9]~reg0.CLK
clk => rd_data[10]~reg0.CLK
clk => rd_data[11]~reg0.CLK
clk => rd_data[12]~reg0.CLK
clk => rd_data[13]~reg0.CLK
clk => rd_data[14]~reg0.CLK
clk => rd_data[15]~reg0.CLK
clk => rd_data[16]~reg0.CLK
clk => rd_data[17]~reg0.CLK
clk => rd_data[18]~reg0.CLK
clk => rd_data[19]~reg0.CLK
clk => rd_data[20]~reg0.CLK
clk => rd_data[21]~reg0.CLK
clk => rd_data[22]~reg0.CLK
clk => rd_data[23]~reg0.CLK
clk => rd_data[24]~reg0.CLK
clk => rd_data[25]~reg0.CLK
clk => rd_data[26]~reg0.CLK
clk => rd_data[27]~reg0.CLK
clk => rd_data[28]~reg0.CLK
clk => rd_data[29]~reg0.CLK
clk => rd_data[30]~reg0.CLK
clk => rd_data[31]~reg0.CLK
clk => intstate:gen_int:1:cis.clk
clk => intstate:gen_int:2:cis.clk
reset => intstate:gen_int:0:cis.reset
reset => tm_ignore_zombie_exc.ACLR
reset => dly_timeout[0].ACLR
reset => dly_timeout[1].ACLR
reset => dly_timeout[2].ACLR
reset => dly_timeout[3].ACLR
reset => dly_timeout[4].ACLR
reset => dly_timeout[5].ACLR
reset => dly_timeout[6].ACLR
reset => dly_timeout[7].ACLR
reset => dly_timeout[8].ACLR
reset => dly_timeout[9].ACLR
reset => dly_timeout[10].ACLR
reset => dly_timeout[11].ACLR
reset => dly_timeout[12].ACLR
reset => dly_timeout[13].ACLR
reset => dly_timeout[14].ACLR
reset => dly_timeout[15].ACLR
reset => dly_timeout[16].ACLR
reset => dly_timeout[17].ACLR
reset => dly_timeout[18].ACLR
reset => dly_timeout[19].ACLR
reset => dly_timeout[20].ACLR
reset => dly_timeout[21].ACLR
reset => dly_timeout[22].ACLR
reset => dly_timeout[23].ACLR
reset => dly_timeout[24].ACLR
reset => dly_timeout[25].ACLR
reset => dly_timeout[26].ACLR
reset => dly_timeout[27].ACLR
reset => dly_timeout[28].ACLR
reset => dly_timeout[29].ACLR
reset => dly_timeout[30].ACLR
reset => dly_timeout[31].ACLR
reset => dly_block.ACLR
reset => clearall.ACLR
reset => mask[0].ACLR
reset => mask[1].ACLR
reset => mask[2].ACLR
reset => swreq[0].ACLR
reset => swreq[1].ACLR
reset => swreq[2].ACLR
reset => exc_pend.ACLR
reset => exc_type[0].ACLR
reset => exc_type[1].ACLR
reset => exc_type[2].ACLR
reset => exc_type[3].ACLR
reset => exc_type[4].ACLR
reset => exc_type[5].ACLR
reset => exc_type[6].ACLR
reset => exc_type[7].ACLR
reset => lock_reqest.ACLR
reset => sync_in.lock_req~reg0.ACLR
reset => sync_in.s_in~reg0.ACLR
reset => wd~reg0.ACLR
reset => timer_cnt[0].ACLR
reset => timer_cnt[1].ACLR
reset => timer_cnt[2].ACLR
reset => timer_cnt[3].ACLR
reset => timer_cnt[4].ACLR
reset => timer_cnt[5].ACLR
reset => timer_cnt[6].ACLR
reset => timer_cnt[7].ACLR
reset => timer_cnt[8].ACLR
reset => timer_cnt[9].ACLR
reset => timer_cnt[10].ACLR
reset => timer_cnt[11].ACLR
reset => timer_cnt[12].ACLR
reset => timer_cnt[13].ACLR
reset => timer_cnt[14].ACLR
reset => timer_cnt[15].ACLR
reset => timer_cnt[16].ACLR
reset => timer_cnt[17].ACLR
reset => timer_cnt[18].ACLR
reset => timer_cnt[19].ACLR
reset => timer_cnt[20].ACLR
reset => timer_cnt[21].ACLR
reset => timer_cnt[22].ACLR
reset => timer_cnt[23].ACLR
reset => timer_cnt[24].ACLR
reset => timer_cnt[25].ACLR
reset => timer_cnt[26].ACLR
reset => timer_cnt[27].ACLR
reset => timer_cnt[28].ACLR
reset => timer_cnt[29].ACLR
reset => timer_cnt[30].ACLR
reset => timer_cnt[31].ACLR
reset => int_ena.ACLR
reset => pre_scale[0].PRESET
reset => pre_scale[1].PRESET
reset => pre_scale[2].ACLR
reset => pre_scale[3].PRESET
reset => pre_scale[4].PRESET
reset => pre_scale[5].PRESET
reset => pre_scale[6].ACLR
reset => pre_scale[7].ACLR
reset => us_cnt[0].ACLR
reset => us_cnt[1].ACLR
reset => us_cnt[2].ACLR
reset => us_cnt[3].ACLR
reset => us_cnt[4].ACLR
reset => us_cnt[5].ACLR
reset => us_cnt[6].ACLR
reset => us_cnt[7].ACLR
reset => us_cnt[8].ACLR
reset => us_cnt[9].ACLR
reset => us_cnt[10].ACLR
reset => us_cnt[11].ACLR
reset => us_cnt[12].ACLR
reset => us_cnt[13].ACLR
reset => us_cnt[14].ACLR
reset => us_cnt[15].ACLR
reset => us_cnt[16].ACLR
reset => us_cnt[17].ACLR
reset => us_cnt[18].ACLR
reset => us_cnt[19].ACLR
reset => us_cnt[20].ACLR
reset => us_cnt[21].ACLR
reset => us_cnt[22].ACLR
reset => us_cnt[23].ACLR
reset => us_cnt[24].ACLR
reset => us_cnt[25].ACLR
reset => us_cnt[26].ACLR
reset => us_cnt[27].ACLR
reset => us_cnt[28].ACLR
reset => us_cnt[29].ACLR
reset => us_cnt[30].ACLR
reset => us_cnt[31].ACLR
reset => clock_cnt[0].ACLR
reset => clock_cnt[1].ACLR
reset => clock_cnt[2].ACLR
reset => clock_cnt[3].ACLR
reset => clock_cnt[4].ACLR
reset => clock_cnt[5].ACLR
reset => clock_cnt[6].ACLR
reset => clock_cnt[7].ACLR
reset => clock_cnt[8].ACLR
reset => clock_cnt[9].ACLR
reset => clock_cnt[10].ACLR
reset => clock_cnt[11].ACLR
reset => clock_cnt[12].ACLR
reset => clock_cnt[13].ACLR
reset => clock_cnt[14].ACLR
reset => clock_cnt[15].ACLR
reset => clock_cnt[16].ACLR
reset => clock_cnt[17].ACLR
reset => clock_cnt[18].ACLR
reset => clock_cnt[19].ACLR
reset => clock_cnt[20].ACLR
reset => clock_cnt[21].ACLR
reset => clock_cnt[22].ACLR
reset => clock_cnt[23].ACLR
reset => clock_cnt[24].ACLR
reset => clock_cnt[25].ACLR
reset => clock_cnt[26].ACLR
reset => clock_cnt[27].ACLR
reset => clock_cnt[28].ACLR
reset => clock_cnt[29].ACLR
reset => clock_cnt[30].ACLR
reset => clock_cnt[31].ACLR
reset => intnr[0].ACLR
reset => intnr[1].ACLR
reset => intnr[2].ACLR
reset => intnr[3].ACLR
reset => intnr[4].ACLR
reset => exc_dly.ACLR
reset => irq_dly.ACLR
reset => lock_reqest_dly.ACLR
reset => timer_dly.ACLR
reset => rd_data[0]~reg0.ACLR
reset => rd_data[1]~reg0.ACLR
reset => rd_data[2]~reg0.ACLR
reset => rd_data[3]~reg0.ACLR
reset => rd_data[4]~reg0.ACLR
reset => rd_data[5]~reg0.ACLR
reset => rd_data[6]~reg0.ACLR
reset => rd_data[7]~reg0.ACLR
reset => rd_data[8]~reg0.ACLR
reset => rd_data[9]~reg0.ACLR
reset => rd_data[10]~reg0.ACLR
reset => rd_data[11]~reg0.ACLR
reset => rd_data[12]~reg0.ACLR
reset => rd_data[13]~reg0.ACLR
reset => rd_data[14]~reg0.ACLR
reset => rd_data[15]~reg0.ACLR
reset => rd_data[16]~reg0.ACLR
reset => rd_data[17]~reg0.ACLR
reset => rd_data[18]~reg0.ACLR
reset => rd_data[19]~reg0.ACLR
reset => rd_data[20]~reg0.ACLR
reset => rd_data[21]~reg0.ACLR
reset => rd_data[22]~reg0.ACLR
reset => rd_data[23]~reg0.ACLR
reset => rd_data[24]~reg0.ACLR
reset => rd_data[25]~reg0.ACLR
reset => rd_data[26]~reg0.ACLR
reset => rd_data[27]~reg0.ACLR
reset => rd_data[28]~reg0.ACLR
reset => rd_data[29]~reg0.ACLR
reset => rd_data[30]~reg0.ACLR
reset => rd_data[31]~reg0.ACLR
reset => intstate:gen_int:1:cis.reset
reset => intstate:gen_int:2:cis.reset
address[0] => Mux0.IN9
address[0] => Mux1.IN9
address[0] => Mux2.IN9
address[0] => Mux3.IN9
address[0] => Mux4.IN9
address[0] => Mux5.IN9
address[0] => Mux6.IN9
address[0] => Mux7.IN9
address[0] => Mux8.IN9
address[0] => Mux9.IN9
address[0] => Mux10.IN9
address[0] => Mux11.IN9
address[0] => Mux12.IN9
address[0] => Mux13.IN9
address[0] => Mux14.IN9
address[0] => Mux15.IN9
address[0] => Mux16.IN9
address[0] => Mux17.IN9
address[0] => Mux18.IN9
address[0] => Mux19.IN9
address[0] => Mux20.IN9
address[0] => Mux21.IN9
address[0] => Mux22.IN9
address[0] => Mux23.IN9
address[0] => Mux24.IN8
address[0] => Mux25.IN8
address[0] => Mux26.IN8
address[0] => Mux27.IN7
address[0] => Mux28.IN7
address[0] => Mux29.IN7
address[0] => Mux30.IN7
address[0] => Mux31.IN5
address[0] => Mux32.IN18
address[0] => Mux33.IN3
address[0] => Mux34.IN3
address[0] => Mux35.IN3
address[0] => Mux36.IN3
address[0] => Mux37.IN3
address[0] => Mux38.IN3
address[0] => Mux39.IN3
address[0] => Mux40.IN3
address[0] => Mux41.IN3
address[0] => Mux42.IN3
address[0] => Mux43.IN3
address[0] => Mux44.IN3
address[0] => Mux45.IN3
address[0] => Mux46.IN3
address[0] => Mux47.IN3
address[0] => Mux48.IN3
address[0] => Mux49.IN3
address[0] => Mux50.IN3
address[0] => Mux51.IN3
address[0] => Mux52.IN3
address[0] => Mux53.IN3
address[0] => Mux54.IN3
address[0] => Mux55.IN3
address[0] => Mux56.IN3
address[0] => Mux57.IN3
address[0] => Mux58.IN3
address[0] => Mux59.IN3
address[0] => Mux60.IN3
address[0] => Mux61.IN3
address[0] => Mux62.IN3
address[0] => Mux63.IN3
address[0] => Mux64.IN3
address[0] => Mux65.IN19
address[0] => Mux66.IN19
address[0] => Mux67.IN19
address[0] => Mux68.IN3
address[0] => Mux69.IN3
address[0] => Mux70.IN3
address[0] => Mux71.IN3
address[0] => Mux72.IN3
address[0] => Mux73.IN3
address[0] => Mux74.IN18
address[0] => Mux75.IN18
address[0] => Mux76.IN18
address[0] => Mux77.IN19
address[0] => Mux78.IN3
address[0] => Mux79.IN3
address[0] => Mux80.IN3
address[0] => Mux81.IN3
address[0] => Mux82.IN3
address[0] => Mux83.IN3
address[0] => Mux84.IN19
address[0] => Mux85.IN3
address[0] => Mux86.IN3
address[0] => Mux87.IN3
address[0] => Mux88.IN3
address[0] => Mux89.IN3
address[0] => Mux90.IN3
address[0] => Mux91.IN3
address[0] => Mux92.IN3
address[0] => Mux93.IN3
address[0] => Mux94.IN3
address[0] => Mux95.IN3
address[0] => Mux96.IN3
address[0] => Mux97.IN3
address[0] => Mux98.IN3
address[0] => Mux99.IN3
address[0] => Mux100.IN3
address[0] => Mux101.IN3
address[0] => Mux102.IN3
address[0] => Mux103.IN3
address[0] => Mux104.IN3
address[0] => Mux105.IN3
address[0] => Mux106.IN3
address[0] => Mux107.IN3
address[0] => Mux108.IN3
address[0] => Mux109.IN3
address[0] => Mux110.IN3
address[0] => Mux111.IN3
address[0] => Mux112.IN3
address[0] => Mux113.IN3
address[0] => Mux114.IN3
address[0] => Mux115.IN3
address[0] => Mux116.IN3
address[0] => Mux117.IN4
address[0] => Equal2.IN3
address[1] => Mux0.IN8
address[1] => Mux1.IN8
address[1] => Mux2.IN8
address[1] => Mux3.IN8
address[1] => Mux4.IN8
address[1] => Mux5.IN8
address[1] => Mux6.IN8
address[1] => Mux7.IN8
address[1] => Mux8.IN8
address[1] => Mux9.IN8
address[1] => Mux10.IN8
address[1] => Mux11.IN8
address[1] => Mux12.IN8
address[1] => Mux13.IN8
address[1] => Mux14.IN8
address[1] => Mux15.IN8
address[1] => Mux16.IN8
address[1] => Mux17.IN8
address[1] => Mux18.IN8
address[1] => Mux19.IN8
address[1] => Mux20.IN8
address[1] => Mux21.IN8
address[1] => Mux22.IN8
address[1] => Mux23.IN8
address[1] => Mux24.IN7
address[1] => Mux25.IN7
address[1] => Mux26.IN7
address[1] => Mux27.IN6
address[1] => Mux28.IN6
address[1] => Mux29.IN6
address[1] => Mux30.IN6
address[1] => Mux31.IN4
address[1] => Mux32.IN17
address[1] => Mux33.IN2
address[1] => Mux34.IN2
address[1] => Mux35.IN2
address[1] => Mux36.IN2
address[1] => Mux37.IN2
address[1] => Mux38.IN2
address[1] => Mux39.IN2
address[1] => Mux40.IN2
address[1] => Mux41.IN2
address[1] => Mux42.IN2
address[1] => Mux43.IN2
address[1] => Mux44.IN2
address[1] => Mux45.IN2
address[1] => Mux46.IN2
address[1] => Mux47.IN2
address[1] => Mux48.IN2
address[1] => Mux49.IN2
address[1] => Mux50.IN2
address[1] => Mux51.IN2
address[1] => Mux52.IN2
address[1] => Mux53.IN2
address[1] => Mux54.IN2
address[1] => Mux55.IN2
address[1] => Mux56.IN2
address[1] => Mux57.IN2
address[1] => Mux58.IN2
address[1] => Mux59.IN2
address[1] => Mux60.IN2
address[1] => Mux61.IN2
address[1] => Mux62.IN2
address[1] => Mux63.IN2
address[1] => Mux64.IN2
address[1] => Mux65.IN18
address[1] => Mux66.IN18
address[1] => Mux67.IN18
address[1] => Mux68.IN2
address[1] => Mux69.IN2
address[1] => Mux70.IN2
address[1] => Mux71.IN2
address[1] => Mux72.IN2
address[1] => Mux73.IN2
address[1] => Mux74.IN17
address[1] => Mux75.IN17
address[1] => Mux76.IN17
address[1] => Mux77.IN18
address[1] => Mux78.IN2
address[1] => Mux79.IN2
address[1] => Mux80.IN2
address[1] => Mux81.IN2
address[1] => Mux82.IN2
address[1] => Mux83.IN2
address[1] => Mux84.IN18
address[1] => Mux85.IN2
address[1] => Mux86.IN2
address[1] => Mux87.IN2
address[1] => Mux88.IN2
address[1] => Mux89.IN2
address[1] => Mux90.IN2
address[1] => Mux91.IN2
address[1] => Mux92.IN2
address[1] => Mux93.IN2
address[1] => Mux94.IN2
address[1] => Mux95.IN2
address[1] => Mux96.IN2
address[1] => Mux97.IN2
address[1] => Mux98.IN2
address[1] => Mux99.IN2
address[1] => Mux100.IN2
address[1] => Mux101.IN2
address[1] => Mux102.IN2
address[1] => Mux103.IN2
address[1] => Mux104.IN2
address[1] => Mux105.IN2
address[1] => Mux106.IN2
address[1] => Mux107.IN2
address[1] => Mux108.IN2
address[1] => Mux109.IN2
address[1] => Mux110.IN2
address[1] => Mux111.IN2
address[1] => Mux112.IN2
address[1] => Mux113.IN2
address[1] => Mux114.IN2
address[1] => Mux115.IN2
address[1] => Mux116.IN2
address[1] => Mux117.IN3
address[1] => Equal2.IN2
address[2] => Mux0.IN7
address[2] => Mux1.IN7
address[2] => Mux2.IN7
address[2] => Mux3.IN7
address[2] => Mux4.IN7
address[2] => Mux5.IN7
address[2] => Mux6.IN7
address[2] => Mux7.IN7
address[2] => Mux8.IN7
address[2] => Mux9.IN7
address[2] => Mux10.IN7
address[2] => Mux11.IN7
address[2] => Mux12.IN7
address[2] => Mux13.IN7
address[2] => Mux14.IN7
address[2] => Mux15.IN7
address[2] => Mux16.IN7
address[2] => Mux17.IN7
address[2] => Mux18.IN7
address[2] => Mux19.IN7
address[2] => Mux20.IN7
address[2] => Mux21.IN7
address[2] => Mux22.IN7
address[2] => Mux23.IN7
address[2] => Mux24.IN6
address[2] => Mux25.IN6
address[2] => Mux26.IN6
address[2] => Mux27.IN5
address[2] => Mux28.IN5
address[2] => Mux29.IN5
address[2] => Mux30.IN5
address[2] => Mux31.IN3
address[2] => Mux32.IN16
address[2] => Mux33.IN1
address[2] => Mux34.IN1
address[2] => Mux35.IN1
address[2] => Mux36.IN1
address[2] => Mux37.IN1
address[2] => Mux38.IN1
address[2] => Mux39.IN1
address[2] => Mux40.IN1
address[2] => Mux41.IN1
address[2] => Mux42.IN1
address[2] => Mux43.IN1
address[2] => Mux44.IN1
address[2] => Mux45.IN1
address[2] => Mux46.IN1
address[2] => Mux47.IN1
address[2] => Mux48.IN1
address[2] => Mux49.IN1
address[2] => Mux50.IN1
address[2] => Mux51.IN1
address[2] => Mux52.IN1
address[2] => Mux53.IN1
address[2] => Mux54.IN1
address[2] => Mux55.IN1
address[2] => Mux56.IN1
address[2] => Mux57.IN1
address[2] => Mux58.IN1
address[2] => Mux59.IN1
address[2] => Mux60.IN1
address[2] => Mux61.IN1
address[2] => Mux62.IN1
address[2] => Mux63.IN1
address[2] => Mux64.IN1
address[2] => Mux65.IN17
address[2] => Mux66.IN17
address[2] => Mux67.IN17
address[2] => Mux68.IN1
address[2] => Mux69.IN1
address[2] => Mux70.IN1
address[2] => Mux71.IN1
address[2] => Mux72.IN1
address[2] => Mux73.IN1
address[2] => Mux74.IN16
address[2] => Mux75.IN16
address[2] => Mux76.IN16
address[2] => Mux77.IN17
address[2] => Mux78.IN1
address[2] => Mux79.IN1
address[2] => Mux80.IN1
address[2] => Mux81.IN1
address[2] => Mux82.IN1
address[2] => Mux83.IN1
address[2] => Mux84.IN17
address[2] => Mux85.IN1
address[2] => Mux86.IN1
address[2] => Mux87.IN1
address[2] => Mux88.IN1
address[2] => Mux89.IN1
address[2] => Mux90.IN1
address[2] => Mux91.IN1
address[2] => Mux92.IN1
address[2] => Mux93.IN1
address[2] => Mux94.IN1
address[2] => Mux95.IN1
address[2] => Mux96.IN1
address[2] => Mux97.IN1
address[2] => Mux98.IN1
address[2] => Mux99.IN1
address[2] => Mux100.IN1
address[2] => Mux101.IN1
address[2] => Mux102.IN1
address[2] => Mux103.IN1
address[2] => Mux104.IN1
address[2] => Mux105.IN1
address[2] => Mux106.IN1
address[2] => Mux107.IN1
address[2] => Mux108.IN1
address[2] => Mux109.IN1
address[2] => Mux110.IN1
address[2] => Mux111.IN1
address[2] => Mux112.IN1
address[2] => Mux113.IN1
address[2] => Mux114.IN1
address[2] => Mux115.IN1
address[2] => Mux116.IN1
address[2] => Mux117.IN2
address[2] => Equal2.IN0
address[3] => Mux0.IN6
address[3] => Mux1.IN6
address[3] => Mux2.IN6
address[3] => Mux3.IN6
address[3] => Mux4.IN6
address[3] => Mux5.IN6
address[3] => Mux6.IN6
address[3] => Mux7.IN6
address[3] => Mux8.IN6
address[3] => Mux9.IN6
address[3] => Mux10.IN6
address[3] => Mux11.IN6
address[3] => Mux12.IN6
address[3] => Mux13.IN6
address[3] => Mux14.IN6
address[3] => Mux15.IN6
address[3] => Mux16.IN6
address[3] => Mux17.IN6
address[3] => Mux18.IN6
address[3] => Mux19.IN6
address[3] => Mux20.IN6
address[3] => Mux21.IN6
address[3] => Mux22.IN6
address[3] => Mux23.IN6
address[3] => Mux24.IN5
address[3] => Mux25.IN5
address[3] => Mux26.IN5
address[3] => Mux27.IN4
address[3] => Mux28.IN4
address[3] => Mux29.IN4
address[3] => Mux30.IN4
address[3] => Mux31.IN2
address[3] => Mux32.IN15
address[3] => Mux33.IN0
address[3] => Mux34.IN0
address[3] => Mux35.IN0
address[3] => Mux36.IN0
address[3] => Mux37.IN0
address[3] => Mux38.IN0
address[3] => Mux39.IN0
address[3] => Mux40.IN0
address[3] => Mux41.IN0
address[3] => Mux42.IN0
address[3] => Mux43.IN0
address[3] => Mux44.IN0
address[3] => Mux45.IN0
address[3] => Mux46.IN0
address[3] => Mux47.IN0
address[3] => Mux48.IN0
address[3] => Mux49.IN0
address[3] => Mux50.IN0
address[3] => Mux51.IN0
address[3] => Mux52.IN0
address[3] => Mux53.IN0
address[3] => Mux54.IN0
address[3] => Mux55.IN0
address[3] => Mux56.IN0
address[3] => Mux57.IN0
address[3] => Mux58.IN0
address[3] => Mux59.IN0
address[3] => Mux60.IN0
address[3] => Mux61.IN0
address[3] => Mux62.IN0
address[3] => Mux63.IN0
address[3] => Mux64.IN0
address[3] => Mux65.IN16
address[3] => Mux66.IN16
address[3] => Mux67.IN16
address[3] => Mux68.IN0
address[3] => Mux69.IN0
address[3] => Mux70.IN0
address[3] => Mux71.IN0
address[3] => Mux72.IN0
address[3] => Mux73.IN0
address[3] => Mux74.IN15
address[3] => Mux75.IN15
address[3] => Mux76.IN15
address[3] => Mux77.IN16
address[3] => Mux78.IN0
address[3] => Mux79.IN0
address[3] => Mux80.IN0
address[3] => Mux81.IN0
address[3] => Mux82.IN0
address[3] => Mux83.IN0
address[3] => Mux84.IN16
address[3] => Mux85.IN0
address[3] => Mux86.IN0
address[3] => Mux87.IN0
address[3] => Mux88.IN0
address[3] => Mux89.IN0
address[3] => Mux90.IN0
address[3] => Mux91.IN0
address[3] => Mux92.IN0
address[3] => Mux93.IN0
address[3] => Mux94.IN0
address[3] => Mux95.IN0
address[3] => Mux96.IN0
address[3] => Mux97.IN0
address[3] => Mux98.IN0
address[3] => Mux99.IN0
address[3] => Mux100.IN0
address[3] => Mux101.IN0
address[3] => Mux102.IN0
address[3] => Mux103.IN0
address[3] => Mux104.IN0
address[3] => Mux105.IN0
address[3] => Mux106.IN0
address[3] => Mux107.IN0
address[3] => Mux108.IN0
address[3] => Mux109.IN0
address[3] => Mux110.IN0
address[3] => Mux111.IN0
address[3] => Mux112.IN0
address[3] => Mux113.IN0
address[3] => Mux114.IN0
address[3] => Mux115.IN0
address[3] => Mux116.IN0
address[3] => Mux117.IN1
address[3] => Equal2.IN1
wr_data[0] => Decoder1.IN1
wr_data[0] => Mux32.IN19
wr_data[0] => Mux64.IN4
wr_data[0] => Mux68.IN4
wr_data[0] => Mux76.IN19
wr_data[0] => Mux78.IN4
wr_data[0] => Mux79.IN4
wr_data[0] => Mux80.IN4
wr_data[0] => Mux83.IN4
wr_data[0] => Mux116.IN4
wr_data[1] => Decoder1.IN0
wr_data[1] => Mux63.IN4
wr_data[1] => Mux75.IN19
wr_data[1] => Mux82.IN4
wr_data[1] => Mux115.IN4
wr_data[2] => Mux62.IN4
wr_data[2] => Mux74.IN19
wr_data[2] => Mux81.IN4
wr_data[2] => Mux114.IN4
wr_data[3] => Mux61.IN4
wr_data[3] => Mux73.IN4
wr_data[3] => Mux113.IN4
wr_data[4] => Mux60.IN4
wr_data[4] => Mux72.IN4
wr_data[4] => Mux112.IN4
wr_data[5] => Mux59.IN4
wr_data[5] => Mux71.IN4
wr_data[5] => Mux111.IN4
wr_data[6] => Mux58.IN4
wr_data[6] => Mux70.IN4
wr_data[6] => Mux110.IN4
wr_data[7] => Mux57.IN4
wr_data[7] => Mux69.IN4
wr_data[7] => Mux109.IN4
wr_data[8] => Mux56.IN4
wr_data[8] => Mux108.IN4
wr_data[9] => Mux55.IN4
wr_data[9] => Mux107.IN4
wr_data[10] => Mux54.IN4
wr_data[10] => Mux106.IN4
wr_data[11] => Mux53.IN4
wr_data[11] => Mux105.IN4
wr_data[12] => Mux52.IN4
wr_data[12] => Mux104.IN4
wr_data[13] => Mux51.IN4
wr_data[13] => Mux103.IN4
wr_data[14] => Mux50.IN4
wr_data[14] => Mux102.IN4
wr_data[15] => Mux49.IN4
wr_data[15] => Mux101.IN4
wr_data[16] => Mux48.IN4
wr_data[16] => Mux100.IN4
wr_data[17] => Mux47.IN4
wr_data[17] => Mux99.IN4
wr_data[18] => Mux46.IN4
wr_data[18] => Mux98.IN4
wr_data[19] => Mux45.IN4
wr_data[19] => Mux97.IN4
wr_data[20] => Mux44.IN4
wr_data[20] => Mux96.IN4
wr_data[21] => Mux43.IN4
wr_data[21] => Mux95.IN4
wr_data[22] => Mux42.IN4
wr_data[22] => Mux94.IN4
wr_data[23] => Mux41.IN4
wr_data[23] => Mux93.IN4
wr_data[24] => Mux40.IN4
wr_data[24] => Mux92.IN4
wr_data[25] => Mux39.IN4
wr_data[25] => Mux91.IN4
wr_data[26] => Mux38.IN4
wr_data[26] => Mux90.IN4
wr_data[27] => Mux37.IN4
wr_data[27] => Mux89.IN4
wr_data[28] => Mux36.IN4
wr_data[28] => Mux88.IN4
wr_data[29] => Mux35.IN4
wr_data[29] => Mux87.IN4
wr_data[30] => Mux34.IN4
wr_data[30] => Mux86.IN4
wr_data[31] => Mux33.IN4
wr_data[31] => Mux85.IN4
rd => process_7.IN1
rd => rd_data[31]~reg0.ENA
rd => rd_data[30]~reg0.ENA
rd => rd_data[29]~reg0.ENA
rd => rd_data[28]~reg0.ENA
rd => rd_data[27]~reg0.ENA
rd => rd_data[26]~reg0.ENA
rd => rd_data[25]~reg0.ENA
rd => rd_data[24]~reg0.ENA
rd => rd_data[23]~reg0.ENA
rd => rd_data[22]~reg0.ENA
rd => rd_data[21]~reg0.ENA
rd => rd_data[20]~reg0.ENA
rd => rd_data[19]~reg0.ENA
rd => rd_data[18]~reg0.ENA
rd => rd_data[17]~reg0.ENA
rd => rd_data[16]~reg0.ENA
rd => rd_data[15]~reg0.ENA
rd => rd_data[14]~reg0.ENA
rd => rd_data[13]~reg0.ENA
rd => rd_data[12]~reg0.ENA
rd => rd_data[11]~reg0.ENA
rd => rd_data[10]~reg0.ENA
rd => rd_data[9]~reg0.ENA
rd => rd_data[8]~reg0.ENA
rd => rd_data[7]~reg0.ENA
rd => rd_data[6]~reg0.ENA
rd => rd_data[5]~reg0.ENA
rd => rd_data[4]~reg0.ENA
rd => rd_data[3]~reg0.ENA
rd => rd_data[2]~reg0.ENA
rd => rd_data[1]~reg0.ENA
rd => rd_data[0]~reg0.ENA
wr => int_ena.OUTPUTSELECT
wr => swreq.OUTPUTSELECT
wr => swreq.OUTPUTSELECT
wr => swreq.OUTPUTSELECT
wr => exc_type.OUTPUTSELECT
wr => exc_type.OUTPUTSELECT
wr => exc_type.OUTPUTSELECT
wr => exc_pend.OUTPUTSELECT
wr => clearall.OUTPUTSELECT
wr => dly_block.OUTPUTSELECT
wr => timer_cnt[31].ENA
wr => timer_cnt[30].ENA
wr => timer_cnt[29].ENA
wr => timer_cnt[28].ENA
wr => timer_cnt[27].ENA
wr => timer_cnt[26].ENA
wr => timer_cnt[25].ENA
wr => timer_cnt[24].ENA
wr => timer_cnt[23].ENA
wr => timer_cnt[22].ENA
wr => timer_cnt[21].ENA
wr => timer_cnt[20].ENA
wr => timer_cnt[19].ENA
wr => timer_cnt[18].ENA
wr => timer_cnt[17].ENA
wr => timer_cnt[16].ENA
wr => timer_cnt[15].ENA
wr => timer_cnt[14].ENA
wr => timer_cnt[13].ENA
wr => timer_cnt[12].ENA
wr => timer_cnt[11].ENA
wr => timer_cnt[10].ENA
wr => timer_cnt[9].ENA
wr => timer_cnt[8].ENA
wr => timer_cnt[7].ENA
wr => timer_cnt[6].ENA
wr => timer_cnt[5].ENA
wr => timer_cnt[4].ENA
wr => timer_cnt[3].ENA
wr => timer_cnt[2].ENA
wr => timer_cnt[1].ENA
wr => timer_cnt[0].ENA
wr => wd~reg0.ENA
wr => sync_in.s_in~reg0.ENA
wr => sync_in.lock_req~reg0.ENA
wr => lock_reqest.ENA
wr => exc_type[7].ENA
wr => exc_type[6].ENA
wr => exc_type[5].ENA
wr => exc_type[4].ENA
wr => exc_type[3].ENA
wr => mask[2].ENA
wr => mask[1].ENA
wr => mask[0].ENA
wr => dly_timeout[31].ENA
wr => dly_timeout[30].ENA
wr => dly_timeout[29].ENA
wr => dly_timeout[28].ENA
wr => dly_timeout[27].ENA
wr => dly_timeout[26].ENA
wr => dly_timeout[25].ENA
wr => dly_timeout[24].ENA
wr => dly_timeout[23].ENA
wr => dly_timeout[22].ENA
wr => dly_timeout[21].ENA
wr => dly_timeout[20].ENA
wr => dly_timeout[19].ENA
wr => dly_timeout[18].ENA
wr => dly_timeout[17].ENA
wr => dly_timeout[16].ENA
wr => dly_timeout[15].ENA
wr => dly_timeout[14].ENA
wr => dly_timeout[13].ENA
wr => dly_timeout[12].ENA
wr => dly_timeout[11].ENA
wr => dly_timeout[10].ENA
wr => dly_timeout[9].ENA
wr => dly_timeout[8].ENA
wr => dly_timeout[7].ENA
wr => dly_timeout[6].ENA
wr => dly_timeout[5].ENA
wr => dly_timeout[4].ENA
wr => dly_timeout[3].ENA
wr => dly_timeout[2].ENA
wr => dly_timeout[1].ENA
wr => dly_timeout[0].ENA
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_cnt[0] <= rdy_cnt.DB_MAX_OUTPUT_PORT_TYPE
rdy_cnt[1] <= rdy_cnt.DB_MAX_OUTPUT_PORT_TYPE
irq_in.ena <= int_ena.DB_MAX_OUTPUT_PORT_TYPE
irq_in.exc <= exc.DB_MAX_OUTPUT_PORT_TYPE
irq_in.irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
irq_out.ack_exc => process_7.IN0
irq_out.ack_irq => ack[2].DATAB
irq_out.ack_irq => ack[1].DATAB
irq_out.ack_irq => ack[0].DATAB
irq_out.ack_irq => process_7.IN1
irq_out.ack_irq => intnr[4].ENA
irq_out.ack_irq => intnr[3].ENA
irq_out.ack_irq => intnr[2].ENA
irq_out.ack_irq => intnr[1].ENA
irq_out.ack_irq => intnr[0].ENA
exc_req.rollback => tm_ignore_zombie_exc.OUTPUTSELECT
exc_req.rollback => exc_type.OUTPUTSELECT
exc_req.rollback => exc_type.OUTPUTSELECT
exc_req.rollback => exc_type.OUTPUTSELECT
exc_req.rollback => exc_pend.OUTPUTSELECT
exc_req.ab => exc_type.OUTPUTSELECT
exc_req.ab => exc_type.OUTPUTSELECT
exc_req.ab => exc_type.OUTPUTSELECT
exc_req.ab => exc_pend.OUTPUTSELECT
exc_req.np => exc_type.OUTPUTSELECT
exc_req.np => exc_type.OUTPUTSELECT
exc_req.np => exc_type.OUTPUTSELECT
exc_req.np => exc_pend.OUTPUTSELECT
exc_req.spov => exc_type.OUTPUTSELECT
exc_req.spov => exc_type.OUTPUTSELECT
exc_req.spov => exc_type.OUTPUTSELECT
exc_req.spov => exc_pend.DATAA
exc_req.spov => exc_pend.DATAA
io_int[0] => intreq[1].IN1
io_int[1] => intreq[2].IN1
sync_out.halted => rdy_cnt.IN1
sync_out.s_out => Mux31.IN14
sync_in.lock_req <= sync_in.lock_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_in.s_in <= sync_in.s_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd <= wd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_sys:sys|intstate:\gen_int:0:cis
clk => flag.CLK
reset => flag.ACLR
irq => flag.OUTPUTSELECT
ena => pending.IN1
ack => process_0.IN0
clear => process_0.IN1
pending <= pending.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_sys:sys|intstate:\gen_int:1:cis
clk => flag.CLK
reset => flag.ACLR
irq => flag.OUTPUTSELECT
ena => pending.IN1
ack => process_0.IN0
clear => process_0.IN1
pending <= pending.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_sys:sys|intstate:\gen_int:2:cis
clk => flag.CLK
reset => flag.ACLR
irq => flag.OUTPUTSELECT
ena => pending.IN1
ack => process_0.IN0
clear => process_0.IN1
pending <= pending.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_uart:ua
clk => fifo:tf.clk
clk => parity_error.CLK
clk => rx_clk_ena.CLK
clk => rf_wr.CLK
clk => rsr[0].CLK
clk => rsr[1].CLK
clk => rsr[2].CLK
clk => rsr[3].CLK
clk => rsr[4].CLK
clk => rsr[5].CLK
clk => rsr[6].CLK
clk => rsr[7].CLK
clk => rsr[8].CLK
clk => rsr[9].CLK
clk => rsr[10].CLK
clk => \process_3:i[0].CLK
clk => \process_3:i[1].CLK
clk => \process_3:i[2].CLK
clk => \process_3:i[3].CLK
clk => ncts_buf[0].CLK
clk => ncts_buf[1].CLK
clk => ncts_buf[2].CLK
clk => tf_rd.CLK
clk => tsr[0].CLK
clk => tsr[1].CLK
clk => tsr[2].CLK
clk => tsr[3].CLK
clk => tsr[4].CLK
clk => tsr[5].CLK
clk => tsr[6].CLK
clk => tsr[7].CLK
clk => tsr[8].CLK
clk => tsr[9].CLK
clk => tsr[10].CLK
clk => uart_tx_state.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => rxd_reg[0].CLK
clk => rxd_reg[1].CLK
clk => rxd_reg[2].CLK
clk => rx_buf[0].CLK
clk => rx_buf[1].CLK
clk => rx_buf[2].CLK
clk => rx_clk.CLK
clk => tx_clk.CLK
clk => clkrx[0].CLK
clk => clkrx[1].CLK
clk => clkrx[2].CLK
clk => clkrx[3].CLK
clk => clktx[0].CLK
clk => clktx[1].CLK
clk => clktx[2].CLK
clk => clktx[3].CLK
clk => clk16[0].CLK
clk => clk16[1].CLK
clk => clk16[2].CLK
clk => clk16[3].CLK
clk => clk16[4].CLK
clk => clk16[5].CLK
clk => ua_rd.CLK
clk => parity_mode[0].CLK
clk => parity_mode[1].CLK
clk => rd_data[0]~reg0.CLK
clk => rd_data[1]~reg0.CLK
clk => rd_data[2]~reg0.CLK
clk => rd_data[3]~reg0.CLK
clk => rd_data[4]~reg0.CLK
clk => rd_data[5]~reg0.CLK
clk => rd_data[6]~reg0.CLK
clk => rd_data[7]~reg0.CLK
clk => fifo:rf.clk
clk => uart_rx_state~4.DATAIN
reset => fifo:tf.reset
reset => parity_error.ACLR
reset => rx_clk_ena.ACLR
reset => rf_wr.ACLR
reset => rsr[0].ACLR
reset => rsr[1].ACLR
reset => rsr[2].ACLR
reset => rsr[3].ACLR
reset => rsr[4].ACLR
reset => rsr[5].ACLR
reset => rsr[6].ACLR
reset => rsr[7].ACLR
reset => rsr[8].ACLR
reset => rsr[9].ACLR
reset => rsr[10].ACLR
reset => ncts_buf[0].PRESET
reset => ncts_buf[1].PRESET
reset => ncts_buf[2].PRESET
reset => tf_rd.ACLR
reset => tsr[0].PRESET
reset => tsr[1].PRESET
reset => tsr[2].PRESET
reset => tsr[3].PRESET
reset => tsr[4].PRESET
reset => tsr[5].PRESET
reset => tsr[6].PRESET
reset => tsr[7].PRESET
reset => tsr[8].PRESET
reset => tsr[9].PRESET
reset => tsr[10].PRESET
reset => uart_tx_state.ACLR
reset => rx_buf[0].PRESET
reset => rx_buf[1].PRESET
reset => rx_buf[2].PRESET
reset => rx_clk.ACLR
reset => tx_clk.ACLR
reset => clkrx[0].ACLR
reset => clkrx[1].ACLR
reset => clkrx[2].ACLR
reset => clkrx[3].ACLR
reset => clktx[0].ACLR
reset => clktx[1].ACLR
reset => clktx[2].ACLR
reset => clktx[3].ACLR
reset => clk16[0].ACLR
reset => clk16[1].ACLR
reset => clk16[2].ACLR
reset => clk16[3].ACLR
reset => clk16[4].ACLR
reset => clk16[5].ACLR
reset => parity_mode[0].ACLR
reset => parity_mode[1].ACLR
reset => rd_data[0]~reg0.ACLR
reset => rd_data[1]~reg0.ACLR
reset => rd_data[2]~reg0.ACLR
reset => rd_data[3]~reg0.ACLR
reset => rd_data[4]~reg0.ACLR
reset => rd_data[5]~reg0.ACLR
reset => rd_data[6]~reg0.ACLR
reset => rd_data[7]~reg0.ACLR
reset => fifo:rf.reset
reset => uart_rx_state~6.DATAIN
reset => ua_rd.ENA
reset => rxd_reg[2].ENA
reset => rxd_reg[1].ENA
reset => rxd_reg[0].ENA
reset => i[3].ENA
reset => i[2].ENA
reset => i[1].ENA
reset => i[0].ENA
reset => \process_3:i[3].ENA
reset => \process_3:i[2].ENA
reset => \process_3:i[1].ENA
reset => \process_3:i[0].ENA
address[0] => ua_wr.IN0
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => rd_data.OUTPUTSELECT
address[0] => ua_rd.OUTPUTSELECT
address[0] => process_0.IN0
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
wr_data[0] => fifo:tf.din[0]
wr_data[0] => parity_mode[0].DATAIN
wr_data[1] => fifo:tf.din[1]
wr_data[1] => parity_mode[1].DATAIN
wr_data[2] => fifo:tf.din[2]
wr_data[3] => fifo:tf.din[3]
wr_data[4] => fifo:tf.din[4]
wr_data[5] => fifo:tf.din[5]
wr_data[6] => fifo:tf.din[6]
wr_data[7] => fifo:tf.din[7]
wr_data[8] => ~NO_FANOUT~
wr_data[9] => ~NO_FANOUT~
wr_data[10] => ~NO_FANOUT~
wr_data[11] => ~NO_FANOUT~
wr_data[12] => ~NO_FANOUT~
wr_data[13] => ~NO_FANOUT~
wr_data[14] => ~NO_FANOUT~
wr_data[15] => ~NO_FANOUT~
wr_data[16] => ~NO_FANOUT~
wr_data[17] => ~NO_FANOUT~
wr_data[18] => ~NO_FANOUT~
wr_data[19] => ~NO_FANOUT~
wr_data[20] => ~NO_FANOUT~
wr_data[21] => ~NO_FANOUT~
wr_data[22] => ~NO_FANOUT~
wr_data[23] => ~NO_FANOUT~
wr_data[24] => ~NO_FANOUT~
wr_data[25] => ~NO_FANOUT~
wr_data[26] => ~NO_FANOUT~
wr_data[27] => ~NO_FANOUT~
wr_data[28] => ~NO_FANOUT~
wr_data[29] => ~NO_FANOUT~
wr_data[30] => ~NO_FANOUT~
wr_data[31] => ~NO_FANOUT~
rd => ua_rd.DATAA
rd => ua_rd.OUTPUTSELECT
rd => rd_data[7]~reg0.ENA
rd => rd_data[6]~reg0.ENA
rd => rd_data[5]~reg0.ENA
rd => rd_data[4]~reg0.ENA
rd => rd_data[3]~reg0.ENA
rd => rd_data[2]~reg0.ENA
rd => rd_data[1]~reg0.ENA
rd => rd_data[0]~reg0.ENA
wr => process_0.IN1
wr => ua_wr.IN1
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= <GND>
rd_data[9] <= <GND>
rd_data[10] <= <GND>
rd_data[11] <= <GND>
rd_data[12] <= <GND>
rd_data[13] <= <GND>
rd_data[14] <= <GND>
rd_data[15] <= <GND>
rd_data[16] <= <GND>
rd_data[17] <= <GND>
rd_data[18] <= <GND>
rd_data[19] <= <GND>
rd_data[20] <= <GND>
rd_data[21] <= <GND>
rd_data[22] <= <GND>
rd_data[23] <= <GND>
rd_data[24] <= <GND>
rd_data[25] <= <GND>
rd_data[26] <= <GND>
rd_data[27] <= <GND>
rd_data[28] <= <GND>
rd_data[29] <= <GND>
rd_data[30] <= <GND>
rd_data[31] <= <GND>
rdy_cnt[0] <= <GND>
rdy_cnt[1] <= <GND>
txd <= tsr[0].DB_MAX_OUTPUT_PORT_TYPE
rxd => rxd_reg[0].DATAIN
ncts => ncts_buf[0].DATAIN
nrts <= fifo:rf.half


|jop|scio:io|sc_uart:ua|fifo:tf
clk => fifo_elem:g1:0:f1.clk
clk => fifo_elem:g1:1:f1.clk
reset => fifo_elem:g1:0:f1.reset
reset => fifo_elem:g1:1:f1.reset
din[0] => fifo_elem:g1:0:f1.din[0]
din[1] => fifo_elem:g1:0:f1.din[1]
din[2] => fifo_elem:g1:0:f1.din[2]
din[3] => fifo_elem:g1:0:f1.din[3]
din[4] => fifo_elem:g1:0:f1.din[4]
din[5] => fifo_elem:g1:0:f1.din[5]
din[6] => fifo_elem:g1:0:f1.din[6]
din[7] => fifo_elem:g1:0:f1.din[7]
dout[0] <= fifo_elem:g1:1:f1.dout[0]
dout[1] <= fifo_elem:g1:1:f1.dout[1]
dout[2] <= fifo_elem:g1:1:f1.dout[2]
dout[3] <= fifo_elem:g1:1:f1.dout[3]
dout[4] <= fifo_elem:g1:1:f1.dout[4]
dout[5] <= fifo_elem:g1:1:f1.dout[5]
dout[6] <= fifo_elem:g1:1:f1.dout[6]
dout[7] <= fifo_elem:g1:1:f1.dout[7]
rd => fifo_elem:g1:1:f1.rd
wr => fifo_elem:g1:0:f1.wr
empty <= fifo_elem:g1:1:f1.full
full <= fifo_elem:g1:0:f1.full
half <= fifo_elem:g1:1:f1.full


|jop|scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1
clk => rd_prev~reg0.CLK
clk => f.CLK
clk => buf[0].CLK
clk => buf[1].CLK
clk => buf[2].CLK
clk => buf[3].CLK
clk => buf[4].CLK
clk => buf[5].CLK
clk => buf[6].CLK
clk => buf[7].CLK
reset => rd_prev~reg0.ACLR
reset => f.ACLR
reset => buf[0].ACLR
reset => buf[1].ACLR
reset => buf[2].ACLR
reset => buf[3].ACLR
reset => buf[4].ACLR
reset => buf[5].ACLR
reset => buf[6].ACLR
reset => buf[7].ACLR
din[0] => buf.DATAB
din[1] => buf.DATAB
din[2] => buf.DATAB
din[3] => buf.DATAB
din[4] => buf.DATAB
din[5] => buf.DATAB
din[6] => buf.DATAB
din[7] => buf.DATAB
dout[0] <= buf[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= buf[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= buf[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= buf[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= buf[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= buf[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= buf[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= buf[7].DB_MAX_OUTPUT_PORT_TYPE
rd => f.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => f.OUTPUTSELECT
wr => rd_prev.DATAB
rd_prev <= rd_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= f.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:1:f1
clk => rd_prev~reg0.CLK
clk => f.CLK
clk => buf[0].CLK
clk => buf[1].CLK
clk => buf[2].CLK
clk => buf[3].CLK
clk => buf[4].CLK
clk => buf[5].CLK
clk => buf[6].CLK
clk => buf[7].CLK
reset => rd_prev~reg0.ACLR
reset => f.ACLR
reset => buf[0].ACLR
reset => buf[1].ACLR
reset => buf[2].ACLR
reset => buf[3].ACLR
reset => buf[4].ACLR
reset => buf[5].ACLR
reset => buf[6].ACLR
reset => buf[7].ACLR
din[0] => buf.DATAB
din[1] => buf.DATAB
din[2] => buf.DATAB
din[3] => buf.DATAB
din[4] => buf.DATAB
din[5] => buf.DATAB
din[6] => buf.DATAB
din[7] => buf.DATAB
dout[0] <= buf[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= buf[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= buf[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= buf[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= buf[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= buf[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= buf[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= buf[7].DB_MAX_OUTPUT_PORT_TYPE
rd => f.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => f.OUTPUTSELECT
wr => rd_prev.DATAB
rd_prev <= rd_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= f.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_uart:ua|fifo:rf
clk => fifo_elem:g1:0:f1.clk
clk => fifo_elem:g1:1:f1.clk
reset => fifo_elem:g1:0:f1.reset
reset => fifo_elem:g1:1:f1.reset
din[0] => fifo_elem:g1:0:f1.din[0]
din[1] => fifo_elem:g1:0:f1.din[1]
din[2] => fifo_elem:g1:0:f1.din[2]
din[3] => fifo_elem:g1:0:f1.din[3]
din[4] => fifo_elem:g1:0:f1.din[4]
din[5] => fifo_elem:g1:0:f1.din[5]
din[6] => fifo_elem:g1:0:f1.din[6]
din[7] => fifo_elem:g1:0:f1.din[7]
dout[0] <= fifo_elem:g1:1:f1.dout[0]
dout[1] <= fifo_elem:g1:1:f1.dout[1]
dout[2] <= fifo_elem:g1:1:f1.dout[2]
dout[3] <= fifo_elem:g1:1:f1.dout[3]
dout[4] <= fifo_elem:g1:1:f1.dout[4]
dout[5] <= fifo_elem:g1:1:f1.dout[5]
dout[6] <= fifo_elem:g1:1:f1.dout[6]
dout[7] <= fifo_elem:g1:1:f1.dout[7]
rd => fifo_elem:g1:1:f1.rd
wr => fifo_elem:g1:0:f1.wr
empty <= fifo_elem:g1:1:f1.full
full <= fifo_elem:g1:0:f1.full
half <= fifo_elem:g1:1:f1.full


|jop|scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:0:f1
clk => rd_prev~reg0.CLK
clk => f.CLK
clk => buf[0].CLK
clk => buf[1].CLK
clk => buf[2].CLK
clk => buf[3].CLK
clk => buf[4].CLK
clk => buf[5].CLK
clk => buf[6].CLK
clk => buf[7].CLK
reset => rd_prev~reg0.ACLR
reset => f.ACLR
reset => buf[0].ACLR
reset => buf[1].ACLR
reset => buf[2].ACLR
reset => buf[3].ACLR
reset => buf[4].ACLR
reset => buf[5].ACLR
reset => buf[6].ACLR
reset => buf[7].ACLR
din[0] => buf.DATAB
din[1] => buf.DATAB
din[2] => buf.DATAB
din[3] => buf.DATAB
din[4] => buf.DATAB
din[5] => buf.DATAB
din[6] => buf.DATAB
din[7] => buf.DATAB
dout[0] <= buf[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= buf[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= buf[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= buf[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= buf[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= buf[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= buf[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= buf[7].DB_MAX_OUTPUT_PORT_TYPE
rd => f.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => f.OUTPUTSELECT
wr => rd_prev.DATAB
rd_prev <= rd_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= f.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|sc_uart:ua|fifo:rf|fifo_elem:\g1:1:f1
clk => rd_prev~reg0.CLK
clk => f.CLK
clk => buf[0].CLK
clk => buf[1].CLK
clk => buf[2].CLK
clk => buf[3].CLK
clk => buf[4].CLK
clk => buf[5].CLK
clk => buf[6].CLK
clk => buf[7].CLK
reset => rd_prev~reg0.ACLR
reset => f.ACLR
reset => buf[0].ACLR
reset => buf[1].ACLR
reset => buf[2].ACLR
reset => buf[3].ACLR
reset => buf[4].ACLR
reset => buf[5].ACLR
reset => buf[6].ACLR
reset => buf[7].ACLR
din[0] => buf.DATAB
din[1] => buf.DATAB
din[2] => buf.DATAB
din[3] => buf.DATAB
din[4] => buf.DATAB
din[5] => buf.DATAB
din[6] => buf.DATAB
din[7] => buf.DATAB
dout[0] <= buf[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= buf[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= buf[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= buf[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= buf[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= buf[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= buf[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= buf[7].DB_MAX_OUTPUT_PORT_TYPE
rd => f.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => buf.OUTPUTSELECT
wr => f.OUTPUTSELECT
wr => rd_prev.DATAB
rd_prev <= rd_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= f.DB_MAX_OUTPUT_PORT_TYPE


|jop|scio:io|led_switch:lw
clk => oLEDR[0]~reg0.CLK
clk => oLEDR[1]~reg0.CLK
clk => oLEDR[2]~reg0.CLK
clk => oLEDR[3]~reg0.CLK
clk => oLEDR[4]~reg0.CLK
clk => oLEDR[5]~reg0.CLK
clk => oLEDR[6]~reg0.CLK
clk => oLEDR[7]~reg0.CLK
clk => oLEDR[8]~reg0.CLK
clk => oLEDR[9]~reg0.CLK
clk => oLEDR[10]~reg0.CLK
clk => oLEDR[11]~reg0.CLK
clk => oLEDR[12]~reg0.CLK
clk => oLEDR[13]~reg0.CLK
clk => oLEDR[14]~reg0.CLK
clk => oLEDR[15]~reg0.CLK
clk => oLEDR[16]~reg0.CLK
clk => oLEDR[17]~reg0.CLK
clk => sc_rd_data[0]~reg0.CLK
clk => sc_rd_data[1]~reg0.CLK
clk => sc_rd_data[2]~reg0.CLK
clk => sc_rd_data[3]~reg0.CLK
clk => sc_rd_data[4]~reg0.CLK
clk => sc_rd_data[5]~reg0.CLK
clk => sc_rd_data[6]~reg0.CLK
clk => sc_rd_data[7]~reg0.CLK
clk => sc_rd_data[8]~reg0.CLK
clk => sc_rd_data[9]~reg0.CLK
clk => sc_rd_data[10]~reg0.CLK
clk => sc_rd_data[11]~reg0.CLK
clk => sc_rd_data[12]~reg0.CLK
clk => sc_rd_data[13]~reg0.CLK
clk => sc_rd_data[14]~reg0.CLK
clk => sc_rd_data[15]~reg0.CLK
clk => sc_rd_data[16]~reg0.CLK
clk => sc_rd_data[17]~reg0.CLK
clk => sc_rd_data[18]~reg0.CLK
clk => sc_rd_data[19]~reg0.CLK
clk => sc_rd_data[20]~reg0.CLK
clk => sc_rd_data[21]~reg0.CLK
clk => sc_rd_data[22]~reg0.CLK
clk => sc_rd_data[23]~reg0.CLK
clk => sc_rd_data[24]~reg0.CLK
clk => sc_rd_data[25]~reg0.CLK
clk => sc_rd_data[26]~reg0.CLK
clk => sc_rd_data[27]~reg0.CLK
clk => sc_rd_data[28]~reg0.CLK
clk => sc_rd_data[29]~reg0.CLK
clk => sc_rd_data[30]~reg0.CLK
clk => sc_rd_data[31]~reg0.CLK
clk => local_iSW_Reg[0].CLK
clk => local_iSW_Reg[1].CLK
clk => local_iSW_Reg[2].CLK
clk => local_iSW_Reg[3].CLK
clk => local_iSW_Reg[4].CLK
clk => local_iSW_Reg[5].CLK
clk => local_iSW_Reg[6].CLK
clk => local_iSW_Reg[7].CLK
clk => local_iSW_Reg[8].CLK
clk => local_iSW_Reg[9].CLK
clk => local_iSW_Reg[10].CLK
clk => local_iSW_Reg[11].CLK
clk => local_iSW_Reg[12].CLK
clk => local_iSW_Reg[13].CLK
clk => local_iSW_Reg[14].CLK
clk => local_iSW_Reg[15].CLK
clk => local_iSW_Reg[16].CLK
clk => local_iSW_Reg[17].CLK
reset => oLEDR[0]~reg0.ACLR
reset => oLEDR[1]~reg0.ACLR
reset => oLEDR[2]~reg0.ACLR
reset => oLEDR[3]~reg0.ACLR
reset => oLEDR[4]~reg0.ACLR
reset => oLEDR[5]~reg0.ACLR
reset => oLEDR[6]~reg0.ACLR
reset => oLEDR[7]~reg0.ACLR
reset => oLEDR[8]~reg0.ACLR
reset => oLEDR[9]~reg0.ACLR
reset => oLEDR[10]~reg0.ACLR
reset => oLEDR[11]~reg0.ACLR
reset => oLEDR[12]~reg0.ACLR
reset => oLEDR[13]~reg0.ACLR
reset => oLEDR[14]~reg0.ACLR
reset => oLEDR[15]~reg0.ACLR
reset => oLEDR[16]~reg0.ACLR
reset => oLEDR[17]~reg0.ACLR
reset => sc_rd_data[0]~reg0.ACLR
reset => sc_rd_data[1]~reg0.ACLR
reset => sc_rd_data[2]~reg0.ACLR
reset => sc_rd_data[3]~reg0.ACLR
reset => sc_rd_data[4]~reg0.ACLR
reset => sc_rd_data[5]~reg0.ACLR
reset => sc_rd_data[6]~reg0.ACLR
reset => sc_rd_data[7]~reg0.ACLR
reset => sc_rd_data[8]~reg0.ACLR
reset => sc_rd_data[9]~reg0.ACLR
reset => sc_rd_data[10]~reg0.ACLR
reset => sc_rd_data[11]~reg0.ACLR
reset => sc_rd_data[12]~reg0.ACLR
reset => sc_rd_data[13]~reg0.ACLR
reset => sc_rd_data[14]~reg0.ACLR
reset => sc_rd_data[15]~reg0.ACLR
reset => sc_rd_data[16]~reg0.ACLR
reset => sc_rd_data[17]~reg0.ACLR
reset => sc_rd_data[18]~reg0.ACLR
reset => sc_rd_data[19]~reg0.ACLR
reset => sc_rd_data[20]~reg0.ACLR
reset => sc_rd_data[21]~reg0.ACLR
reset => sc_rd_data[22]~reg0.ACLR
reset => sc_rd_data[23]~reg0.ACLR
reset => sc_rd_data[24]~reg0.ACLR
reset => sc_rd_data[25]~reg0.ACLR
reset => sc_rd_data[26]~reg0.ACLR
reset => sc_rd_data[27]~reg0.ACLR
reset => sc_rd_data[28]~reg0.ACLR
reset => sc_rd_data[29]~reg0.ACLR
reset => sc_rd_data[30]~reg0.ACLR
reset => sc_rd_data[31]~reg0.ACLR
reset => local_iSW_Reg[0].ACLR
reset => local_iSW_Reg[1].ACLR
reset => local_iSW_Reg[2].ACLR
reset => local_iSW_Reg[3].ACLR
reset => local_iSW_Reg[4].ACLR
reset => local_iSW_Reg[5].ACLR
reset => local_iSW_Reg[6].ACLR
reset => local_iSW_Reg[7].ACLR
reset => local_iSW_Reg[8].ACLR
reset => local_iSW_Reg[9].ACLR
reset => local_iSW_Reg[10].ACLR
reset => local_iSW_Reg[11].ACLR
reset => local_iSW_Reg[12].ACLR
reset => local_iSW_Reg[13].ACLR
reset => local_iSW_Reg[14].ACLR
reset => local_iSW_Reg[15].ACLR
reset => local_iSW_Reg[16].ACLR
reset => local_iSW_Reg[17].ACLR
sc_rd => sc_rd_data[31]~reg0.ENA
sc_rd => sc_rd_data[30]~reg0.ENA
sc_rd => sc_rd_data[29]~reg0.ENA
sc_rd => sc_rd_data[28]~reg0.ENA
sc_rd => sc_rd_data[27]~reg0.ENA
sc_rd => sc_rd_data[26]~reg0.ENA
sc_rd => sc_rd_data[25]~reg0.ENA
sc_rd => sc_rd_data[24]~reg0.ENA
sc_rd => sc_rd_data[23]~reg0.ENA
sc_rd => sc_rd_data[22]~reg0.ENA
sc_rd => sc_rd_data[21]~reg0.ENA
sc_rd => sc_rd_data[20]~reg0.ENA
sc_rd => sc_rd_data[19]~reg0.ENA
sc_rd => sc_rd_data[18]~reg0.ENA
sc_rd => sc_rd_data[17]~reg0.ENA
sc_rd => sc_rd_data[16]~reg0.ENA
sc_rd => sc_rd_data[15]~reg0.ENA
sc_rd => sc_rd_data[14]~reg0.ENA
sc_rd => sc_rd_data[13]~reg0.ENA
sc_rd => sc_rd_data[12]~reg0.ENA
sc_rd => sc_rd_data[11]~reg0.ENA
sc_rd => sc_rd_data[10]~reg0.ENA
sc_rd => sc_rd_data[9]~reg0.ENA
sc_rd => sc_rd_data[8]~reg0.ENA
sc_rd => sc_rd_data[7]~reg0.ENA
sc_rd => sc_rd_data[6]~reg0.ENA
sc_rd => sc_rd_data[5]~reg0.ENA
sc_rd => sc_rd_data[4]~reg0.ENA
sc_rd => sc_rd_data[3]~reg0.ENA
sc_rd => sc_rd_data[2]~reg0.ENA
sc_rd => sc_rd_data[1]~reg0.ENA
sc_rd => sc_rd_data[0]~reg0.ENA
sc_rd_data[0] <= sc_rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[1] <= sc_rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[2] <= sc_rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[3] <= sc_rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[4] <= sc_rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[5] <= sc_rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[6] <= sc_rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[7] <= sc_rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[8] <= sc_rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[9] <= sc_rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[10] <= sc_rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[11] <= sc_rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[12] <= sc_rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[13] <= sc_rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[14] <= sc_rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[15] <= sc_rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[16] <= sc_rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[17] <= sc_rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[18] <= sc_rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[19] <= sc_rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[20] <= sc_rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[21] <= sc_rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[22] <= sc_rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[23] <= sc_rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[24] <= sc_rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[25] <= sc_rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[26] <= sc_rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[27] <= sc_rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[28] <= sc_rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[29] <= sc_rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[30] <= sc_rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_rd_data[31] <= sc_rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_wr => oLEDR[0]~reg0.ENA
sc_wr => oLEDR[17]~reg0.ENA
sc_wr => oLEDR[16]~reg0.ENA
sc_wr => oLEDR[15]~reg0.ENA
sc_wr => oLEDR[14]~reg0.ENA
sc_wr => oLEDR[13]~reg0.ENA
sc_wr => oLEDR[12]~reg0.ENA
sc_wr => oLEDR[11]~reg0.ENA
sc_wr => oLEDR[10]~reg0.ENA
sc_wr => oLEDR[9]~reg0.ENA
sc_wr => oLEDR[8]~reg0.ENA
sc_wr => oLEDR[7]~reg0.ENA
sc_wr => oLEDR[6]~reg0.ENA
sc_wr => oLEDR[5]~reg0.ENA
sc_wr => oLEDR[4]~reg0.ENA
sc_wr => oLEDR[3]~reg0.ENA
sc_wr => oLEDR[2]~reg0.ENA
sc_wr => oLEDR[1]~reg0.ENA
sc_wr_data[0] => oLEDR[0]~reg0.DATAIN
sc_wr_data[1] => oLEDR[1]~reg0.DATAIN
sc_wr_data[2] => oLEDR[2]~reg0.DATAIN
sc_wr_data[3] => oLEDR[3]~reg0.DATAIN
sc_wr_data[4] => oLEDR[4]~reg0.DATAIN
sc_wr_data[5] => oLEDR[5]~reg0.DATAIN
sc_wr_data[6] => oLEDR[6]~reg0.DATAIN
sc_wr_data[7] => oLEDR[7]~reg0.DATAIN
sc_wr_data[8] => oLEDR[8]~reg0.DATAIN
sc_wr_data[9] => oLEDR[9]~reg0.DATAIN
sc_wr_data[10] => oLEDR[10]~reg0.DATAIN
sc_wr_data[11] => oLEDR[11]~reg0.DATAIN
sc_wr_data[12] => oLEDR[12]~reg0.DATAIN
sc_wr_data[13] => oLEDR[13]~reg0.DATAIN
sc_wr_data[14] => oLEDR[14]~reg0.DATAIN
sc_wr_data[15] => oLEDR[15]~reg0.DATAIN
sc_wr_data[16] => oLEDR[16]~reg0.DATAIN
sc_wr_data[17] => oLEDR[17]~reg0.DATAIN
sc_wr_data[18] => ~NO_FANOUT~
sc_wr_data[19] => ~NO_FANOUT~
sc_wr_data[20] => ~NO_FANOUT~
sc_wr_data[21] => ~NO_FANOUT~
sc_wr_data[22] => ~NO_FANOUT~
sc_wr_data[23] => ~NO_FANOUT~
sc_wr_data[24] => ~NO_FANOUT~
sc_wr_data[25] => ~NO_FANOUT~
sc_wr_data[26] => ~NO_FANOUT~
sc_wr_data[27] => ~NO_FANOUT~
sc_wr_data[28] => ~NO_FANOUT~
sc_wr_data[29] => ~NO_FANOUT~
sc_wr_data[30] => ~NO_FANOUT~
sc_wr_data[31] => ~NO_FANOUT~
sc_rdy_cnt[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sc_rdy_cnt[1] <= sc_rdy_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
oLEDR[0] <= oLEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[1] <= oLEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[2] <= oLEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[3] <= oLEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[4] <= oLEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[5] <= oLEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[6] <= oLEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[7] <= oLEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[8] <= oLEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[9] <= oLEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[10] <= oLEDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[11] <= oLEDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[12] <= oLEDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[13] <= oLEDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[14] <= oLEDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[15] <= oLEDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[16] <= oLEDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[17] <= oLEDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSW[0] => local_iSW_Reg[0].DATAIN
iSW[1] => local_iSW_Reg[1].DATAIN
iSW[2] => local_iSW_Reg[2].DATAIN
iSW[3] => local_iSW_Reg[3].DATAIN
iSW[4] => local_iSW_Reg[4].DATAIN
iSW[5] => local_iSW_Reg[5].DATAIN
iSW[6] => local_iSW_Reg[6].DATAIN
iSW[7] => local_iSW_Reg[7].DATAIN
iSW[8] => local_iSW_Reg[8].DATAIN
iSW[9] => local_iSW_Reg[9].DATAIN
iSW[10] => local_iSW_Reg[10].DATAIN
iSW[11] => local_iSW_Reg[11].DATAIN
iSW[12] => local_iSW_Reg[12].DATAIN
iSW[13] => local_iSW_Reg[13].DATAIN
iSW[14] => local_iSW_Reg[14].DATAIN
iSW[15] => local_iSW_Reg[15].DATAIN
iSW[16] => local_iSW_Reg[16].DATAIN
iSW[17] => local_iSW_Reg[17].DATAIN


|jop|sc_mem_if:scm
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => wait_state[0].CLK
clk => wait_state[1].CLK
clk => wait_state[2].CLK
clk => wait_state[3].CLK
clk => ram_nwe~reg0.CLK
clk => rd_data_ena.CLK
clk => ram_noe~reg0.CLK
clk => ram_ncs~reg0.CLK
clk => ram_nsc~reg0.CLK
clk => dout_ena.CLK
clk => sc_mem_in.rd_data[0]~reg0.CLK
clk => sc_mem_in.rd_data[1]~reg0.CLK
clk => sc_mem_in.rd_data[2]~reg0.CLK
clk => sc_mem_in.rd_data[3]~reg0.CLK
clk => sc_mem_in.rd_data[4]~reg0.CLK
clk => sc_mem_in.rd_data[5]~reg0.CLK
clk => sc_mem_in.rd_data[6]~reg0.CLK
clk => sc_mem_in.rd_data[7]~reg0.CLK
clk => sc_mem_in.rd_data[8]~reg0.CLK
clk => sc_mem_in.rd_data[9]~reg0.CLK
clk => sc_mem_in.rd_data[10]~reg0.CLK
clk => sc_mem_in.rd_data[11]~reg0.CLK
clk => sc_mem_in.rd_data[12]~reg0.CLK
clk => sc_mem_in.rd_data[13]~reg0.CLK
clk => sc_mem_in.rd_data[14]~reg0.CLK
clk => sc_mem_in.rd_data[15]~reg0.CLK
clk => sc_mem_in.rd_data[16]~reg0.CLK
clk => sc_mem_in.rd_data[17]~reg0.CLK
clk => sc_mem_in.rd_data[18]~reg0.CLK
clk => sc_mem_in.rd_data[19]~reg0.CLK
clk => sc_mem_in.rd_data[20]~reg0.CLK
clk => sc_mem_in.rd_data[21]~reg0.CLK
clk => sc_mem_in.rd_data[22]~reg0.CLK
clk => sc_mem_in.rd_data[23]~reg0.CLK
clk => sc_mem_in.rd_data[24]~reg0.CLK
clk => sc_mem_in.rd_data[25]~reg0.CLK
clk => sc_mem_in.rd_data[26]~reg0.CLK
clk => sc_mem_in.rd_data[27]~reg0.CLK
clk => sc_mem_in.rd_data[28]~reg0.CLK
clk => sc_mem_in.rd_data[29]~reg0.CLK
clk => sc_mem_in.rd_data[30]~reg0.CLK
clk => sc_mem_in.rd_data[31]~reg0.CLK
clk => ram_dout[0]~reg0.CLK
clk => ram_dout[1]~reg0.CLK
clk => ram_dout[2]~reg0.CLK
clk => ram_dout[3]~reg0.CLK
clk => ram_dout[4]~reg0.CLK
clk => ram_dout[5]~reg0.CLK
clk => ram_dout[6]~reg0.CLK
clk => ram_dout[7]~reg0.CLK
clk => ram_dout[8]~reg0.CLK
clk => ram_dout[9]~reg0.CLK
clk => ram_dout[10]~reg0.CLK
clk => ram_dout[11]~reg0.CLK
clk => ram_dout[12]~reg0.CLK
clk => ram_dout[13]~reg0.CLK
clk => ram_dout[14]~reg0.CLK
clk => ram_dout[15]~reg0.CLK
clk => ram_dout[16]~reg0.CLK
clk => ram_dout[17]~reg0.CLK
clk => ram_dout[18]~reg0.CLK
clk => ram_dout[19]~reg0.CLK
clk => ram_dout[20]~reg0.CLK
clk => ram_dout[21]~reg0.CLK
clk => ram_dout[22]~reg0.CLK
clk => ram_dout[23]~reg0.CLK
clk => ram_dout[24]~reg0.CLK
clk => ram_dout[25]~reg0.CLK
clk => ram_dout[26]~reg0.CLK
clk => ram_dout[27]~reg0.CLK
clk => ram_dout[28]~reg0.CLK
clk => ram_dout[29]~reg0.CLK
clk => ram_dout[30]~reg0.CLK
clk => ram_dout[31]~reg0.CLK
clk => ram_addr[0]~reg0.CLK
clk => ram_addr[1]~reg0.CLK
clk => ram_addr[2]~reg0.CLK
clk => ram_addr[3]~reg0.CLK
clk => ram_addr[4]~reg0.CLK
clk => ram_addr[5]~reg0.CLK
clk => ram_addr[6]~reg0.CLK
clk => ram_addr[7]~reg0.CLK
clk => ram_addr[8]~reg0.CLK
clk => ram_addr[9]~reg0.CLK
clk => ram_addr[10]~reg0.CLK
clk => ram_addr[11]~reg0.CLK
clk => ram_addr[12]~reg0.CLK
clk => ram_addr[13]~reg0.CLK
clk => ram_addr[14]~reg0.CLK
clk => ram_addr[15]~reg0.CLK
clk => ram_addr[16]~reg0.CLK
clk => ram_addr[17]~reg0.CLK
clk => ram_addr[18]~reg0.CLK
clk => state~1.DATAIN
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => wait_state[0].PRESET
reset => wait_state[1].PRESET
reset => wait_state[2].PRESET
reset => wait_state[3].PRESET
reset => ram_nwe~reg0.PRESET
reset => rd_data_ena.ACLR
reset => ram_noe~reg0.PRESET
reset => ram_ncs~reg0.PRESET
reset => ram_nsc~reg0.PRESET
reset => dout_ena.ACLR
reset => ram_din_reg[0].ACLR
reset => ram_din_reg[1].ACLR
reset => ram_din_reg[2].ACLR
reset => ram_din_reg[3].ACLR
reset => ram_din_reg[4].ACLR
reset => ram_din_reg[5].ACLR
reset => ram_din_reg[6].ACLR
reset => ram_din_reg[7].ACLR
reset => ram_din_reg[8].ACLR
reset => ram_din_reg[9].ACLR
reset => ram_din_reg[10].ACLR
reset => ram_din_reg[11].ACLR
reset => ram_din_reg[12].ACLR
reset => ram_din_reg[13].ACLR
reset => ram_din_reg[14].ACLR
reset => ram_din_reg[15].ACLR
reset => ram_din_reg[16].ACLR
reset => ram_din_reg[17].ACLR
reset => ram_din_reg[18].ACLR
reset => ram_din_reg[19].ACLR
reset => ram_din_reg[20].ACLR
reset => ram_din_reg[21].ACLR
reset => ram_din_reg[22].ACLR
reset => ram_din_reg[23].ACLR
reset => ram_din_reg[24].ACLR
reset => ram_din_reg[25].ACLR
reset => ram_din_reg[26].ACLR
reset => ram_din_reg[27].ACLR
reset => ram_din_reg[28].ACLR
reset => ram_din_reg[29].ACLR
reset => ram_din_reg[30].ACLR
reset => ram_din_reg[31].ACLR
reset => sc_mem_in.rd_data[0]~reg0.ACLR
reset => sc_mem_in.rd_data[1]~reg0.ACLR
reset => sc_mem_in.rd_data[2]~reg0.ACLR
reset => sc_mem_in.rd_data[3]~reg0.ACLR
reset => sc_mem_in.rd_data[4]~reg0.ACLR
reset => sc_mem_in.rd_data[5]~reg0.ACLR
reset => sc_mem_in.rd_data[6]~reg0.ACLR
reset => sc_mem_in.rd_data[7]~reg0.ACLR
reset => sc_mem_in.rd_data[8]~reg0.ACLR
reset => sc_mem_in.rd_data[9]~reg0.ACLR
reset => sc_mem_in.rd_data[10]~reg0.ACLR
reset => sc_mem_in.rd_data[11]~reg0.ACLR
reset => sc_mem_in.rd_data[12]~reg0.ACLR
reset => sc_mem_in.rd_data[13]~reg0.ACLR
reset => sc_mem_in.rd_data[14]~reg0.ACLR
reset => sc_mem_in.rd_data[15]~reg0.ACLR
reset => sc_mem_in.rd_data[16]~reg0.ACLR
reset => sc_mem_in.rd_data[17]~reg0.ACLR
reset => sc_mem_in.rd_data[18]~reg0.ACLR
reset => sc_mem_in.rd_data[19]~reg0.ACLR
reset => sc_mem_in.rd_data[20]~reg0.ACLR
reset => sc_mem_in.rd_data[21]~reg0.ACLR
reset => sc_mem_in.rd_data[22]~reg0.ACLR
reset => sc_mem_in.rd_data[23]~reg0.ACLR
reset => sc_mem_in.rd_data[24]~reg0.ACLR
reset => sc_mem_in.rd_data[25]~reg0.ACLR
reset => sc_mem_in.rd_data[26]~reg0.ACLR
reset => sc_mem_in.rd_data[27]~reg0.ACLR
reset => sc_mem_in.rd_data[28]~reg0.ACLR
reset => sc_mem_in.rd_data[29]~reg0.ACLR
reset => sc_mem_in.rd_data[30]~reg0.ACLR
reset => sc_mem_in.rd_data[31]~reg0.ACLR
reset => ram_dout[0]~reg0.ACLR
reset => ram_dout[1]~reg0.ACLR
reset => ram_dout[2]~reg0.ACLR
reset => ram_dout[3]~reg0.ACLR
reset => ram_dout[4]~reg0.ACLR
reset => ram_dout[5]~reg0.ACLR
reset => ram_dout[6]~reg0.ACLR
reset => ram_dout[7]~reg0.ACLR
reset => ram_dout[8]~reg0.ACLR
reset => ram_dout[9]~reg0.ACLR
reset => ram_dout[10]~reg0.ACLR
reset => ram_dout[11]~reg0.ACLR
reset => ram_dout[12]~reg0.ACLR
reset => ram_dout[13]~reg0.ACLR
reset => ram_dout[14]~reg0.ACLR
reset => ram_dout[15]~reg0.ACLR
reset => ram_dout[16]~reg0.ACLR
reset => ram_dout[17]~reg0.ACLR
reset => ram_dout[18]~reg0.ACLR
reset => ram_dout[19]~reg0.ACLR
reset => ram_dout[20]~reg0.ACLR
reset => ram_dout[21]~reg0.ACLR
reset => ram_dout[22]~reg0.ACLR
reset => ram_dout[23]~reg0.ACLR
reset => ram_dout[24]~reg0.ACLR
reset => ram_dout[25]~reg0.ACLR
reset => ram_dout[26]~reg0.ACLR
reset => ram_dout[27]~reg0.ACLR
reset => ram_dout[28]~reg0.ACLR
reset => ram_dout[29]~reg0.ACLR
reset => ram_dout[30]~reg0.ACLR
reset => ram_dout[31]~reg0.ACLR
reset => ram_addr[0]~reg0.ACLR
reset => ram_addr[1]~reg0.ACLR
reset => ram_addr[2]~reg0.ACLR
reset => ram_addr[3]~reg0.ACLR
reset => ram_addr[4]~reg0.ACLR
reset => ram_addr[5]~reg0.ACLR
reset => ram_addr[6]~reg0.ACLR
reset => ram_addr[7]~reg0.ACLR
reset => ram_addr[8]~reg0.ACLR
reset => ram_addr[9]~reg0.ACLR
reset => ram_addr[10]~reg0.ACLR
reset => ram_addr[11]~reg0.ACLR
reset => ram_addr[12]~reg0.ACLR
reset => ram_addr[13]~reg0.ACLR
reset => ram_addr[14]~reg0.ACLR
reset => ram_addr[15]~reg0.ACLR
reset => ram_addr[16]~reg0.ACLR
reset => ram_addr[17]~reg0.ACLR
reset => ram_addr[18]~reg0.ACLR
reset => state~3.DATAIN
clk2 => ram_din_reg[0].CLK
clk2 => ram_din_reg[1].CLK
clk2 => ram_din_reg[2].CLK
clk2 => ram_din_reg[3].CLK
clk2 => ram_din_reg[4].CLK
clk2 => ram_din_reg[5].CLK
clk2 => ram_din_reg[6].CLK
clk2 => ram_din_reg[7].CLK
clk2 => ram_din_reg[8].CLK
clk2 => ram_din_reg[9].CLK
clk2 => ram_din_reg[10].CLK
clk2 => ram_din_reg[11].CLK
clk2 => ram_din_reg[12].CLK
clk2 => ram_din_reg[13].CLK
clk2 => ram_din_reg[14].CLK
clk2 => ram_din_reg[15].CLK
clk2 => ram_din_reg[16].CLK
clk2 => ram_din_reg[17].CLK
clk2 => ram_din_reg[18].CLK
clk2 => ram_din_reg[19].CLK
clk2 => ram_din_reg[20].CLK
clk2 => ram_din_reg[21].CLK
clk2 => ram_din_reg[22].CLK
clk2 => ram_din_reg[23].CLK
clk2 => ram_din_reg[24].CLK
clk2 => ram_din_reg[25].CLK
clk2 => ram_din_reg[26].CLK
clk2 => ram_din_reg[27].CLK
clk2 => ram_din_reg[28].CLK
clk2 => ram_din_reg[29].CLK
clk2 => ram_din_reg[30].CLK
clk2 => ram_din_reg[31].CLK
clk2 => ram_clk.DATAIN
sc_mem_out.tm_broadcast => ~NO_FANOUT~
sc_mem_out.tm_cache => ~NO_FANOUT~
sc_mem_out.cinval => ~NO_FANOUT~
sc_mem_out.cache.full_assoc => ~NO_FANOUT~
sc_mem_out.cache.direct_mapped => ~NO_FANOUT~
sc_mem_out.cache.direct_mapped_const => ~NO_FANOUT~
sc_mem_out.cache.bypass => ~NO_FANOUT~
sc_mem_out.atomic => ~NO_FANOUT~
sc_mem_out.wr => process_0.IN0
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => next_state.OUTPUTSELECT
sc_mem_out.wr => wait_state.OUTPUTSELECT
sc_mem_out.wr => wait_state.OUTPUTSELECT
sc_mem_out.wr => wait_state.OUTPUTSELECT
sc_mem_out.wr => wait_state.OUTPUTSELECT
sc_mem_out.wr => cnt.OUTPUTSELECT
sc_mem_out.wr => cnt.OUTPUTSELECT
sc_mem_out.wr => ram_dout[31]~reg0.ENA
sc_mem_out.wr => ram_dout[30]~reg0.ENA
sc_mem_out.wr => ram_dout[29]~reg0.ENA
sc_mem_out.wr => ram_dout[28]~reg0.ENA
sc_mem_out.wr => ram_dout[27]~reg0.ENA
sc_mem_out.wr => ram_dout[26]~reg0.ENA
sc_mem_out.wr => ram_dout[25]~reg0.ENA
sc_mem_out.wr => ram_dout[24]~reg0.ENA
sc_mem_out.wr => ram_dout[23]~reg0.ENA
sc_mem_out.wr => ram_dout[22]~reg0.ENA
sc_mem_out.wr => ram_dout[21]~reg0.ENA
sc_mem_out.wr => ram_dout[20]~reg0.ENA
sc_mem_out.wr => ram_dout[19]~reg0.ENA
sc_mem_out.wr => ram_dout[18]~reg0.ENA
sc_mem_out.wr => ram_dout[17]~reg0.ENA
sc_mem_out.wr => ram_dout[16]~reg0.ENA
sc_mem_out.wr => ram_dout[15]~reg0.ENA
sc_mem_out.wr => ram_dout[14]~reg0.ENA
sc_mem_out.wr => ram_dout[13]~reg0.ENA
sc_mem_out.wr => ram_dout[12]~reg0.ENA
sc_mem_out.wr => ram_dout[11]~reg0.ENA
sc_mem_out.wr => ram_dout[10]~reg0.ENA
sc_mem_out.wr => ram_dout[9]~reg0.ENA
sc_mem_out.wr => ram_dout[8]~reg0.ENA
sc_mem_out.wr => ram_dout[7]~reg0.ENA
sc_mem_out.wr => ram_dout[6]~reg0.ENA
sc_mem_out.wr => ram_dout[5]~reg0.ENA
sc_mem_out.wr => ram_dout[4]~reg0.ENA
sc_mem_out.wr => ram_dout[3]~reg0.ENA
sc_mem_out.wr => ram_dout[2]~reg0.ENA
sc_mem_out.wr => ram_dout[1]~reg0.ENA
sc_mem_out.wr => ram_dout[0]~reg0.ENA
sc_mem_out.rd => process_0.IN1
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => next_state.OUTPUTSELECT
sc_mem_out.rd => wait_state.OUTPUTSELECT
sc_mem_out.rd => wait_state.OUTPUTSELECT
sc_mem_out.rd => wait_state.OUTPUTSELECT
sc_mem_out.rd => wait_state.OUTPUTSELECT
sc_mem_out.rd => cnt.OUTPUTSELECT
sc_mem_out.rd => cnt.OUTPUTSELECT
sc_mem_out.wr_data[0] => ram_dout[0]~reg0.DATAIN
sc_mem_out.wr_data[1] => ram_dout[1]~reg0.DATAIN
sc_mem_out.wr_data[2] => ram_dout[2]~reg0.DATAIN
sc_mem_out.wr_data[3] => ram_dout[3]~reg0.DATAIN
sc_mem_out.wr_data[4] => ram_dout[4]~reg0.DATAIN
sc_mem_out.wr_data[5] => ram_dout[5]~reg0.DATAIN
sc_mem_out.wr_data[6] => ram_dout[6]~reg0.DATAIN
sc_mem_out.wr_data[7] => ram_dout[7]~reg0.DATAIN
sc_mem_out.wr_data[8] => ram_dout[8]~reg0.DATAIN
sc_mem_out.wr_data[9] => ram_dout[9]~reg0.DATAIN
sc_mem_out.wr_data[10] => ram_dout[10]~reg0.DATAIN
sc_mem_out.wr_data[11] => ram_dout[11]~reg0.DATAIN
sc_mem_out.wr_data[12] => ram_dout[12]~reg0.DATAIN
sc_mem_out.wr_data[13] => ram_dout[13]~reg0.DATAIN
sc_mem_out.wr_data[14] => ram_dout[14]~reg0.DATAIN
sc_mem_out.wr_data[15] => ram_dout[15]~reg0.DATAIN
sc_mem_out.wr_data[16] => ram_dout[16]~reg0.DATAIN
sc_mem_out.wr_data[17] => ram_dout[17]~reg0.DATAIN
sc_mem_out.wr_data[18] => ram_dout[18]~reg0.DATAIN
sc_mem_out.wr_data[19] => ram_dout[19]~reg0.DATAIN
sc_mem_out.wr_data[20] => ram_dout[20]~reg0.DATAIN
sc_mem_out.wr_data[21] => ram_dout[21]~reg0.DATAIN
sc_mem_out.wr_data[22] => ram_dout[22]~reg0.DATAIN
sc_mem_out.wr_data[23] => ram_dout[23]~reg0.DATAIN
sc_mem_out.wr_data[24] => ram_dout[24]~reg0.DATAIN
sc_mem_out.wr_data[25] => ram_dout[25]~reg0.DATAIN
sc_mem_out.wr_data[26] => ram_dout[26]~reg0.DATAIN
sc_mem_out.wr_data[27] => ram_dout[27]~reg0.DATAIN
sc_mem_out.wr_data[28] => ram_dout[28]~reg0.DATAIN
sc_mem_out.wr_data[29] => ram_dout[29]~reg0.DATAIN
sc_mem_out.wr_data[30] => ram_dout[30]~reg0.DATAIN
sc_mem_out.wr_data[31] => ram_dout[31]~reg0.DATAIN
sc_mem_out.address[0] => ram_addr[0]~reg0.DATAIN
sc_mem_out.address[1] => ram_addr[1]~reg0.DATAIN
sc_mem_out.address[2] => ram_addr[2]~reg0.DATAIN
sc_mem_out.address[3] => ram_addr[3]~reg0.DATAIN
sc_mem_out.address[4] => ram_addr[4]~reg0.DATAIN
sc_mem_out.address[5] => ram_addr[5]~reg0.DATAIN
sc_mem_out.address[6] => ram_addr[6]~reg0.DATAIN
sc_mem_out.address[7] => ram_addr[7]~reg0.DATAIN
sc_mem_out.address[8] => ram_addr[8]~reg0.DATAIN
sc_mem_out.address[9] => ram_addr[9]~reg0.DATAIN
sc_mem_out.address[10] => ram_addr[10]~reg0.DATAIN
sc_mem_out.address[11] => ram_addr[11]~reg0.DATAIN
sc_mem_out.address[12] => ram_addr[12]~reg0.DATAIN
sc_mem_out.address[13] => ram_addr[13]~reg0.DATAIN
sc_mem_out.address[14] => ram_addr[14]~reg0.DATAIN
sc_mem_out.address[15] => ram_addr[15]~reg0.DATAIN
sc_mem_out.address[16] => ram_addr[16]~reg0.DATAIN
sc_mem_out.address[17] => ram_addr[17]~reg0.DATAIN
sc_mem_out.address[18] => ram_addr[18]~reg0.DATAIN
sc_mem_out.address[19] => ~NO_FANOUT~
sc_mem_out.address[20] => ~NO_FANOUT~
sc_mem_out.address[21] => ~NO_FANOUT~
sc_mem_out.address[22] => ~NO_FANOUT~
sc_mem_in.rdy_cnt[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rdy_cnt[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[0] <= sc_mem_in.rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[1] <= sc_mem_in.rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[2] <= sc_mem_in.rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[3] <= sc_mem_in.rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[4] <= sc_mem_in.rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[5] <= sc_mem_in.rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[6] <= sc_mem_in.rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[7] <= sc_mem_in.rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[8] <= sc_mem_in.rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[9] <= sc_mem_in.rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[10] <= sc_mem_in.rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[11] <= sc_mem_in.rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[12] <= sc_mem_in.rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[13] <= sc_mem_in.rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[14] <= sc_mem_in.rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[15] <= sc_mem_in.rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[16] <= sc_mem_in.rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[17] <= sc_mem_in.rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[18] <= sc_mem_in.rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[19] <= sc_mem_in.rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[20] <= sc_mem_in.rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[21] <= sc_mem_in.rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[22] <= sc_mem_in.rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[23] <= sc_mem_in.rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[24] <= sc_mem_in.rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[25] <= sc_mem_in.rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[26] <= sc_mem_in.rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[27] <= sc_mem_in.rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[28] <= sc_mem_in.rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[29] <= sc_mem_in.rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[30] <= sc_mem_in.rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc_mem_in.rd_data[31] <= sc_mem_in.rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= ram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= ram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= ram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= ram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= ram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= ram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= ram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= ram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[8] <= ram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[9] <= ram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[10] <= ram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[11] <= ram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[12] <= ram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[13] <= ram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[14] <= ram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[15] <= ram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[16] <= ram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[17] <= ram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[18] <= ram_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] <= ram_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[1] <= ram_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[2] <= ram_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[3] <= ram_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[4] <= ram_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[5] <= ram_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[6] <= ram_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[7] <= ram_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[8] <= ram_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[9] <= ram_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[10] <= ram_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[11] <= ram_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[12] <= ram_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[13] <= ram_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[14] <= ram_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[15] <= ram_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[16] <= ram_dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[17] <= ram_dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[18] <= ram_dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[19] <= ram_dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[20] <= ram_dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[21] <= ram_dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[22] <= ram_dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[23] <= ram_dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[24] <= ram_dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[25] <= ram_dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[26] <= ram_dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[27] <= ram_dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[28] <= ram_dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[29] <= ram_dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[30] <= ram_dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[31] <= ram_dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_din[0] => ram_din_reg[0].DATAIN
ram_din[1] => ram_din_reg[1].DATAIN
ram_din[2] => ram_din_reg[2].DATAIN
ram_din[3] => ram_din_reg[3].DATAIN
ram_din[4] => ram_din_reg[4].DATAIN
ram_din[5] => ram_din_reg[5].DATAIN
ram_din[6] => ram_din_reg[6].DATAIN
ram_din[7] => ram_din_reg[7].DATAIN
ram_din[8] => ram_din_reg[8].DATAIN
ram_din[9] => ram_din_reg[9].DATAIN
ram_din[10] => ram_din_reg[10].DATAIN
ram_din[11] => ram_din_reg[11].DATAIN
ram_din[12] => ram_din_reg[12].DATAIN
ram_din[13] => ram_din_reg[13].DATAIN
ram_din[14] => ram_din_reg[14].DATAIN
ram_din[15] => ram_din_reg[15].DATAIN
ram_din[16] => ram_din_reg[16].DATAIN
ram_din[17] => ram_din_reg[17].DATAIN
ram_din[18] => ram_din_reg[18].DATAIN
ram_din[19] => ram_din_reg[19].DATAIN
ram_din[20] => ram_din_reg[20].DATAIN
ram_din[21] => ram_din_reg[21].DATAIN
ram_din[22] => ram_din_reg[22].DATAIN
ram_din[23] => ram_din_reg[23].DATAIN
ram_din[24] => ram_din_reg[24].DATAIN
ram_din[25] => ram_din_reg[25].DATAIN
ram_din[26] => ram_din_reg[26].DATAIN
ram_din[27] => ram_din_reg[27].DATAIN
ram_din[28] => ram_din_reg[28].DATAIN
ram_din[29] => ram_din_reg[29].DATAIN
ram_din[30] => ram_din_reg[30].DATAIN
ram_din[31] => ram_din_reg[31].DATAIN
ram_dout_en <= dout_ena.DB_MAX_OUTPUT_PORT_TYPE
ram_clk <= clk2.DB_MAX_OUTPUT_PORT_TYPE
ram_nsc <= ram_nsc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ncs <= ram_ncs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_noe <= ram_noe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_nwe <= ram_nwe~reg0.DB_MAX_OUTPUT_PORT_TYPE


