#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  8 20:36:32 2018
# Process ID: 18362
# Current directory: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1
# Command line: vivado -log microblaze_arm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source microblaze_arm_wrapper.tcl -notrace
# Log file: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper.vdi
# Journal file: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source microblaze_arm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.941 ; gain = 55.594 ; free physical = 1302 ; free virtual = 2544
Command: link_design -top microblaze_arm_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/microblaze_arm_axi_smc_2.dcp' for cell 'microblaze_arm_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.dcp' for cell 'microblaze_arm_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.dcp' for cell 'microblaze_arm_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.dcp' for cell 'microblaze_arm_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.dcp' for cell 'microblaze_arm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.dcp' for cell 'microblaze_arm_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_xbar_7/microblaze_arm_xbar_7.dcp' for cell 'microblaze_arm_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_auto_pc_0/microblaze_arm_auto_pc_0.dcp' for cell 'microblaze_arm_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_bram_if_cntlr_5/microblaze_arm_dlmb_bram_if_cntlr_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_bram_if_cntlr_5/microblaze_arm_ilmb_bram_if_cntlr_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_lmb_bram_5/microblaze_arm_lmb_bram_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.xdc] for cell 'microblaze_arm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.xdc] for cell 'microblaze_arm_i/processing_system7_0/inst'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'microblaze_arm_i/microblaze_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'microblaze_arm_i/microblaze_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc] for cell 'microblaze_arm_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.539 ; gain = 512.578 ; free physical = 472 ; free virtual = 1780
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc] for cell 'microblaze_arm_i/mdm_1/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3_board.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3_board.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0_board.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0_board.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.xdc] for cell 'microblaze_arm_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.xdc] for cell 'microblaze_arm_i/axi_timer_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_arm_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 367 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 68 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 227 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 70 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:30 . Memory (MB): peak = 2324.625 ; gain = 1083.684 ; free physical = 466 ; free virtual = 1790
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 461 ; free virtual = 1786

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c83a1cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 447 ; free virtual = 1771

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 84 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d97e6039

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 461 ; free virtual = 1786
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 129286219

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 461 ; free virtual = 1786
INFO: [Opt 31-389] Phase Constant propagation created 223 cells and removed 1172 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 149c9735c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 460 ; free virtual = 1785
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2106 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 149c9735c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 461 ; free virtual = 1787
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18edf663e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 460 ; free virtual = 1786
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18edf663e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 460 ; free virtual = 1785
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 460 ; free virtual = 1785
Ending Logic Optimization Task | Checksum: 18edf663e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.625 ; gain = 0.000 ; free physical = 460 ; free virtual = 1785

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.783 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17d0e6765

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 424 ; free virtual = 1755
Ending Power Optimization Task | Checksum: 17d0e6765

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2484.953 ; gain = 160.328 ; free physical = 435 ; free virtual = 1767

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23196d4c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 441 ; free virtual = 1772
Ending Final Cleanup Task | Checksum: 23196d4c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 441 ; free virtual = 1772
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 160.328 ; free physical = 441 ; free virtual = 1772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 425 ; free virtual = 1760
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 432 ; free virtual = 1768
INFO: [runtcl-4] Executing : report_drc -file microblaze_arm_wrapper_drc_opted.rpt -pb microblaze_arm_wrapper_drc_opted.pb -rpx microblaze_arm_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_arm_wrapper_drc_opted.rpt -pb microblaze_arm_wrapper_drc_opted.pb -rpx microblaze_arm_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 423 ; free virtual = 1763
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 422 ; free virtual = 1763
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fa4b06a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 422 ; free virtual = 1763
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 423 ; free virtual = 1763

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16c7bc8de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 409 ; free virtual = 1750

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20e9b4cc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 385 ; free virtual = 1727

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20e9b4cc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 385 ; free virtual = 1727
Phase 1 Placer Initialization | Checksum: 20e9b4cc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 385 ; free virtual = 1728

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 293cdf2bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 375 ; free virtual = 1718

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 364 ; free virtual = 1708

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13aefa7dd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 364 ; free virtual = 1708
Phase 2 Global Placement | Checksum: 15b4aef01

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 366 ; free virtual = 1710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b4aef01

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 366 ; free virtual = 1710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aef29b61

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 362 ; free virtual = 1707

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 136489c60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 362 ; free virtual = 1707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19bce067f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 362 ; free virtual = 1707

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 104bbfd13

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 357 ; free virtual = 1702

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1047aacbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 357 ; free virtual = 1702

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1047aacbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 357 ; free virtual = 1702
Phase 3 Detail Placement | Checksum: 1047aacbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 357 ; free virtual = 1702

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d5e9cb05

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d5e9cb05

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.924. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15628dd0c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708
Phase 4.1 Post Commit Optimization | Checksum: 15628dd0c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15628dd0c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15628dd0c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 95cab7a0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 95cab7a0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 363 ; free virtual = 1708
Ending Placer Task | Checksum: 64c5d9c0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 379 ; free virtual = 1724
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 379 ; free virtual = 1724
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 353 ; free virtual = 1716
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 369 ; free virtual = 1720
INFO: [runtcl-4] Executing : report_io -file microblaze_arm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 356 ; free virtual = 1707
INFO: [runtcl-4] Executing : report_utilization -file microblaze_arm_wrapper_utilization_placed.rpt -pb microblaze_arm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 369 ; free virtual = 1721
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microblaze_arm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 368 ; free virtual = 1719
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 38fa5562 ConstDB: 0 ShapeSum: 2bcb845e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eaad8bf5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 229 ; free virtual = 1581
Post Restoration Checksum: NetGraph: ac9246b3 NumContArr: 3e1b4542 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eaad8bf5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 230 ; free virtual = 1582

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eaad8bf5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 214 ; free virtual = 1566

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eaad8bf5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 214 ; free virtual = 1566
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b2d83030

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 203 ; free virtual = 1556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.891  | TNS=0.000  | WHS=-0.213 | THS=-381.541|

Phase 2 Router Initialization | Checksum: 233caf43c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 200 ; free virtual = 1553

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2286ed9e6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 200 ; free virtual = 1553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1018
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.993  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 253856d5e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e73336e6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551
Phase 4 Rip-up And Reroute | Checksum: 1e73336e6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0aa0d8e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d0aa0d8e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0aa0d8e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551
Phase 5 Delay and Skew Optimization | Checksum: 1d0aa0d8e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232a0bb30

Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.135  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14fbf3a19

Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551
Phase 6 Post Hold Fix | Checksum: 14fbf3a19

Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.95439 %
  Global Horizontal Routing Utilization  = 2.25245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20e874088

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 198 ; free virtual = 1551

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20e874088

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 197 ; free virtual = 1550

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19961130b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:44 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 197 ; free virtual = 1550

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.135  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19961130b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:44 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 199 ; free virtual = 1552
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:44 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 219 ; free virtual = 1572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 219 ; free virtual = 1572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 191 ; free virtual = 1566
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2484.953 ; gain = 0.000 ; free physical = 209 ; free virtual = 1569
INFO: [runtcl-4] Executing : report_drc -file microblaze_arm_wrapper_drc_routed.rpt -pb microblaze_arm_wrapper_drc_routed.pb -rpx microblaze_arm_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_arm_wrapper_drc_routed.rpt -pb microblaze_arm_wrapper_drc_routed.pb -rpx microblaze_arm_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file microblaze_arm_wrapper_methodology_drc_routed.rpt -pb microblaze_arm_wrapper_methodology_drc_routed.pb -rpx microblaze_arm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_arm_wrapper_methodology_drc_routed.rpt -pb microblaze_arm_wrapper_methodology_drc_routed.pb -rpx microblaze_arm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.957 ; gain = 0.000 ; free physical = 128 ; free virtual = 1504
INFO: [runtcl-4] Executing : report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
Command: report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.957 ; gain = 0.000 ; free physical = 151 ; free virtual = 1487
INFO: [runtcl-4] Executing : report_route_status -file microblaze_arm_wrapper_route_status.rpt -pb microblaze_arm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microblaze_arm_wrapper_timing_summary_routed.rpt -pb microblaze_arm_wrapper_timing_summary_routed.pb -rpx microblaze_arm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microblaze_arm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file microblaze_arm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file microblaze_arm_wrapper_bus_skew_routed.rpt -pb microblaze_arm_wrapper_bus_skew_routed.pb -rpx microblaze_arm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force microblaze_arm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_arm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2820.219 ; gain = 334.262 ; free physical = 461 ; free virtual = 1420
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 20:42:07 2018...
