system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
uiFDMA.v,verilog,xil_defaultlib,../../../bd/system/ipshared/4d18/uiFDMA.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_uiFDMA_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_uiFDMA_0_0/sim/system_uiFDMA_0_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_s00_regslice_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_s00_data_fifo_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_s00_data_fifo_0/sim/system_s00_data_fifo_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_auto_cc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
system.v,verilog,xil_defaultlib,../../../bd/system/sim/system.v,incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="$ref_dir/../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl"incdir="../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
