

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readweights'
================================================================
* Date:           Thu Apr 11 18:25:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       10|  90.000 ns|  0.100 us|    9|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readweights  |        7|        7|         3|          2|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    157|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    142|    -|
|Register         |        -|   -|    140|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    140|    299|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_305_p2            |         +|   0|  0|  13|           4|           3|
    |ap_predicate_tran3to5_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_1_fu_299_p2         |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln16_fu_277_p2           |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln19_1_fu_330_p2         |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln19_fu_325_p2           |      icmp|   0|  0|  13|           4|           1|
    |or_ln16_1_fu_371_p2           |        or|   0|  0|   4|           4|           2|
    |or_ln16_2_fu_381_p2           |        or|   0|  0|   4|           4|           2|
    |or_ln16_fu_288_p2             |        or|   0|  0|   4|           4|           1|
    |or_ln19_fu_335_p2             |        or|   0|  0|   2|           1|           1|
    |weightsT_10_fu_341_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_11_fu_349_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_12_fu_357_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_16_fu_399_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_17_fu_465_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_18_fu_458_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_19_fu_391_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_20_fu_451_p3         |    select|   0|  0|   8|           1|           8|
    |weightsT_21_fu_444_p3         |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1       |       xor|   0|  0|   2|           2|           1|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 157|          46|          97|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                 |  14|          3|    1|          3|
    |ap_phi_mux_UnifiedRetVal_phi_fu_237_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |i_1_fu_68                               |   9|          2|    4|          8|
    |weightsT_4_out                          |  14|          3|    8|         24|
    |weightsT_8_out                          |  14|          3|    8|         24|
    |weightsT_out                            |  14|          3|    8|         24|
    |weights_address0                        |  14|          3|    4|         12|
    |weights_address1                        |  14|          3|    4|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 142|         30|   40|        117|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |UnifiedRetVal_reg_233      |  1|   0|    1|          0|
    |ap_CS_fsm                  |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |ap_return_preg             |  1|   0|    1|          0|
    |i_1_fu_68                  |  4|   0|    4|          0|
    |i_reg_574                  |  4|   0|    4|          0|
    |icmp_ln16_1_reg_591        |  1|   0|    1|          0|
    |icmp_ln16_reg_582          |  1|   0|    1|          0|
    |icmp_ln19_reg_615          |  1|   0|    1|          0|
    |weightsT_10_reg_623        |  8|   0|    8|          0|
    |weightsT_11_reg_628        |  8|   0|    8|          0|
    |weightsT_12_reg_633        |  8|   0|    8|          0|
    |weightsT_1_fu_76           |  8|   0|    8|          0|
    |weightsT_2_fu_80           |  8|   0|    8|          0|
    |weightsT_3_fu_84           |  8|   0|    8|          0|
    |weightsT_4_fu_88           |  8|   0|    8|          0|
    |weightsT_4_load_1_reg_605  |  8|   0|    8|          0|
    |weightsT_5_fu_92           |  8|   0|    8|          0|
    |weightsT_6_fu_96           |  8|   0|    8|          0|
    |weightsT_7_fu_100          |  8|   0|    8|          0|
    |weightsT_8_fu_104          |  8|   0|    8|          0|
    |weightsT_8_load_1_reg_610  |  8|   0|    8|          0|
    |weightsT_fu_72             |  8|   0|    8|          0|
    |weightsT_load_1_reg_600    |  8|   0|    8|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |140|   0|  140|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|ap_return               |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readweights|  return value|
|weights_address0        |  out|    4|   ap_memory|                       weights|         array|
|weights_ce0             |  out|    1|   ap_memory|                       weights|         array|
|weights_q0              |   in|    8|   ap_memory|                       weights|         array|
|weights_address1        |  out|    4|   ap_memory|                       weights|         array|
|weights_ce1             |  out|    1|   ap_memory|                       weights|         array|
|weights_q1              |   in|    8|   ap_memory|                       weights|         array|
|weightsT_8_out          |  out|    8|      ap_vld|                weightsT_8_out|       pointer|
|weightsT_8_out_ap_vld   |  out|    1|      ap_vld|                weightsT_8_out|       pointer|
|weightsT_7_out          |  out|    8|      ap_vld|                weightsT_7_out|       pointer|
|weightsT_7_out_ap_vld   |  out|    1|      ap_vld|                weightsT_7_out|       pointer|
|weightsT_6_out          |  out|    8|      ap_vld|                weightsT_6_out|       pointer|
|weightsT_6_out_ap_vld   |  out|    1|      ap_vld|                weightsT_6_out|       pointer|
|weightsT_5_out          |  out|    8|      ap_vld|                weightsT_5_out|       pointer|
|weightsT_5_out_ap_vld   |  out|    1|      ap_vld|                weightsT_5_out|       pointer|
|weightsT_4_out          |  out|    8|      ap_vld|                weightsT_4_out|       pointer|
|weightsT_4_out_ap_vld   |  out|    1|      ap_vld|                weightsT_4_out|       pointer|
|weightsT_3_out          |  out|    8|      ap_vld|                weightsT_3_out|       pointer|
|weightsT_3_out_ap_vld   |  out|    1|      ap_vld|                weightsT_3_out|       pointer|
|weightsT_2_out          |  out|    8|      ap_vld|                weightsT_2_out|       pointer|
|weightsT_2_out_ap_vld   |  out|    1|      ap_vld|                weightsT_2_out|       pointer|
|weightsT_1_out          |  out|    8|      ap_vld|                weightsT_1_out|       pointer|
|weightsT_1_out_ap_vld   |  out|    1|      ap_vld|                weightsT_1_out|       pointer|
|weightsT_out            |  out|    8|      ap_vld|                  weightsT_out|       pointer|
|weightsT_out_ap_vld     |  out|    1|      ap_vld|                  weightsT_out|       pointer|
|weightsT_10_out         |  out|    8|      ap_vld|               weightsT_10_out|       pointer|
|weightsT_10_out_ap_vld  |  out|    1|      ap_vld|               weightsT_10_out|       pointer|
|weightsT_11_out         |  out|    8|      ap_vld|               weightsT_11_out|       pointer|
|weightsT_11_out_ap_vld  |  out|    1|      ap_vld|               weightsT_11_out|       pointer|
|weightsT_12_out         |  out|    8|      ap_vld|               weightsT_12_out|       pointer|
|weightsT_12_out_ap_vld  |  out|    1|      ap_vld|               weightsT_12_out|       pointer|
+------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 6 4 
4 --> 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:16]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weightsT = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 8 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weightsT_1 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 9 'alloca' 'weightsT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weightsT_2 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 10 'alloca' 'weightsT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_3 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 11 'alloca' 'weightsT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_4 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 12 'alloca' 'weightsT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_5 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 13 'alloca' 'weightsT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_6 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 14 'alloca' 'weightsT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weightsT_7 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 15 'alloca' 'weightsT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_8 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 16 'alloca' 'weightsT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 18 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12.0"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [conv2D0.cpp:16]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_ult  i4 %i, i4 9" [conv2D0.cpp:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc12.0.loop_orow_crit_edge.exitStub, void %for.inc12.0.split_ifconv" [conv2D0.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i" [conv2D0.cpp:16]   --->   Operation 23 'zext' 'zext_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln16 = or i4 %i, i4 1" [conv2D0.cpp:16]   --->   Operation 24 'or' 'or_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %or_ln16" [conv2D0.cpp:16]   --->   Operation 25 'zext' 'zext_ln16_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16" [conv2D0.cpp:19]   --->   Operation 26 'getelementptr' 'weights_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 27 'load' 'weightsT_9' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln16_1 = icmp_ult  i4 %or_ln16, i4 9" [conv2D0.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %for.inc12.0.split_ifconv.loop_orow_crit_edge.exitStub, void %for.inc12.1" [conv2D0.cpp:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln16_1" [conv2D0.cpp:19]   --->   Operation 30 'getelementptr' 'weights_addr_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%weightsT_13 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 31 'load' 'weightsT_13' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %i, i4 4" [conv2D0.cpp:16]   --->   Operation 32 'add' 'add_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 33 'store' 'store_ln16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weightsT_load_1 = load i8 %weightsT" [conv2D0.cpp:19]   --->   Operation 34 'load' 'weightsT_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weightsT_4_load_1 = load i8 %weightsT_4" [conv2D0.cpp:19]   --->   Operation 35 'load' 'weightsT_4_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%weightsT_8_load_1 = load i8 %weightsT_8" [conv2D0.cpp:19]   --->   Operation 36 'load' 'weightsT_8_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:17]   --->   Operation 37 'specpipeline' 'specpipeline_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:10]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:16]   --->   Operation 39 'specloopname' 'specloopname_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:19]   --->   Operation 40 'load' 'weightsT_9' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%icmp_ln19 = icmp_eq  i4 %i, i4 0" [conv2D0.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%icmp_ln19_1 = icmp_eq  i4 %i, i4 4" [conv2D0.cpp:19]   --->   Operation 42 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln16)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node weightsT_10)   --->   "%or_ln19 = or i1 %icmp_ln19, i1 %icmp_ln19_1" [conv2D0.cpp:19]   --->   Operation 43 'or' 'or_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.24ns) (out node of the LUT)   --->   "%weightsT_10 = select i1 %or_ln19, i8 %weightsT_8_load_1, i8 %weightsT_9" [conv2D0.cpp:19]   --->   Operation 44 'select' 'weightsT_10' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.24ns)   --->   "%weightsT_11 = select i1 %icmp_ln19_1, i8 %weightsT_9, i8 %weightsT_4_load_1" [conv2D0.cpp:19]   --->   Operation 45 'select' 'weightsT_11' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.24ns)   --->   "%weightsT_12 = select i1 %icmp_ln19, i8 %weightsT_9, i8 %weightsT_load_1" [conv2D0.cpp:19]   --->   Operation 46 'select' 'weightsT_12' <Predicate = (icmp_ln16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weightsT_1_load_1 = load i8 %weightsT_1" [conv2D0.cpp:19]   --->   Operation 47 'load' 'weightsT_1_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weightsT_5_load_1 = load i8 %weightsT_5" [conv2D0.cpp:19]   --->   Operation 48 'load' 'weightsT_5_load_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%weightsT_13 = load i4 %weights_addr_1" [conv2D0.cpp:19]   --->   Operation 49 'load' 'weightsT_13' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln16_1 = or i4 %i, i4 2" [conv2D0.cpp:16]   --->   Operation 50 'or' 'or_ln16_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %or_ln16_1" [conv2D0.cpp:19]   --->   Operation 51 'zext' 'zext_ln19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln19" [conv2D0.cpp:19]   --->   Operation 52 'getelementptr' 'weights_addr_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%weightsT_14 = load i4 %weights_addr_2" [conv2D0.cpp:19]   --->   Operation 53 'load' 'weightsT_14' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln16_2 = or i4 %i, i4 3" [conv2D0.cpp:16]   --->   Operation 54 'or' 'or_ln16_2' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %or_ln16_2" [conv2D0.cpp:19]   --->   Operation 55 'zext' 'zext_ln19_1' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr i8 %weights, i64 0, i64 %zext_ln19_1" [conv2D0.cpp:19]   --->   Operation 56 'getelementptr' 'weights_addr_3' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%weightsT_15 = load i4 %weights_addr_3" [conv2D0.cpp:19]   --->   Operation 57 'load' 'weightsT_15' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (1.24ns)   --->   "%weightsT_19 = select i1 %icmp_ln19, i8 %weightsT_5_load_1, i8 %weightsT_13" [conv2D0.cpp:19]   --->   Operation 58 'select' 'weightsT_19' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.24ns)   --->   "%weightsT_16 = select i1 %icmp_ln19, i8 %weightsT_13, i8 %weightsT_1_load_1" [conv2D0.cpp:19]   --->   Operation 59 'select' 'weightsT_16' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_10, i8 %weightsT_8" [conv2D0.cpp:10]   --->   Operation 60 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_19, i8 %weightsT_5" [conv2D0.cpp:10]   --->   Operation 61 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_11, i8 %weightsT_4" [conv2D0.cpp:10]   --->   Operation 62 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_16, i8 %weightsT_1" [conv2D0.cpp:10]   --->   Operation 63 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_12, i8 %weightsT" [conv2D0.cpp:10]   --->   Operation 64 'store' 'store_ln10' <Predicate = (icmp_ln16 & icmp_ln16_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%weightsT_2_load_1 = load i8 %weightsT_2" [conv2D0.cpp:19]   --->   Operation 65 'load' 'weightsT_2_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%weightsT_3_load_1 = load i8 %weightsT_3" [conv2D0.cpp:19]   --->   Operation 66 'load' 'weightsT_3_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%weightsT_6_load_1 = load i8 %weightsT_6" [conv2D0.cpp:19]   --->   Operation 67 'load' 'weightsT_6_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%weightsT_7_load_1 = load i8 %weightsT_7" [conv2D0.cpp:19]   --->   Operation 68 'load' 'weightsT_7_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%weightsT_14 = load i4 %weights_addr_2" [conv2D0.cpp:19]   --->   Operation 69 'load' 'weightsT_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%weightsT_15 = load i4 %weights_addr_3" [conv2D0.cpp:19]   --->   Operation 70 'load' 'weightsT_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 71 [1/1] (1.24ns)   --->   "%weightsT_21 = select i1 %icmp_ln19, i8 %weightsT_7_load_1, i8 %weightsT_15" [conv2D0.cpp:19]   --->   Operation 71 'select' 'weightsT_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns)   --->   "%weightsT_20 = select i1 %icmp_ln19, i8 %weightsT_6_load_1, i8 %weightsT_14" [conv2D0.cpp:19]   --->   Operation 72 'select' 'weightsT_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.24ns)   --->   "%weightsT_18 = select i1 %icmp_ln19, i8 %weightsT_15, i8 %weightsT_3_load_1" [conv2D0.cpp:19]   --->   Operation 73 'select' 'weightsT_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.24ns)   --->   "%weightsT_17 = select i1 %icmp_ln19, i8 %weightsT_14, i8 %weightsT_2_load_1" [conv2D0.cpp:19]   --->   Operation 74 'select' 'weightsT_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_21, i8 %weightsT_7" [conv2D0.cpp:10]   --->   Operation 75 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_20, i8 %weightsT_6" [conv2D0.cpp:10]   --->   Operation 76 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_18, i8 %weightsT_3" [conv2D0.cpp:10]   --->   Operation 77 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_17, i8 %weightsT_2" [conv2D0.cpp:10]   --->   Operation 78 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12.0" [conv2D0.cpp:16]   --->   Operation 79 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%weightsT_1_load_2 = load i8 %weightsT_1"   --->   Operation 80 'load' 'weightsT_1_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%weightsT_2_load_2 = load i8 %weightsT_2"   --->   Operation 81 'load' 'weightsT_2_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%weightsT_3_load11 = load i8 %weightsT_3"   --->   Operation 82 'load' 'weightsT_3_load11' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%weightsT_5_load_2 = load i8 %weightsT_5"   --->   Operation 83 'load' 'weightsT_5_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%weightsT_6_load_2 = load i8 %weightsT_6"   --->   Operation 84 'load' 'weightsT_6_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%weightsT_7_load_2 = load i8 %weightsT_7"   --->   Operation 85 'load' 'weightsT_7_load_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load_1" [conv2D0.cpp:19]   --->   Operation 86 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load_2"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load_2"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load_2"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load_1" [conv2D0.cpp:19]   --->   Operation 90 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load11"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load_2"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load_2"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load_1" [conv2D0.cpp:19]   --->   Operation 94 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_10_out, i8 %weightsT_10" [conv2D0.cpp:19]   --->   Operation 95 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_11_out, i8 %weightsT_11" [conv2D0.cpp:19]   --->   Operation 96 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_12_out, i8 %weightsT_12" [conv2D0.cpp:19]   --->   Operation 97 'write' 'write_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.inc12.0.loop_orow_crit_edge.exitStub, i1 0, void %for.inc12.0.split_ifconv.loop_orow_crit_edge.exitStub"   --->   Operation 99 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%weightsT_load = load i8 %weightsT"   --->   Operation 101 'load' 'weightsT_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%weightsT_1_load = load i8 %weightsT_1"   --->   Operation 102 'load' 'weightsT_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%weightsT_2_load = load i8 %weightsT_2"   --->   Operation 103 'load' 'weightsT_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%weightsT_3_load = load i8 %weightsT_3"   --->   Operation 104 'load' 'weightsT_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%weightsT_4_load = load i8 %weightsT_4"   --->   Operation 105 'load' 'weightsT_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%weightsT_5_load = load i8 %weightsT_5"   --->   Operation 106 'load' 'weightsT_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%weightsT_6_load = load i8 %weightsT_6"   --->   Operation 107 'load' 'weightsT_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%weightsT_7_load = load i8 %weightsT_7"   --->   Operation 108 'load' 'weightsT_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%weightsT_8_load = load i8 %weightsT_8"   --->   Operation 109 'load' 'weightsT_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load"   --->   Operation 112 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weightsT_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weightsT_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0111100]
weightsT               (alloca           ) [ 0011101]
weightsT_1             (alloca           ) [ 0011111]
weightsT_2             (alloca           ) [ 0011111]
weightsT_3             (alloca           ) [ 0011111]
weightsT_4             (alloca           ) [ 0011101]
weightsT_5             (alloca           ) [ 0011111]
weightsT_6             (alloca           ) [ 0011111]
weightsT_7             (alloca           ) [ 0011111]
weightsT_8             (alloca           ) [ 0011101]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln16             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i                      (load             ) [ 0001000]
icmp_ln16              (icmp             ) [ 0011111]
br_ln16                (br               ) [ 0000000]
zext_ln16              (zext             ) [ 0000000]
or_ln16                (or               ) [ 0000000]
zext_ln16_1            (zext             ) [ 0000000]
weights_addr           (getelementptr    ) [ 0001000]
icmp_ln16_1            (icmp             ) [ 0011100]
br_ln16                (br               ) [ 0000000]
weights_addr_1         (getelementptr    ) [ 0001000]
add_ln16               (add              ) [ 0000000]
store_ln16             (store            ) [ 0000000]
weightsT_load_1        (load             ) [ 0000011]
weightsT_4_load_1      (load             ) [ 0000011]
weightsT_8_load_1      (load             ) [ 0000011]
specpipeline_ln17      (specpipeline     ) [ 0000000]
speclooptripcount_ln10 (speclooptripcount) [ 0000000]
specloopname_ln16      (specloopname     ) [ 0000000]
weightsT_9             (load             ) [ 0000000]
icmp_ln19              (icmp             ) [ 0010100]
icmp_ln19_1            (icmp             ) [ 0000000]
or_ln19                (or               ) [ 0000000]
weightsT_10            (select           ) [ 0000011]
weightsT_11            (select           ) [ 0000011]
weightsT_12            (select           ) [ 0000011]
weightsT_1_load_1      (load             ) [ 0000000]
weightsT_5_load_1      (load             ) [ 0000000]
weightsT_13            (load             ) [ 0000000]
or_ln16_1              (or               ) [ 0000000]
zext_ln19              (zext             ) [ 0000000]
weights_addr_2         (getelementptr    ) [ 0010100]
or_ln16_2              (or               ) [ 0000000]
zext_ln19_1            (zext             ) [ 0000000]
weights_addr_3         (getelementptr    ) [ 0010100]
weightsT_19            (select           ) [ 0000000]
weightsT_16            (select           ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
weightsT_2_load_1      (load             ) [ 0000000]
weightsT_3_load_1      (load             ) [ 0000000]
weightsT_6_load_1      (load             ) [ 0000000]
weightsT_7_load_1      (load             ) [ 0000000]
weightsT_14            (load             ) [ 0000000]
weightsT_15            (load             ) [ 0000000]
weightsT_21            (select           ) [ 0000000]
weightsT_20            (select           ) [ 0000000]
weightsT_18            (select           ) [ 0000000]
weightsT_17            (select           ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
store_ln10             (store            ) [ 0000000]
br_ln16                (br               ) [ 0000000]
weightsT_1_load_2      (load             ) [ 0000000]
weightsT_2_load_2      (load             ) [ 0000000]
weightsT_3_load11      (load             ) [ 0000000]
weightsT_5_load_2      (load             ) [ 0000000]
weightsT_6_load_2      (load             ) [ 0000000]
weightsT_7_load_2      (load             ) [ 0000000]
write_ln19             (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln19             (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln19             (write            ) [ 0000000]
write_ln19             (write            ) [ 0000000]
write_ln19             (write            ) [ 0000000]
write_ln19             (write            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
UnifiedRetVal          (phi              ) [ 0000010]
ret_ln0                (ret              ) [ 0000000]
weightsT_load          (load             ) [ 0000000]
weightsT_1_load        (load             ) [ 0000000]
weightsT_2_load        (load             ) [ 0000000]
weightsT_3_load        (load             ) [ 0000000]
weightsT_4_load        (load             ) [ 0000000]
weightsT_5_load        (load             ) [ 0000000]
weightsT_6_load        (load             ) [ 0000000]
weightsT_7_load        (load             ) [ 0000000]
weightsT_8_load        (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
br_ln0                 (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weightsT_8_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_8_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightsT_7_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_7_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weightsT_6_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_6_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightsT_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weightsT_4_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_4_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weightsT_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weightsT_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weightsT_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weightsT_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weightsT_10_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_10_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weightsT_11_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_11_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weightsT_12_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_12_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="weightsT_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="weightsT_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="weightsT_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weightsT_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weightsT_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weightsT_5_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weightsT_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weightsT_7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weightsT_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightsT_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln19_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="1"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln19_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln19_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="1"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="weights_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
<pin id="207" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_9/2 weightsT_13/2 weightsT_14/3 weightsT_15/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="weights_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="weights_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="weights_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_3/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="UnifiedRetVal_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="UnifiedRetVal_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_1_load_2/5 weightsT_1_load/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_2_load_2/5 weightsT_2_load/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_3_load11/5 weightsT_3_load/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="2"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_5_load_2/5 weightsT_5_load/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_6_load_2/5 weightsT_6_load/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_7_load_2/5 weightsT_7_load/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln16_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln16_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln16_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln16_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln16_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln16_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="1"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weightsT_load_1_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="2"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_load_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="weightsT_4_load_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_4_load_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weightsT_8_load_1_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="2"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_8_load_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln19_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln19_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="weightsT_10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_10/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="weightsT_11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_11/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="weightsT_12_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_12/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="weightsT_1_load_1_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_1_load_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weightsT_5_load_1_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_5_load_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln16_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln19_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln16_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_2/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln19_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="weightsT_19_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_19/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="weightsT_16_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_16/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln10_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="2"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln10_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="2"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln10_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="2"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln10_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="2"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln10_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="weightsT_2_load_1_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="3"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_2_load_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="weightsT_3_load_1_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="3"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_3_load_1/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="weightsT_6_load_1_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_6_load_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="weightsT_7_load_1_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="3"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_7_load_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="weightsT_21_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_21/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="weightsT_20_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_20/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="weightsT_18_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_18/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="weightsT_17_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weightsT_17/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln10_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="3"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln10_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="3"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln10_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="3"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln10_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="3"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="weightsT_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="2"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_load/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="weightsT_4_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_4_load/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="weightsT_8_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightsT_8_load/6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="i_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="weightsT_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="2"/>
<pin id="513" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT "/>
</bind>
</comp>

<comp id="518" class="1005" name="weightsT_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="2"/>
<pin id="520" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="weightsT_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="weightsT_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2"/>
<pin id="534" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="weightsT_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="2"/>
<pin id="541" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="weightsT_5_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="2"/>
<pin id="548" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_5 "/>
</bind>
</comp>

<comp id="553" class="1005" name="weightsT_6_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="2"/>
<pin id="555" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_6 "/>
</bind>
</comp>

<comp id="560" class="1005" name="weightsT_7_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="2"/>
<pin id="562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="weightsT_8_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2"/>
<pin id="569" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_8 "/>
</bind>
</comp>

<comp id="574" class="1005" name="i_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln16_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="586" class="1005" name="weights_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln16_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="weights_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="weightsT_load_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="weightsT_4_load_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_4_load_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="weightsT_8_load_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_8_load_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln19_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="623" class="1005" name="weightsT_10_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_10 "/>
</bind>
</comp>

<comp id="628" class="1005" name="weightsT_11_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_11 "/>
</bind>
</comp>

<comp id="633" class="1005" name="weightsT_12_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_12 "/>
</bind>
</comp>

<comp id="638" class="1005" name="weights_addr_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="1"/>
<pin id="640" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="weights_addr_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="192" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="303"><net_src comp="288" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="274" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="325" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="322" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="199" pin="7"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="330" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="199" pin="7"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="319" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="325" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="199" pin="7"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="316" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="396"><net_src comp="325" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="368" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="199" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="325" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="199" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="365" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="341" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="391" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="349" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="399" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="357" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="199" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="438" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="199" pin="7"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="199" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="435" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="199" pin="7"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="432" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="444" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="451" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="458" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="465" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="507"><net_src comp="68" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="514"><net_src comp="72" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="521"><net_src comp="76" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="528"><net_src comp="80" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="535"><net_src comp="84" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="542"><net_src comp="88" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="549"><net_src comp="92" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="556"><net_src comp="96" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="563"><net_src comp="100" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="570"><net_src comp="104" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="577"><net_src comp="274" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="585"><net_src comp="277" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="192" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="594"><net_src comp="299" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="209" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="603"><net_src comp="316" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="608"><net_src comp="319" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="613"><net_src comp="322" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="618"><net_src comp="325" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="626"><net_src comp="341" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="631"><net_src comp="349" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="636"><net_src comp="357" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="641"><net_src comp="217" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="646"><net_src comp="225" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: weightsT_8_out | {5 6 }
	Port: weightsT_7_out | {5 6 }
	Port: weightsT_6_out | {5 6 }
	Port: weightsT_5_out | {5 6 }
	Port: weightsT_4_out | {5 6 }
	Port: weightsT_3_out | {5 6 }
	Port: weightsT_2_out | {5 6 }
	Port: weightsT_1_out | {5 6 }
	Port: weightsT_out | {5 6 }
	Port: weightsT_10_out | {5 }
	Port: weightsT_11_out | {5 }
	Port: weightsT_12_out | {5 }
 - Input state : 
	Port: conv2D0_Pipeline_readweights : weights | {2 3 4 }
  - Chain level:
	State 1
		store_ln16 : 1
	State 2
		icmp_ln16 : 1
		br_ln16 : 2
		zext_ln16 : 1
		or_ln16 : 1
		zext_ln16_1 : 1
		weights_addr : 2
		weightsT_9 : 3
		icmp_ln16_1 : 1
		br_ln16 : 2
		weights_addr_1 : 2
		weightsT_13 : 3
		add_ln16 : 1
		store_ln16 : 2
	State 3
		or_ln19 : 1
		weightsT_10 : 1
		weightsT_11 : 1
		weightsT_12 : 1
		weights_addr_2 : 1
		weightsT_14 : 2
		weights_addr_3 : 1
		weightsT_15 : 2
		weightsT_19 : 1
		weightsT_16 : 1
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
	State 4
		weightsT_21 : 1
		weightsT_20 : 1
		weightsT_18 : 1
		weightsT_17 : 1
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
	State 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    weightsT_10_fu_341   |    0    |    8    |
|          |    weightsT_11_fu_349   |    0    |    8    |
|          |    weightsT_12_fu_357   |    0    |    8    |
|          |    weightsT_19_fu_391   |    0    |    8    |
|  select  |    weightsT_16_fu_399   |    0    |    8    |
|          |    weightsT_21_fu_444   |    0    |    8    |
|          |    weightsT_20_fu_451   |    0    |    8    |
|          |    weightsT_18_fu_458   |    0    |    8    |
|          |    weightsT_17_fu_465   |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |     icmp_ln16_fu_277    |    0    |    13   |
|   icmp   |    icmp_ln16_1_fu_299   |    0    |    13   |
|          |     icmp_ln19_fu_325    |    0    |    13   |
|          |    icmp_ln19_1_fu_330   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln16_fu_305     |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |      or_ln16_fu_288     |    0    |    0    |
|    or    |      or_ln19_fu_335     |    0    |    2    |
|          |     or_ln16_1_fu_371    |    0    |    0    |
|          |     or_ln16_2_fu_381    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_108    |    0    |    0    |
|          |     grp_write_fu_115    |    0    |    0    |
|          |     grp_write_fu_122    |    0    |    0    |
|          |     grp_write_fu_129    |    0    |    0    |
|          |     grp_write_fu_136    |    0    |    0    |
|   write  |     grp_write_fu_143    |    0    |    0    |
|          |     grp_write_fu_150    |    0    |    0    |
|          |     grp_write_fu_157    |    0    |    0    |
|          |     grp_write_fu_164    |    0    |    0    |
|          | write_ln19_write_fu_171 |    0    |    0    |
|          | write_ln19_write_fu_178 |    0    |    0    |
|          | write_ln19_write_fu_185 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln16_fu_283    |    0    |    0    |
|   zext   |    zext_ln16_1_fu_294   |    0    |    0    |
|          |     zext_ln19_fu_376    |    0    |    0    |
|          |    zext_ln19_1_fu_386   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   139   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  UnifiedRetVal_reg_233  |    1   |
|       i_1_reg_504       |    4   |
|        i_reg_574        |    4   |
|   icmp_ln16_1_reg_591   |    1   |
|    icmp_ln16_reg_582    |    1   |
|    icmp_ln19_reg_615    |    1   |
|   weightsT_10_reg_623   |    8   |
|   weightsT_11_reg_628   |    8   |
|   weightsT_12_reg_633   |    8   |
|    weightsT_1_reg_518   |    8   |
|    weightsT_2_reg_525   |    8   |
|    weightsT_3_reg_532   |    8   |
|weightsT_4_load_1_reg_605|    8   |
|    weightsT_4_reg_539   |    8   |
|    weightsT_5_reg_546   |    8   |
|    weightsT_6_reg_553   |    8   |
|    weightsT_7_reg_560   |    8   |
|weightsT_8_load_1_reg_610|    8   |
|    weightsT_8_reg_567   |    8   |
| weightsT_load_1_reg_600 |    8   |
|     weightsT_reg_511    |    8   |
|  weights_addr_1_reg_595 |    4   |
|  weights_addr_2_reg_638 |    4   |
|  weights_addr_3_reg_643 |    4   |
|   weights_addr_reg_586  |    4   |
+-------------------------+--------+
|          Total          |   148  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_108 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_136 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_164 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_199 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_199 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  8.4172 ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   67   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   148  |   206  |
+-----------+--------+--------+--------+
