<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='608' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getUniqueVRegDef(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='605'>/// getUniqueVRegDef - Return the unique machine instr that defines the
  /// specified virtual register or null if none is found.  If there are
  /// multiple definitions or no definition, return null.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='755' u='c' c='_ZN4llvm14CombinerHelper22findPostIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='776' u='c' c='_ZN4llvm14CombinerHelper22findPostIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='904' u='c' c='_ZN4llvm14CombinerHelper28applyCombineIndexedLoadStoreERNS_12MachineInstrERNS_25IndexedLoadStoreMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1573' u='c' c='_ZN4llvm14CombinerHelper21matchPtrAddImmedChainERNS_12MachineInstrERNS_11PtrAddChainE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1623' u='c' c='_ZN4llvm14CombinerHelper20matchShiftImmedChainERNS_12MachineInstrERNS_15RegisterImmPairE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1706' u='c' c='_ZN4llvm14CombinerHelper24matchShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1738' u='c' c='_ZN4llvm14CombinerHelper24matchShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1740' u='c' c='_ZN4llvm14CombinerHelper24matchShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='647' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_115MachineCombiner13getOperandDefERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='878' u='c' c='_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='933' u='c' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='940' u='c' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='411' ll='417' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getUniqueVRegDef(llvm::Register Reg) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='408'>/// getUniqueVRegDef - Return the unique machine instr that defines the
/// specified virtual register or null if none is found.  If there are
/// multiple definitions or no definition, return null.</doc>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1356' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter8remapUseEN4llvm8RegisterERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1386' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter8remapUseEN4llvm8RegisterERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1697' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1799' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander20peelPrologAndEpilogsEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1888' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander23getEquivalentRegisterInENS_8RegisterEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1899' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander13rewriteUsesOfEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='677' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='714' u='c' c='_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='716' u='c' c='_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='726' u='c' c='_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='727' u='c' c='_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='906' u='c' c='_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='910' u='c' c='_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='72' u='c' c='_ZNK4llvm18TargetRegisterInfo27shouldRegionSplitForVirtRegERKNS_15MachineFunctionERKNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='83' u='c' c='_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2045' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2077' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4535' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4546' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1304' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1305' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1334' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1349' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1360' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1697' u='c' c='_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4181' u='c' c='_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4684' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4835' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='522' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2259' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2270' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='193' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='474' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='43' u='c' c='_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='494' u='c' c='_ZL13getRegSeqInitRN4llvm15SmallVectorImplISt4pairIPNS_14MachineOperandEjEEENS_8RegisterEhPKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='502' u='c' c='_ZL13getRegSeqInitRN4llvm15SmallVectorImplISt4pairIPNS_14MachineOperandEjEEENS_8RegisterEhPKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='505' u='c' c='_ZL13getRegSeqInitRN4llvm15SmallVectorImplISt4pairIPNS_14MachineOperandEjEEENS_8RegisterEhPKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11097' u='c' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2784' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2802' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2961' u='c' c='_ZL14getFoldableImmPKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4794' u='c' c='_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1705' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1728' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1738' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1739' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='387' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='538' u='c' c='_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='580' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='601' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='573' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='734' u='c' c='_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='291' u='c' c='_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='73' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2983' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='105' u='c' c='_ZN12_GLOBAL__N_122BPFMISimplifyPatchable10checkADDrrEPN4llvm19MachineRegisterInfoEPNS1_14MachineOperandEPKNS1_11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='174' u='c' c='_ZN12_GLOBAL__N_122BPFMISimplifyPatchable16processCandidateEPN4llvm19MachineRegisterInfoERNS1_17MachineBasicBlockERNS1_12MachineInstrERNS1_8RegisterES9753949'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='205' u='c' c='_ZN12_GLOBAL__N_122BPFMISimplifyPatchable13processDstRegEPN4llvm19MachineRegisterInfoERNS1_8RegisterES5_PKNS1_11GlobalValueEbb'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='273' u='c' c='_ZN12_GLOBAL__N_122BPFMISimplifyPatchable8removeLDEv'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='287' u='c' c='_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='85' u='c' c='_ZL33isCVTAToLocalCombinationCandidateRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='109' u='c' c='_ZL18CombineCVTAToLocalRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='148' u='c' c='_ZN12_GLOBAL__N_113NVPTXPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='429' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='518' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='528' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='825' u='c' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='826' u='c' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2386' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5417' u='c' c='_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp' l='781' u='c' c='_ZL28unstackifyVRegsUsedInSplitBBRN4llvm17MachineBasicBlockES1_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='275' u='c' c='_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='96' u='c' c='_ZNK4llvm23WebAssemblyRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4190' u='c' c='_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5490' u='c' c='_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='86' u='c' c='_ZL18getWinAllocaAmountPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_120X86WinAllocaExpander5lowerEPN4llvm12MachineInstrENS0_8LoweringE'/>
