// Seed: 1590610970
module module_0;
  assign module_1.id_1 = 0;
  tri1 id_1;
  assign id_1 = id_1 || -1'b0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_2 = 32'd74,
    parameter id_6 = 32'd55
) (
    output tri0 id_0,
    input supply1 _id_1,
    input wor _id_2,
    input wire id_3
);
  logic [id_2 : 1] id_5, _id_6;
  initial begin : LABEL_0
    id_5 = id_1;
  end
  wire [id_6 : id_1] id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd75
) (
    input  tri   id_0,
    input  tri   id_1,
    output uwire _id_2
);
  always @(id_0 or id_1) $unsigned(8);
  ;
  logic [1 : id_2] id_4[1 : -1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
