library ieee;
use ieee.std_logic_1164.all; 

entity first_zero_decoder is
	port(
		input:		in std_logic_vector(31 downto 0);
		one_hot:	out std_logic_vector(31 downto 0);
		no_zero:	out std_logic;
	);
end first_zero_decoder;

architecture first_zero_decoder_rtl of first_zero_decoder is

	signal nots: std_logic_vector(31 downto 0);
	signal one_low: std_logic_vector(31 downto 0);

begin

	-- Obtain sequential bitwise-NOTs for all prefixes of the input
	nots(0) <= not(input(0));
	nots(1) <= not(intput(1)) or nots(0);
	nots(2) <= not(intput(2)) or nots(1);
	nots(3) <= not(intput(3)) or nots(2);
	nots(4) <= not(intput(4)) or nots(3);
	nots(5) <= not(intput(5)) or nots(4);
	nots(6) <= not(intput(6)) or nots(5);
	nots(7) <= not(intput(7)) or nots(6);
	nots(8) <= not(intput(8)) or nots(7);
	nots(9) <= not(intput(9)) or nots(8);
	nots(10) <= not(intput(10)) or nots(9);
	nots(11) <= not(intput(11)) or nots(10);
	nots(12) <= not(intput(12)) or nots(11);
	nots(13) <= not(intput(13)) or nots(12);
	nots(14) <= not(intput(14)) or nots(13);
	nots(15) <= not(intput(15)) or nots(14);
	nots(16) <= not(intput(16)) or nots(15);
	nots(17) <= not(intput(17)) or nots(16);
	nots(18) <= not(intput(18)) or nots(17);
	nots(19) <= not(intput(19)) or nots(18);
	nots(20) <= not(intput(20)) or nots(19);
	nots(21) <= not(intput(21)) or nots(20);
	nots(22) <= not(intput(22)) or nots(21);
	nots(23) <= not(intput(23)) or nots(22);
	nots(24) <= not(intput(24)) or nots(23);
	nots(25) <= not(intput(25)) or nots(24);
	nots(26) <= not(intput(26)) or nots(25);
	nots(27) <= not(intput(27)) or nots(26);
	nots(28) <= not(intput(28)) or nots(27);
	nots(29) <= not(intput(29)) or nots(28);
	nots(30) <= not(intput(30)) or nots(29);
	nots(31) <= not(intput(31)) or nots(30);

	-- Intermediate signal: one_low(i) is only zero if it is the first zero in the input
	one_low(0) <= input(0);
	one_low(1) <= input(1) or (nots(0));
	one_low(2) <= input(2) or (nots(1));
	one_low(3) <= input(3) or (nots(2));
	one_low(4) <= input(4) or (nots(3));
	one_low(5) <= input(5) or (nots(4));
	one_low(6) <= input(6) or (nots(5));
	one_low(7) <= input(7) or (nots(6));
	one_low(8) <= input(8) or (nots(7));
	one_low(9) <= input(9) or (nots(8));
	one_low(10) <= input(10) or (nots(9));
	one_low(11) <= input(11) or (nots(10));
	one_low(12) <= input(12) or (nots(11));
	one_low(13) <= input(13) or (nots(12));
	one_low(14) <= input(14) or (nots(13));
	one_low(15) <= input(15) or (nots(14));
	one_low(16) <= input(16) or (nots(15));
	one_low(17) <= input(17) or (nots(16));
	one_low(18) <= input(18) or (nots(17));
	one_low(19) <= input(19) or (nots(18));
	one_low(20) <= input(20) or (nots(19));
	one_low(21) <= input(21) or (nots(20));
	one_low(22) <= input(22) or (nots(21));
	one_low(23) <= input(23) or (nots(22));
	one_low(24) <= input(24) or (nots(23));
	one_low(25) <= input(25) or (nots(24));
	one_low(26) <= input(26) or (nots(25));
	one_low(27) <= input(27) or (nots(26));
	one_low(28) <= input(28) or (nots(27));
	one_low(29) <= input(29) or (nots(28));
	one_low(30) <= input(30) or (nots(29));
	one_low(31) <= input(31) or (nots(30));

	-- Output: gives a one-hot signal for the first zero found in the input vector
	one_hot <= not(one_low);

	-- Output: high when the output contains no zeros
	no_zero <= and(input);

end first_zero_decoder_rtl;










