

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Wed Dec  6 15:08:24 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans+invers1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16536|    16536| 0.165 ms | 0.165 ms |  16536|  16536|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |    16534|    16534|       167|         16|          1|  1024|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 169
* Pipeline : 1
  Pipeline-0 : II = 16, D = 167, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 169 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 2 
169 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 170 [1/1] (1.76ns)   --->   "%br_ln118 = br void" [matrix_ti_mul.cpp:118]   --->   Operation 170 'br' 'br_ln118' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11, void, i11 %add_ln118_1, void %.split3" [matrix_ti_mul.cpp:118]   --->   Operation 171 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %select_ln118_1, void %.split3" [matrix_ti_mul.cpp:118]   --->   Operation 172 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%j = phi i6, void, i6 %add_ln121, void %.split3" [matrix_ti_mul.cpp:121]   --->   Operation 173 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i6 %i" [matrix_ti_mul.cpp:125]   --->   Operation 174 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln125, i5" [matrix_ti_mul.cpp:125]   --->   Operation 175 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.88ns)   --->   "%icmp_ln118 = icmp_eq  i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:118]   --->   Operation 177 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.63ns)   --->   "%add_ln118_1 = add i11, i11 %indvar_flatten" [matrix_ti_mul.cpp:118]   --->   Operation 178 'add' 'add_ln118_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %.split3, void" [matrix_ti_mul.cpp:118]   --->   Operation 179 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.82ns)   --->   "%add_ln118 = add i6 %i, i6" [matrix_ti_mul.cpp:118]   --->   Operation 180 'add' 'add_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (1.42ns)   --->   "%icmp_ln121 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:121]   --->   Operation 181 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.18ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i6, i6 %j" [matrix_ti_mul.cpp:118]   --->   Operation 182 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 183 'trunc' 'trunc_ln125_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_52_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln125_1, i5" [matrix_ti_mul.cpp:125]   --->   Operation 184 'bitconcatenate' 'tmp_52_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.68ns)   --->   "%select_ln118_2 = select i1 %icmp_ln121, i10 %tmp_52_cast, i10 %tmp_cast" [matrix_ti_mul.cpp:118]   --->   Operation 185 'select' 'select_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i10 %select_ln118_2" [matrix_ti_mul.cpp:118]   --->   Operation 186 'zext' 'zext_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64, i64 %zext_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 187 'getelementptr' 'a_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%a_load = load i10 %a_addr" [matrix_ti_mul.cpp:118]   --->   Operation 188 'load' 'a_load' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 189 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118, i5" [matrix_ti_mul.cpp:118]   --->   Operation 190 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 191 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_1, i5" [matrix_ti_mul.cpp:118]   --->   Operation 192 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.68ns)   --->   "%select_ln118_34 = select i1 %icmp_ln121, i10 %tmp, i10 %tmp_6" [matrix_ti_mul.cpp:118]   --->   Operation 193 'select' 'select_ln118_34' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln118 = or i10 %select_ln118_34, i10" [matrix_ti_mul.cpp:118]   --->   Operation 194 'or' 'or_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i10 %or_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 195 'zext' 'zext_ln125' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64, i64 %zext_ln125" [matrix_ti_mul.cpp:125]   --->   Operation 196 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (3.25ns)   --->   "%a_load_1 = load i10 %a_addr_1" [matrix_ti_mul.cpp:118]   --->   Operation 197 'load' 'a_load_1' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 198 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln118_4 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 199 'trunc' 'trunc_ln118_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln118_6 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 200 'trunc' 'trunc_ln118_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln118_8 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 201 'trunc' 'trunc_ln118_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln118_10 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 202 'trunc' 'trunc_ln118_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln118_12 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 203 'trunc' 'trunc_ln118_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln118_14 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 204 'trunc' 'trunc_ln118_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln118_16 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 205 'trunc' 'trunc_ln118_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln118_18 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 206 'trunc' 'trunc_ln118_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln118_20 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 207 'trunc' 'trunc_ln118_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln118_22 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 208 'trunc' 'trunc_ln118_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln118_24 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 209 'trunc' 'trunc_ln118_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln118_26 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 210 'trunc' 'trunc_ln118_26' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln118_28 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 211 'trunc' 'trunc_ln118_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln118_30 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 212 'trunc' 'trunc_ln118_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln118_32 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 213 'trunc' 'trunc_ln118_32' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln118_34 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 214 'trunc' 'trunc_ln118_34' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln118_36 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 215 'trunc' 'trunc_ln118_36' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln118_38 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 216 'trunc' 'trunc_ln118_38' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln118_40 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 217 'trunc' 'trunc_ln118_40' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln118_42 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 218 'trunc' 'trunc_ln118_42' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln118_44 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 219 'trunc' 'trunc_ln118_44' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln118_46 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 220 'trunc' 'trunc_ln118_46' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln118_48 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 221 'trunc' 'trunc_ln118_48' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln118_50 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 222 'trunc' 'trunc_ln118_50' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln118_52 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 223 'trunc' 'trunc_ln118_52' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln118_54 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 224 'trunc' 'trunc_ln118_54' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln118_56 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 225 'trunc' 'trunc_ln118_56' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln118_58 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 226 'trunc' 'trunc_ln118_58' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln118_60 = trunc i6 %add_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 227 'trunc' 'trunc_ln118_60' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %select_ln118" [matrix_ti_mul.cpp:118]   --->   Operation 228 'zext' 'j_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64, i64 %j_cast" [matrix_ti_mul.cpp:125]   --->   Operation 229 'getelementptr' 'b_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 230 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64, i64 %tmp_s" [matrix_ti_mul.cpp:125]   --->   Operation 231 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [matrix_ti_mul.cpp:125]   --->   Operation 232 'load' 'b_load' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 233 [2/2] (3.25ns)   --->   "%b_load_2 = load i10 %b_addr_2" [matrix_ti_mul.cpp:125]   --->   Operation 233 'load' 'b_load_2' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 234 [1/2] (3.25ns)   --->   "%a_load = load i10 %a_addr" [matrix_ti_mul.cpp:118]   --->   Operation 234 'load' 'a_load' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 235 [1/2] (3.25ns)   --->   "%a_load_1 = load i10 %a_addr_1" [matrix_ti_mul.cpp:118]   --->   Operation 235 'load' 'a_load_1' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_2, i5" [matrix_ti_mul.cpp:118]   --->   Operation 236 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln118_3 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 237 'trunc' 'trunc_ln118_3' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_3, i5" [matrix_ti_mul.cpp:118]   --->   Operation 238 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.68ns)   --->   "%select_ln118_35 = select i1 %icmp_ln121, i10 %tmp_7, i10 %tmp_8" [matrix_ti_mul.cpp:118]   --->   Operation 239 'select' 'select_ln118_35' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln118_1 = or i10 %select_ln118_35, i10" [matrix_ti_mul.cpp:118]   --->   Operation 240 'or' 'or_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %or_ln118_1" [matrix_ti_mul.cpp:125]   --->   Operation 241 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64, i64 %zext_ln125_1" [matrix_ti_mul.cpp:125]   --->   Operation 242 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 243 [2/2] (3.25ns)   --->   "%a_load_2 = load i10 %a_addr_2" [matrix_ti_mul.cpp:118]   --->   Operation 243 'load' 'a_load_2' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_4, i5" [matrix_ti_mul.cpp:118]   --->   Operation 244 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln118_5 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 245 'trunc' 'trunc_ln118_5' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_5, i5" [matrix_ti_mul.cpp:118]   --->   Operation 246 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.68ns)   --->   "%select_ln118_36 = select i1 %icmp_ln121, i10 %tmp_9, i10 %tmp_10" [matrix_ti_mul.cpp:118]   --->   Operation 247 'select' 'select_ln118_36' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln118_2 = or i10 %select_ln118_36, i10" [matrix_ti_mul.cpp:118]   --->   Operation 248 'or' 'or_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i10 %or_ln118_2" [matrix_ti_mul.cpp:125]   --->   Operation 249 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64, i64 %zext_ln125_2" [matrix_ti_mul.cpp:125]   --->   Operation 250 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 251 [2/2] (3.25ns)   --->   "%a_load_3 = load i10 %a_addr_3" [matrix_ti_mul.cpp:118]   --->   Operation 251 'load' 'a_load_3' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln125_32 = zext i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 252 'zext' 'zext_ln125_32' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln125_34 = zext i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 253 'zext' 'zext_ln125_34' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.87ns)   --->   "%add_ln125 = add i7 %zext_ln125_34, i7" [matrix_ti_mul.cpp:125]   --->   Operation 254 'add' 'add_ln125' <Predicate = (!icmp_ln118)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln125_35 = zext i7 %add_ln125" [matrix_ti_mul.cpp:125]   --->   Operation 255 'zext' 'zext_ln125_35' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64, i64 %zext_ln125_35" [matrix_ti_mul.cpp:125]   --->   Operation 256 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.91ns)   --->   "%add_ln125_1 = add i8 %zext_ln125_32, i8" [matrix_ti_mul.cpp:125]   --->   Operation 257 'add' 'add_ln125_1' <Predicate = (!icmp_ln118)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln125_36 = zext i8 %add_ln125_1" [matrix_ti_mul.cpp:125]   --->   Operation 258 'zext' 'zext_ln125_36' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64, i64 %zext_ln125_36" [matrix_ti_mul.cpp:125]   --->   Operation 259 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 260 [1/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [matrix_ti_mul.cpp:125]   --->   Operation 260 'load' 'b_load' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 261 [2/2] (3.25ns)   --->   "%b_load_1 = load i10 %b_addr_1" [matrix_ti_mul.cpp:125]   --->   Operation 261 'load' 'b_load_1' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 262 [1/2] (3.25ns)   --->   "%b_load_2 = load i10 %b_addr_2" [matrix_ti_mul.cpp:125]   --->   Operation 262 'load' 'b_load_2' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 263 [2/2] (3.25ns)   --->   "%b_load_3 = load i10 %b_addr_3" [matrix_ti_mul.cpp:125]   --->   Operation 263 'load' 'b_load_3' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 264 [1/2] (3.25ns)   --->   "%a_load_2 = load i10 %a_addr_2" [matrix_ti_mul.cpp:118]   --->   Operation 264 'load' 'a_load_2' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 265 [1/2] (3.25ns)   --->   "%a_load_3 = load i10 %a_addr_3" [matrix_ti_mul.cpp:118]   --->   Operation 265 'load' 'a_load_3' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_6, i5" [matrix_ti_mul.cpp:118]   --->   Operation 266 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln118_7 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 267 'trunc' 'trunc_ln118_7' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_7, i5" [matrix_ti_mul.cpp:118]   --->   Operation 268 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.68ns)   --->   "%select_ln118_37 = select i1 %icmp_ln121, i10 %tmp_11, i10 %tmp_12" [matrix_ti_mul.cpp:118]   --->   Operation 269 'select' 'select_ln118_37' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln118_3 = or i10 %select_ln118_37, i10" [matrix_ti_mul.cpp:118]   --->   Operation 270 'or' 'or_ln118_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i10 %or_ln118_3" [matrix_ti_mul.cpp:125]   --->   Operation 271 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i32 %a, i64, i64 %zext_ln125_3" [matrix_ti_mul.cpp:125]   --->   Operation 272 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 273 [2/2] (3.25ns)   --->   "%a_load_4 = load i10 %a_addr_4" [matrix_ti_mul.cpp:118]   --->   Operation 273 'load' 'a_load_4' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_8, i5" [matrix_ti_mul.cpp:118]   --->   Operation 274 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln118_9 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 275 'trunc' 'trunc_ln118_9' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_9, i5" [matrix_ti_mul.cpp:118]   --->   Operation 276 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.68ns)   --->   "%select_ln118_38 = select i1 %icmp_ln121, i10 %tmp_13, i10 %tmp_14" [matrix_ti_mul.cpp:118]   --->   Operation 277 'select' 'select_ln118_38' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln118_4 = or i10 %select_ln118_38, i10" [matrix_ti_mul.cpp:118]   --->   Operation 278 'or' 'or_ln118_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i10 %or_ln118_4" [matrix_ti_mul.cpp:125]   --->   Operation 279 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i32 %a, i64, i64 %zext_ln125_4" [matrix_ti_mul.cpp:125]   --->   Operation 280 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 281 [2/2] (3.25ns)   --->   "%a_load_5 = load i10 %a_addr_5" [matrix_ti_mul.cpp:118]   --->   Operation 281 'load' 'a_load_5' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 282 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64, i64 %tmp_67" [matrix_ti_mul.cpp:125]   --->   Operation 283 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (1.91ns)   --->   "%add_ln125_2 = add i8 %zext_ln125_32, i8" [matrix_ti_mul.cpp:125]   --->   Operation 284 'add' 'add_ln125_2' <Predicate = (!icmp_ln118)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln125_37 = zext i8 %add_ln125_2" [matrix_ti_mul.cpp:125]   --->   Operation 285 'zext' 'zext_ln125_37' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i32 %b, i64, i64 %zext_ln125_37" [matrix_ti_mul.cpp:125]   --->   Operation 286 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 287 [4/4] (5.70ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [matrix_ti_mul.cpp:125]   --->   Operation 287 'fmul' 'mul' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/2] (3.25ns)   --->   "%b_load_1 = load i10 %b_addr_1" [matrix_ti_mul.cpp:125]   --->   Operation 288 'load' 'b_load_1' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 289 [1/2] (3.25ns)   --->   "%b_load_3 = load i10 %b_addr_3" [matrix_ti_mul.cpp:125]   --->   Operation 289 'load' 'b_load_3' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 290 [2/2] (3.25ns)   --->   "%b_load_4 = load i10 %b_addr_4" [matrix_ti_mul.cpp:125]   --->   Operation 290 'load' 'b_load_4' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 291 [2/2] (3.25ns)   --->   "%b_load_5 = load i10 %b_addr_5" [matrix_ti_mul.cpp:125]   --->   Operation 291 'load' 'b_load_5' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 292 [1/2] (3.25ns)   --->   "%a_load_4 = load i10 %a_addr_4" [matrix_ti_mul.cpp:118]   --->   Operation 292 'load' 'a_load_4' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 293 [1/2] (3.25ns)   --->   "%a_load_5 = load i10 %a_addr_5" [matrix_ti_mul.cpp:118]   --->   Operation 293 'load' 'a_load_5' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_10, i5" [matrix_ti_mul.cpp:118]   --->   Operation 294 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln118_11 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 295 'trunc' 'trunc_ln118_11' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_11, i5" [matrix_ti_mul.cpp:118]   --->   Operation 296 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.68ns)   --->   "%select_ln118_39 = select i1 %icmp_ln121, i10 %tmp_15, i10 %tmp_16" [matrix_ti_mul.cpp:118]   --->   Operation 297 'select' 'select_ln118_39' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln118_5 = or i10 %select_ln118_39, i10" [matrix_ti_mul.cpp:118]   --->   Operation 298 'or' 'or_ln118_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i10 %or_ln118_5" [matrix_ti_mul.cpp:125]   --->   Operation 299 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i32 %a, i64, i64 %zext_ln125_5" [matrix_ti_mul.cpp:125]   --->   Operation 300 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 301 [2/2] (3.25ns)   --->   "%a_load_6 = load i10 %a_addr_6" [matrix_ti_mul.cpp:118]   --->   Operation 301 'load' 'a_load_6' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_12, i5" [matrix_ti_mul.cpp:118]   --->   Operation 302 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln118_13 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 303 'trunc' 'trunc_ln118_13' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_13, i5" [matrix_ti_mul.cpp:118]   --->   Operation 304 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.68ns)   --->   "%select_ln118_40 = select i1 %icmp_ln121, i10 %tmp_17, i10 %tmp_18" [matrix_ti_mul.cpp:118]   --->   Operation 305 'select' 'select_ln118_40' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln118_6 = or i10 %select_ln118_40, i10" [matrix_ti_mul.cpp:118]   --->   Operation 306 'or' 'or_ln118_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i10 %or_ln118_6" [matrix_ti_mul.cpp:125]   --->   Operation 307 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i32 %a, i64, i64 %zext_ln125_6" [matrix_ti_mul.cpp:125]   --->   Operation 308 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 309 [2/2] (3.25ns)   --->   "%a_load_7 = load i10 %a_addr_7" [matrix_ti_mul.cpp:118]   --->   Operation 309 'load' 'a_load_7' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln125_33 = zext i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 310 'zext' 'zext_ln125_33' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 311 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i32 %b, i64, i64 %tmp_68" [matrix_ti_mul.cpp:125]   --->   Operation 312 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (1.82ns)   --->   "%add_ln125_3 = add i9 %zext_ln125_33, i9" [matrix_ti_mul.cpp:125]   --->   Operation 313 'add' 'add_ln125_3' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln125_38 = zext i9 %add_ln125_3" [matrix_ti_mul.cpp:125]   --->   Operation 314 'zext' 'zext_ln125_38' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i32 %b, i64, i64 %zext_ln125_38" [matrix_ti_mul.cpp:125]   --->   Operation 315 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 316 [3/4] (5.70ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [matrix_ti_mul.cpp:125]   --->   Operation 316 'fmul' 'mul' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [matrix_ti_mul.cpp:125]   --->   Operation 317 'fmul' 'mul_1' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [matrix_ti_mul.cpp:125]   --->   Operation 318 'fmul' 'mul_2' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/2] (3.25ns)   --->   "%b_load_4 = load i10 %b_addr_4" [matrix_ti_mul.cpp:125]   --->   Operation 319 'load' 'b_load_4' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 320 [1/2] (3.25ns)   --->   "%b_load_5 = load i10 %b_addr_5" [matrix_ti_mul.cpp:125]   --->   Operation 320 'load' 'b_load_5' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 321 [2/2] (3.25ns)   --->   "%b_load_6 = load i10 %b_addr_6" [matrix_ti_mul.cpp:125]   --->   Operation 321 'load' 'b_load_6' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 322 [2/2] (3.25ns)   --->   "%b_load_7 = load i10 %b_addr_7" [matrix_ti_mul.cpp:125]   --->   Operation 322 'load' 'b_load_7' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 323 [1/2] (3.25ns)   --->   "%a_load_6 = load i10 %a_addr_6" [matrix_ti_mul.cpp:118]   --->   Operation 323 'load' 'a_load_6' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 324 [1/2] (3.25ns)   --->   "%a_load_7 = load i10 %a_addr_7" [matrix_ti_mul.cpp:118]   --->   Operation 324 'load' 'a_load_7' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_14, i5" [matrix_ti_mul.cpp:118]   --->   Operation 325 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln118_15 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 326 'trunc' 'trunc_ln118_15' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_15, i5" [matrix_ti_mul.cpp:118]   --->   Operation 327 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.68ns)   --->   "%select_ln118_41 = select i1 %icmp_ln121, i10 %tmp_19, i10 %tmp_20" [matrix_ti_mul.cpp:118]   --->   Operation 328 'select' 'select_ln118_41' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln118_7 = or i10 %select_ln118_41, i10" [matrix_ti_mul.cpp:118]   --->   Operation 329 'or' 'or_ln118_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i10 %or_ln118_7" [matrix_ti_mul.cpp:125]   --->   Operation 330 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i32 %a, i64, i64 %zext_ln125_7" [matrix_ti_mul.cpp:125]   --->   Operation 331 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 332 [2/2] (3.25ns)   --->   "%a_load_8 = load i10 %a_addr_8" [matrix_ti_mul.cpp:118]   --->   Operation 332 'load' 'a_load_8' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_16, i5" [matrix_ti_mul.cpp:118]   --->   Operation 333 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln118_17 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 334 'trunc' 'trunc_ln118_17' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_17, i5" [matrix_ti_mul.cpp:118]   --->   Operation 335 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.68ns)   --->   "%select_ln118_42 = select i1 %icmp_ln121, i10 %tmp_21, i10 %tmp_22" [matrix_ti_mul.cpp:118]   --->   Operation 336 'select' 'select_ln118_42' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln118_8 = or i10 %select_ln118_42, i10" [matrix_ti_mul.cpp:118]   --->   Operation 337 'or' 'or_ln118_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln125_8 = zext i10 %or_ln118_8" [matrix_ti_mul.cpp:125]   --->   Operation 338 'zext' 'zext_ln125_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i32 %a, i64, i64 %zext_ln125_8" [matrix_ti_mul.cpp:125]   --->   Operation 339 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 340 [2/2] (3.25ns)   --->   "%a_load_9 = load i10 %a_addr_9" [matrix_ti_mul.cpp:118]   --->   Operation 340 'load' 'a_load_9' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 341 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i32 %b, i64, i64 %tmp_69" [matrix_ti_mul.cpp:125]   --->   Operation 342 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (1.82ns)   --->   "%add_ln125_4 = add i9 %zext_ln125_33, i9" [matrix_ti_mul.cpp:125]   --->   Operation 343 'add' 'add_ln125_4' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln125_39 = zext i9 %add_ln125_4" [matrix_ti_mul.cpp:125]   --->   Operation 344 'zext' 'zext_ln125_39' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i32 %b, i64, i64 %zext_ln125_39" [matrix_ti_mul.cpp:125]   --->   Operation 345 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_6 : Operation 346 [2/4] (5.70ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [matrix_ti_mul.cpp:125]   --->   Operation 346 'fmul' 'mul' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [matrix_ti_mul.cpp:125]   --->   Operation 347 'fmul' 'mul_1' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [matrix_ti_mul.cpp:125]   --->   Operation 348 'fmul' 'mul_2' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [matrix_ti_mul.cpp:125]   --->   Operation 349 'fmul' 'mul_3' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [matrix_ti_mul.cpp:125]   --->   Operation 350 'fmul' 'mul_4' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/2] (3.25ns)   --->   "%b_load_6 = load i10 %b_addr_6" [matrix_ti_mul.cpp:125]   --->   Operation 351 'load' 'b_load_6' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 352 [1/2] (3.25ns)   --->   "%b_load_7 = load i10 %b_addr_7" [matrix_ti_mul.cpp:125]   --->   Operation 352 'load' 'b_load_7' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 353 [2/2] (3.25ns)   --->   "%b_load_8 = load i10 %b_addr_8" [matrix_ti_mul.cpp:125]   --->   Operation 353 'load' 'b_load_8' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 354 [2/2] (3.25ns)   --->   "%b_load_9 = load i10 %b_addr_9" [matrix_ti_mul.cpp:125]   --->   Operation 354 'load' 'b_load_9' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 355 [1/2] (3.25ns)   --->   "%a_load_8 = load i10 %a_addr_8" [matrix_ti_mul.cpp:118]   --->   Operation 355 'load' 'a_load_8' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 356 [1/2] (3.25ns)   --->   "%a_load_9 = load i10 %a_addr_9" [matrix_ti_mul.cpp:118]   --->   Operation 356 'load' 'a_load_9' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_18, i5" [matrix_ti_mul.cpp:118]   --->   Operation 357 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln118_19 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 358 'trunc' 'trunc_ln118_19' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_19, i5" [matrix_ti_mul.cpp:118]   --->   Operation 359 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.68ns)   --->   "%select_ln118_43 = select i1 %icmp_ln121, i10 %tmp_23, i10 %tmp_24" [matrix_ti_mul.cpp:118]   --->   Operation 360 'select' 'select_ln118_43' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln118_9 = or i10 %select_ln118_43, i10" [matrix_ti_mul.cpp:118]   --->   Operation 361 'or' 'or_ln118_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln125_9 = zext i10 %or_ln118_9" [matrix_ti_mul.cpp:125]   --->   Operation 362 'zext' 'zext_ln125_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr i32 %a, i64, i64 %zext_ln125_9" [matrix_ti_mul.cpp:125]   --->   Operation 363 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 364 [2/2] (3.25ns)   --->   "%a_load_10 = load i10 %a_addr_10" [matrix_ti_mul.cpp:118]   --->   Operation 364 'load' 'a_load_10' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_20, i5" [matrix_ti_mul.cpp:118]   --->   Operation 365 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln118_21 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 366 'trunc' 'trunc_ln118_21' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_21, i5" [matrix_ti_mul.cpp:118]   --->   Operation 367 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.68ns)   --->   "%select_ln118_44 = select i1 %icmp_ln121, i10 %tmp_25, i10 %tmp_26" [matrix_ti_mul.cpp:118]   --->   Operation 368 'select' 'select_ln118_44' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln118_10 = or i10 %select_ln118_44, i10" [matrix_ti_mul.cpp:118]   --->   Operation 369 'or' 'or_ln118_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln125_10 = zext i10 %or_ln118_10" [matrix_ti_mul.cpp:125]   --->   Operation 370 'zext' 'zext_ln125_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr i32 %a, i64, i64 %zext_ln125_10" [matrix_ti_mul.cpp:125]   --->   Operation 371 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 372 [2/2] (3.25ns)   --->   "%a_load_11 = load i10 %a_addr_11" [matrix_ti_mul.cpp:118]   --->   Operation 372 'load' 'a_load_11' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 373 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr i32 %b, i64, i64 %tmp_70" [matrix_ti_mul.cpp:125]   --->   Operation 374 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (1.82ns)   --->   "%add_ln125_5 = add i9 %zext_ln125_33, i9" [matrix_ti_mul.cpp:125]   --->   Operation 375 'add' 'add_ln125_5' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln125_40 = zext i9 %add_ln125_5" [matrix_ti_mul.cpp:125]   --->   Operation 376 'zext' 'zext_ln125_40' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr i32 %b, i64, i64 %zext_ln125_40" [matrix_ti_mul.cpp:125]   --->   Operation 377 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 378 [1/4] (5.70ns)   --->   "%mul = fmul i32 %a_load, i32 %b_load" [matrix_ti_mul.cpp:125]   --->   Operation 378 'fmul' 'mul' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [matrix_ti_mul.cpp:125]   --->   Operation 379 'fmul' 'mul_1' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [matrix_ti_mul.cpp:125]   --->   Operation 380 'fmul' 'mul_2' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [matrix_ti_mul.cpp:125]   --->   Operation 381 'fmul' 'mul_3' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [matrix_ti_mul.cpp:125]   --->   Operation 382 'fmul' 'mul_4' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [matrix_ti_mul.cpp:125]   --->   Operation 383 'fmul' 'mul_5' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [matrix_ti_mul.cpp:125]   --->   Operation 384 'fmul' 'mul_6' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/2] (3.25ns)   --->   "%b_load_8 = load i10 %b_addr_8" [matrix_ti_mul.cpp:125]   --->   Operation 385 'load' 'b_load_8' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 386 [1/2] (3.25ns)   --->   "%b_load_9 = load i10 %b_addr_9" [matrix_ti_mul.cpp:125]   --->   Operation 386 'load' 'b_load_9' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 387 [2/2] (3.25ns)   --->   "%b_load_10 = load i10 %b_addr_10" [matrix_ti_mul.cpp:125]   --->   Operation 387 'load' 'b_load_10' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 388 [2/2] (3.25ns)   --->   "%b_load_11 = load i10 %b_addr_11" [matrix_ti_mul.cpp:125]   --->   Operation 388 'load' 'b_load_11' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 389 [1/2] (3.25ns)   --->   "%a_load_10 = load i10 %a_addr_10" [matrix_ti_mul.cpp:118]   --->   Operation 389 'load' 'a_load_10' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 390 [1/2] (3.25ns)   --->   "%a_load_11 = load i10 %a_addr_11" [matrix_ti_mul.cpp:118]   --->   Operation 390 'load' 'a_load_11' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_22, i5" [matrix_ti_mul.cpp:118]   --->   Operation 391 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln118_23 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 392 'trunc' 'trunc_ln118_23' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_23, i5" [matrix_ti_mul.cpp:118]   --->   Operation 393 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.68ns)   --->   "%select_ln118_45 = select i1 %icmp_ln121, i10 %tmp_27, i10 %tmp_28" [matrix_ti_mul.cpp:118]   --->   Operation 394 'select' 'select_ln118_45' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln118_11 = or i10 %select_ln118_45, i10" [matrix_ti_mul.cpp:118]   --->   Operation 395 'or' 'or_ln118_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln125_11 = zext i10 %or_ln118_11" [matrix_ti_mul.cpp:125]   --->   Operation 396 'zext' 'zext_ln125_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr i32 %a, i64, i64 %zext_ln125_11" [matrix_ti_mul.cpp:125]   --->   Operation 397 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 398 [2/2] (3.25ns)   --->   "%a_load_12 = load i10 %a_addr_12" [matrix_ti_mul.cpp:118]   --->   Operation 398 'load' 'a_load_12' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_24, i5" [matrix_ti_mul.cpp:118]   --->   Operation 399 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln118_25 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 400 'trunc' 'trunc_ln118_25' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_25, i5" [matrix_ti_mul.cpp:118]   --->   Operation 401 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.68ns)   --->   "%select_ln118_46 = select i1 %icmp_ln121, i10 %tmp_29, i10 %tmp_30" [matrix_ti_mul.cpp:118]   --->   Operation 402 'select' 'select_ln118_46' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%or_ln118_12 = or i10 %select_ln118_46, i10" [matrix_ti_mul.cpp:118]   --->   Operation 403 'or' 'or_ln118_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln125_12 = zext i10 %or_ln118_12" [matrix_ti_mul.cpp:125]   --->   Operation 404 'zext' 'zext_ln125_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr i32 %a, i64, i64 %zext_ln125_12" [matrix_ti_mul.cpp:125]   --->   Operation 405 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 406 [2/2] (3.25ns)   --->   "%a_load_13 = load i10 %a_addr_13" [matrix_ti_mul.cpp:118]   --->   Operation 406 'load' 'a_load_13' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 407 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr i32 %b, i64, i64 %tmp_71" [matrix_ti_mul.cpp:125]   --->   Operation 408 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i8 %add_ln125_2" [matrix_ti_mul.cpp:125]   --->   Operation 409 'sext' 'sext_ln125' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln125_41 = zext i9 %sext_ln125" [matrix_ti_mul.cpp:125]   --->   Operation 410 'zext' 'zext_ln125_41' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr i32 %b, i64, i64 %zext_ln125_41" [matrix_ti_mul.cpp:125]   --->   Operation 411 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_8 : Operation 412 [5/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32" [matrix_ti_mul.cpp:125]   --->   Operation 412 'fadd' 'accum_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %a_load_1, i32 %b_load_1" [matrix_ti_mul.cpp:125]   --->   Operation 413 'fmul' 'mul_1' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 414 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %a_load_2, i32 %b_load_2" [matrix_ti_mul.cpp:125]   --->   Operation 414 'fmul' 'mul_2' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [matrix_ti_mul.cpp:125]   --->   Operation 415 'fmul' 'mul_3' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [matrix_ti_mul.cpp:125]   --->   Operation 416 'fmul' 'mul_4' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 417 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [matrix_ti_mul.cpp:125]   --->   Operation 417 'fmul' 'mul_5' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [matrix_ti_mul.cpp:125]   --->   Operation 418 'fmul' 'mul_6' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [matrix_ti_mul.cpp:125]   --->   Operation 419 'fmul' 'mul_7' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [matrix_ti_mul.cpp:125]   --->   Operation 420 'fmul' 'mul_8' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [1/2] (3.25ns)   --->   "%b_load_10 = load i10 %b_addr_10" [matrix_ti_mul.cpp:125]   --->   Operation 421 'load' 'b_load_10' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 422 [1/2] (3.25ns)   --->   "%b_load_11 = load i10 %b_addr_11" [matrix_ti_mul.cpp:125]   --->   Operation 422 'load' 'b_load_11' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 423 [2/2] (3.25ns)   --->   "%b_load_12 = load i10 %b_addr_12" [matrix_ti_mul.cpp:125]   --->   Operation 423 'load' 'b_load_12' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 424 [2/2] (3.25ns)   --->   "%b_load_13 = load i10 %b_addr_13" [matrix_ti_mul.cpp:125]   --->   Operation 424 'load' 'b_load_13' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 425 [1/2] (3.25ns)   --->   "%a_load_12 = load i10 %a_addr_12" [matrix_ti_mul.cpp:118]   --->   Operation 425 'load' 'a_load_12' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 426 [1/2] (3.25ns)   --->   "%a_load_13 = load i10 %a_addr_13" [matrix_ti_mul.cpp:118]   --->   Operation 426 'load' 'a_load_13' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_26, i5" [matrix_ti_mul.cpp:118]   --->   Operation 427 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln118_27 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 428 'trunc' 'trunc_ln118_27' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_27, i5" [matrix_ti_mul.cpp:118]   --->   Operation 429 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.68ns)   --->   "%select_ln118_47 = select i1 %icmp_ln121, i10 %tmp_31, i10 %tmp_32" [matrix_ti_mul.cpp:118]   --->   Operation 430 'select' 'select_ln118_47' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln118_13 = or i10 %select_ln118_47, i10" [matrix_ti_mul.cpp:118]   --->   Operation 431 'or' 'or_ln118_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln125_13 = zext i10 %or_ln118_13" [matrix_ti_mul.cpp:125]   --->   Operation 432 'zext' 'zext_ln125_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr i32 %a, i64, i64 %zext_ln125_13" [matrix_ti_mul.cpp:125]   --->   Operation 433 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 434 [2/2] (3.25ns)   --->   "%a_load_14 = load i10 %a_addr_14" [matrix_ti_mul.cpp:118]   --->   Operation 434 'load' 'a_load_14' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_28, i5" [matrix_ti_mul.cpp:118]   --->   Operation 435 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln118_29 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 436 'trunc' 'trunc_ln118_29' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_29, i5" [matrix_ti_mul.cpp:118]   --->   Operation 437 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.68ns)   --->   "%select_ln118_48 = select i1 %icmp_ln121, i10 %tmp_33, i10 %tmp_34" [matrix_ti_mul.cpp:118]   --->   Operation 438 'select' 'select_ln118_48' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln118_14 = or i10 %select_ln118_48, i10" [matrix_ti_mul.cpp:118]   --->   Operation 439 'or' 'or_ln118_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln125_14 = zext i10 %or_ln118_14" [matrix_ti_mul.cpp:125]   --->   Operation 440 'zext' 'zext_ln125_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr i32 %a, i64, i64 %zext_ln125_14" [matrix_ti_mul.cpp:125]   --->   Operation 441 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 442 [2/2] (3.25ns)   --->   "%a_load_15 = load i10 %a_addr_15" [matrix_ti_mul.cpp:118]   --->   Operation 442 'load' 'a_load_15' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln125_31 = zext i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 443 'zext' 'zext_ln125_31' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 444 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr i32 %b, i64, i64 %tmp_72" [matrix_ti_mul.cpp:125]   --->   Operation 445 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (1.73ns)   --->   "%add_ln125_6 = add i10 %zext_ln125_31, i10" [matrix_ti_mul.cpp:125]   --->   Operation 446 'add' 'add_ln125_6' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln125_42 = zext i10 %add_ln125_6" [matrix_ti_mul.cpp:125]   --->   Operation 447 'zext' 'zext_ln125_42' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr i32 %b, i64, i64 %zext_ln125_42" [matrix_ti_mul.cpp:125]   --->   Operation 448 'getelementptr' 'b_addr_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 449 [4/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32" [matrix_ti_mul.cpp:125]   --->   Operation 449 'fadd' 'accum_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 450 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %a_load_3, i32 %b_load_3" [matrix_ti_mul.cpp:125]   --->   Operation 450 'fmul' 'mul_3' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %a_load_4, i32 %b_load_4" [matrix_ti_mul.cpp:125]   --->   Operation 451 'fmul' 'mul_4' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 452 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [matrix_ti_mul.cpp:125]   --->   Operation 452 'fmul' 'mul_5' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 453 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [matrix_ti_mul.cpp:125]   --->   Operation 453 'fmul' 'mul_6' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [matrix_ti_mul.cpp:125]   --->   Operation 454 'fmul' 'mul_7' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [matrix_ti_mul.cpp:125]   --->   Operation 455 'fmul' 'mul_8' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 456 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [matrix_ti_mul.cpp:125]   --->   Operation 456 'fmul' 'mul_9' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 457 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [matrix_ti_mul.cpp:125]   --->   Operation 457 'fmul' 'mul_s' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/2] (3.25ns)   --->   "%b_load_12 = load i10 %b_addr_12" [matrix_ti_mul.cpp:125]   --->   Operation 458 'load' 'b_load_12' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 459 [1/2] (3.25ns)   --->   "%b_load_13 = load i10 %b_addr_13" [matrix_ti_mul.cpp:125]   --->   Operation 459 'load' 'b_load_13' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 460 [2/2] (3.25ns)   --->   "%b_load_14 = load i10 %b_addr_14" [matrix_ti_mul.cpp:125]   --->   Operation 460 'load' 'b_load_14' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 461 [2/2] (3.25ns)   --->   "%b_load_15 = load i10 %b_addr_15" [matrix_ti_mul.cpp:125]   --->   Operation 461 'load' 'b_load_15' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 462 [1/2] (3.25ns)   --->   "%a_load_14 = load i10 %a_addr_14" [matrix_ti_mul.cpp:118]   --->   Operation 462 'load' 'a_load_14' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 463 [1/2] (3.25ns)   --->   "%a_load_15 = load i10 %a_addr_15" [matrix_ti_mul.cpp:118]   --->   Operation 463 'load' 'a_load_15' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_30, i5" [matrix_ti_mul.cpp:118]   --->   Operation 464 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln118_31 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 465 'trunc' 'trunc_ln118_31' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_31, i5" [matrix_ti_mul.cpp:118]   --->   Operation 466 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.68ns)   --->   "%select_ln118_49 = select i1 %icmp_ln121, i10 %tmp_35, i10 %tmp_36" [matrix_ti_mul.cpp:118]   --->   Operation 467 'select' 'select_ln118_49' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln118_15 = or i10 %select_ln118_49, i10" [matrix_ti_mul.cpp:118]   --->   Operation 468 'or' 'or_ln118_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln125_15 = zext i10 %or_ln118_15" [matrix_ti_mul.cpp:125]   --->   Operation 469 'zext' 'zext_ln125_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr i32 %a, i64, i64 %zext_ln125_15" [matrix_ti_mul.cpp:125]   --->   Operation 470 'getelementptr' 'a_addr_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 471 [2/2] (3.25ns)   --->   "%a_load_16 = load i10 %a_addr_16" [matrix_ti_mul.cpp:118]   --->   Operation 471 'load' 'a_load_16' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_32, i5" [matrix_ti_mul.cpp:118]   --->   Operation 472 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln118_33 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 473 'trunc' 'trunc_ln118_33' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_33, i5" [matrix_ti_mul.cpp:118]   --->   Operation 474 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.68ns)   --->   "%select_ln118_50 = select i1 %icmp_ln121, i10 %tmp_37, i10 %tmp_38" [matrix_ti_mul.cpp:118]   --->   Operation 475 'select' 'select_ln118_50' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln118_16 = or i10 %select_ln118_50, i10" [matrix_ti_mul.cpp:118]   --->   Operation 476 'or' 'or_ln118_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln125_16 = zext i10 %or_ln118_16" [matrix_ti_mul.cpp:125]   --->   Operation 477 'zext' 'zext_ln125_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr i32 %a, i64, i64 %zext_ln125_16" [matrix_ti_mul.cpp:125]   --->   Operation 478 'getelementptr' 'a_addr_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 479 [2/2] (3.25ns)   --->   "%a_load_17 = load i10 %a_addr_17" [matrix_ti_mul.cpp:118]   --->   Operation 479 'load' 'a_load_17' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 480 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr i32 %b, i64, i64 %tmp_73" [matrix_ti_mul.cpp:125]   --->   Operation 481 'getelementptr' 'b_addr_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (1.73ns)   --->   "%add_ln125_7 = add i10 %zext_ln125_31, i10" [matrix_ti_mul.cpp:125]   --->   Operation 482 'add' 'add_ln125_7' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln125_43 = zext i10 %add_ln125_7" [matrix_ti_mul.cpp:125]   --->   Operation 483 'zext' 'zext_ln125_43' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr i32 %b, i64, i64 %zext_ln125_43" [matrix_ti_mul.cpp:125]   --->   Operation 484 'getelementptr' 'b_addr_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 485 [3/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32" [matrix_ti_mul.cpp:125]   --->   Operation 485 'fadd' 'accum_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %a_load_5, i32 %b_load_5" [matrix_ti_mul.cpp:125]   --->   Operation 486 'fmul' 'mul_5' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %a_load_6, i32 %b_load_6" [matrix_ti_mul.cpp:125]   --->   Operation 487 'fmul' 'mul_6' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [matrix_ti_mul.cpp:125]   --->   Operation 488 'fmul' 'mul_7' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [matrix_ti_mul.cpp:125]   --->   Operation 489 'fmul' 'mul_8' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 490 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [matrix_ti_mul.cpp:125]   --->   Operation 490 'fmul' 'mul_9' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [matrix_ti_mul.cpp:125]   --->   Operation 491 'fmul' 'mul_s' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [matrix_ti_mul.cpp:125]   --->   Operation 492 'fmul' 'mul_10' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [matrix_ti_mul.cpp:125]   --->   Operation 493 'fmul' 'mul_11' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [1/2] (3.25ns)   --->   "%b_load_14 = load i10 %b_addr_14" [matrix_ti_mul.cpp:125]   --->   Operation 494 'load' 'b_load_14' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 495 [1/2] (3.25ns)   --->   "%b_load_15 = load i10 %b_addr_15" [matrix_ti_mul.cpp:125]   --->   Operation 495 'load' 'b_load_15' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 496 [2/2] (3.25ns)   --->   "%b_load_16 = load i10 %b_addr_16" [matrix_ti_mul.cpp:125]   --->   Operation 496 'load' 'b_load_16' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 497 [2/2] (3.25ns)   --->   "%b_load_17 = load i10 %b_addr_17" [matrix_ti_mul.cpp:125]   --->   Operation 497 'load' 'b_load_17' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 498 [1/2] (3.25ns)   --->   "%a_load_16 = load i10 %a_addr_16" [matrix_ti_mul.cpp:118]   --->   Operation 498 'load' 'a_load_16' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 499 [1/2] (3.25ns)   --->   "%a_load_17 = load i10 %a_addr_17" [matrix_ti_mul.cpp:118]   --->   Operation 499 'load' 'a_load_17' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_34, i5" [matrix_ti_mul.cpp:118]   --->   Operation 500 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln118_35 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 501 'trunc' 'trunc_ln118_35' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_35, i5" [matrix_ti_mul.cpp:118]   --->   Operation 502 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 503 [1/1] (0.68ns)   --->   "%select_ln118_51 = select i1 %icmp_ln121, i10 %tmp_39, i10 %tmp_40" [matrix_ti_mul.cpp:118]   --->   Operation 503 'select' 'select_ln118_51' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln118_17 = or i10 %select_ln118_51, i10" [matrix_ti_mul.cpp:118]   --->   Operation 504 'or' 'or_ln118_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln125_17 = zext i10 %or_ln118_17" [matrix_ti_mul.cpp:125]   --->   Operation 505 'zext' 'zext_ln125_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr i32 %a, i64, i64 %zext_ln125_17" [matrix_ti_mul.cpp:125]   --->   Operation 506 'getelementptr' 'a_addr_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 507 [2/2] (3.25ns)   --->   "%a_load_18 = load i10 %a_addr_18" [matrix_ti_mul.cpp:118]   --->   Operation 507 'load' 'a_load_18' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_36, i5" [matrix_ti_mul.cpp:118]   --->   Operation 508 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln118_37 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 509 'trunc' 'trunc_ln118_37' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_37, i5" [matrix_ti_mul.cpp:118]   --->   Operation 510 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 511 [1/1] (0.68ns)   --->   "%select_ln118_52 = select i1 %icmp_ln121, i10 %tmp_41, i10 %tmp_42" [matrix_ti_mul.cpp:118]   --->   Operation 511 'select' 'select_ln118_52' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln118_18 = or i10 %select_ln118_52, i10" [matrix_ti_mul.cpp:118]   --->   Operation 512 'or' 'or_ln118_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln125_18 = zext i10 %or_ln118_18" [matrix_ti_mul.cpp:125]   --->   Operation 513 'zext' 'zext_ln125_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr i32 %a, i64, i64 %zext_ln125_18" [matrix_ti_mul.cpp:125]   --->   Operation 514 'getelementptr' 'a_addr_19' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 515 [2/2] (3.25ns)   --->   "%a_load_19 = load i10 %a_addr_19" [matrix_ti_mul.cpp:118]   --->   Operation 515 'load' 'a_load_19' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 516 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr i32 %b, i64, i64 %tmp_74" [matrix_ti_mul.cpp:125]   --->   Operation 517 'getelementptr' 'b_addr_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 518 [1/1] (1.73ns)   --->   "%add_ln125_8 = add i10 %zext_ln125_31, i10" [matrix_ti_mul.cpp:125]   --->   Operation 518 'add' 'add_ln125_8' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln125_44 = zext i10 %add_ln125_8" [matrix_ti_mul.cpp:125]   --->   Operation 519 'zext' 'zext_ln125_44' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr i32 %b, i64, i64 %zext_ln125_44" [matrix_ti_mul.cpp:125]   --->   Operation 520 'getelementptr' 'b_addr_19' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_11 : Operation 521 [2/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32" [matrix_ti_mul.cpp:125]   --->   Operation 521 'fadd' 'accum_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %a_load_7, i32 %b_load_7" [matrix_ti_mul.cpp:125]   --->   Operation 522 'fmul' 'mul_7' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %a_load_8, i32 %b_load_8" [matrix_ti_mul.cpp:125]   --->   Operation 523 'fmul' 'mul_8' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [matrix_ti_mul.cpp:125]   --->   Operation 524 'fmul' 'mul_9' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 525 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [matrix_ti_mul.cpp:125]   --->   Operation 525 'fmul' 'mul_s' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [matrix_ti_mul.cpp:125]   --->   Operation 526 'fmul' 'mul_10' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 527 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [matrix_ti_mul.cpp:125]   --->   Operation 527 'fmul' 'mul_11' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [4/4] (5.70ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [matrix_ti_mul.cpp:125]   --->   Operation 528 'fmul' 'mul_12' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 529 [4/4] (5.70ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [matrix_ti_mul.cpp:125]   --->   Operation 529 'fmul' 'mul_13' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 530 [1/2] (3.25ns)   --->   "%b_load_16 = load i10 %b_addr_16" [matrix_ti_mul.cpp:125]   --->   Operation 530 'load' 'b_load_16' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 531 [1/2] (3.25ns)   --->   "%b_load_17 = load i10 %b_addr_17" [matrix_ti_mul.cpp:125]   --->   Operation 531 'load' 'b_load_17' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 532 [2/2] (3.25ns)   --->   "%b_load_18 = load i10 %b_addr_18" [matrix_ti_mul.cpp:125]   --->   Operation 532 'load' 'b_load_18' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 533 [2/2] (3.25ns)   --->   "%b_load_19 = load i10 %b_addr_19" [matrix_ti_mul.cpp:125]   --->   Operation 533 'load' 'b_load_19' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 534 [1/2] (3.25ns)   --->   "%a_load_18 = load i10 %a_addr_18" [matrix_ti_mul.cpp:118]   --->   Operation 534 'load' 'a_load_18' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 535 [1/2] (3.25ns)   --->   "%a_load_19 = load i10 %a_addr_19" [matrix_ti_mul.cpp:118]   --->   Operation 535 'load' 'a_load_19' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_38, i5" [matrix_ti_mul.cpp:118]   --->   Operation 536 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln118_39 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 537 'trunc' 'trunc_ln118_39' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_39, i5" [matrix_ti_mul.cpp:118]   --->   Operation 538 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.68ns)   --->   "%select_ln118_53 = select i1 %icmp_ln121, i10 %tmp_43, i10 %tmp_44" [matrix_ti_mul.cpp:118]   --->   Operation 539 'select' 'select_ln118_53' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln118_19 = or i10 %select_ln118_53, i10" [matrix_ti_mul.cpp:118]   --->   Operation 540 'or' 'or_ln118_19' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln125_19 = zext i10 %or_ln118_19" [matrix_ti_mul.cpp:125]   --->   Operation 541 'zext' 'zext_ln125_19' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr i32 %a, i64, i64 %zext_ln125_19" [matrix_ti_mul.cpp:125]   --->   Operation 542 'getelementptr' 'a_addr_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 543 [2/2] (3.25ns)   --->   "%a_load_20 = load i10 %a_addr_20" [matrix_ti_mul.cpp:118]   --->   Operation 543 'load' 'a_load_20' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_40, i5" [matrix_ti_mul.cpp:118]   --->   Operation 544 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln118_41 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 545 'trunc' 'trunc_ln118_41' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_41, i5" [matrix_ti_mul.cpp:118]   --->   Operation 546 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.68ns)   --->   "%select_ln118_54 = select i1 %icmp_ln121, i10 %tmp_45, i10 %tmp_46" [matrix_ti_mul.cpp:118]   --->   Operation 547 'select' 'select_ln118_54' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln118_20 = or i10 %select_ln118_54, i10" [matrix_ti_mul.cpp:118]   --->   Operation 548 'or' 'or_ln118_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln125_20 = zext i10 %or_ln118_20" [matrix_ti_mul.cpp:125]   --->   Operation 549 'zext' 'zext_ln125_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr i32 %a, i64, i64 %zext_ln125_20" [matrix_ti_mul.cpp:125]   --->   Operation 550 'getelementptr' 'a_addr_21' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 551 [2/2] (3.25ns)   --->   "%a_load_21 = load i10 %a_addr_21" [matrix_ti_mul.cpp:118]   --->   Operation 551 'load' 'a_load_21' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 552 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr i32 %b, i64, i64 %tmp_75" [matrix_ti_mul.cpp:125]   --->   Operation 553 'getelementptr' 'b_addr_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (1.73ns)   --->   "%add_ln125_9 = add i10 %zext_ln125_31, i10" [matrix_ti_mul.cpp:125]   --->   Operation 554 'add' 'add_ln125_9' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln125_45 = zext i10 %add_ln125_9" [matrix_ti_mul.cpp:125]   --->   Operation 555 'zext' 'zext_ln125_45' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr i32 %b, i64, i64 %zext_ln125_45" [matrix_ti_mul.cpp:125]   --->   Operation 556 'getelementptr' 'b_addr_21' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_12 : Operation 557 [1/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32" [matrix_ti_mul.cpp:125]   --->   Operation 557 'fadd' 'accum_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 558 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %a_load_9, i32 %b_load_9" [matrix_ti_mul.cpp:125]   --->   Operation 558 'fmul' 'mul_9' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 559 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %a_load_10, i32 %b_load_10" [matrix_ti_mul.cpp:125]   --->   Operation 559 'fmul' 'mul_s' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 560 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [matrix_ti_mul.cpp:125]   --->   Operation 560 'fmul' 'mul_10' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 561 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [matrix_ti_mul.cpp:125]   --->   Operation 561 'fmul' 'mul_11' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 562 [3/4] (5.70ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [matrix_ti_mul.cpp:125]   --->   Operation 562 'fmul' 'mul_12' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 563 [3/4] (5.70ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [matrix_ti_mul.cpp:125]   --->   Operation 563 'fmul' 'mul_13' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 564 [4/4] (5.70ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [matrix_ti_mul.cpp:125]   --->   Operation 564 'fmul' 'mul_14' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 565 [4/4] (5.70ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [matrix_ti_mul.cpp:125]   --->   Operation 565 'fmul' 'mul_15' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 566 [1/2] (3.25ns)   --->   "%b_load_18 = load i10 %b_addr_18" [matrix_ti_mul.cpp:125]   --->   Operation 566 'load' 'b_load_18' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 567 [1/2] (3.25ns)   --->   "%b_load_19 = load i10 %b_addr_19" [matrix_ti_mul.cpp:125]   --->   Operation 567 'load' 'b_load_19' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 568 [2/2] (3.25ns)   --->   "%b_load_20 = load i10 %b_addr_20" [matrix_ti_mul.cpp:125]   --->   Operation 568 'load' 'b_load_20' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 569 [2/2] (3.25ns)   --->   "%b_load_21 = load i10 %b_addr_21" [matrix_ti_mul.cpp:125]   --->   Operation 569 'load' 'b_load_21' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 570 [1/2] (3.25ns)   --->   "%a_load_20 = load i10 %a_addr_20" [matrix_ti_mul.cpp:118]   --->   Operation 570 'load' 'a_load_20' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 571 [1/2] (3.25ns)   --->   "%a_load_21 = load i10 %a_addr_21" [matrix_ti_mul.cpp:118]   --->   Operation 571 'load' 'a_load_21' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_42, i5" [matrix_ti_mul.cpp:118]   --->   Operation 572 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln118_43 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 573 'trunc' 'trunc_ln118_43' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_43, i5" [matrix_ti_mul.cpp:118]   --->   Operation 574 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 575 [1/1] (0.68ns)   --->   "%select_ln118_55 = select i1 %icmp_ln121, i10 %tmp_47, i10 %tmp_48" [matrix_ti_mul.cpp:118]   --->   Operation 575 'select' 'select_ln118_55' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln118_21 = or i10 %select_ln118_55, i10" [matrix_ti_mul.cpp:118]   --->   Operation 576 'or' 'or_ln118_21' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln125_21 = zext i10 %or_ln118_21" [matrix_ti_mul.cpp:125]   --->   Operation 577 'zext' 'zext_ln125_21' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr i32 %a, i64, i64 %zext_ln125_21" [matrix_ti_mul.cpp:125]   --->   Operation 578 'getelementptr' 'a_addr_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 579 [2/2] (3.25ns)   --->   "%a_load_22 = load i10 %a_addr_22" [matrix_ti_mul.cpp:118]   --->   Operation 579 'load' 'a_load_22' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_44, i5" [matrix_ti_mul.cpp:118]   --->   Operation 580 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln118_45 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 581 'trunc' 'trunc_ln118_45' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_45, i5" [matrix_ti_mul.cpp:118]   --->   Operation 582 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 583 [1/1] (0.68ns)   --->   "%select_ln118_56 = select i1 %icmp_ln121, i10 %tmp_49, i10 %tmp_50" [matrix_ti_mul.cpp:118]   --->   Operation 583 'select' 'select_ln118_56' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln118_22 = or i10 %select_ln118_56, i10" [matrix_ti_mul.cpp:118]   --->   Operation 584 'or' 'or_ln118_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln125_22 = zext i10 %or_ln118_22" [matrix_ti_mul.cpp:125]   --->   Operation 585 'zext' 'zext_ln125_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 586 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr i32 %a, i64, i64 %zext_ln125_22" [matrix_ti_mul.cpp:125]   --->   Operation 586 'getelementptr' 'a_addr_23' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 587 [2/2] (3.25ns)   --->   "%a_load_23 = load i10 %a_addr_23" [matrix_ti_mul.cpp:118]   --->   Operation 587 'load' 'a_load_23' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 588 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr i32 %b, i64, i64 %tmp_76" [matrix_ti_mul.cpp:125]   --->   Operation 589 'getelementptr' 'b_addr_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (1.73ns)   --->   "%add_ln125_10 = add i10 %zext_ln125_31, i10" [matrix_ti_mul.cpp:125]   --->   Operation 590 'add' 'add_ln125_10' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln125_46 = zext i10 %add_ln125_10" [matrix_ti_mul.cpp:125]   --->   Operation 591 'zext' 'zext_ln125_46' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr i32 %b, i64, i64 %zext_ln125_46" [matrix_ti_mul.cpp:125]   --->   Operation 592 'getelementptr' 'b_addr_23' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_13 : Operation 593 [5/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1, i32 %mul_1" [matrix_ti_mul.cpp:125]   --->   Operation 593 'fadd' 'accum_1_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 594 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %a_load_11, i32 %b_load_11" [matrix_ti_mul.cpp:125]   --->   Operation 594 'fmul' 'mul_10' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 595 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %a_load_12, i32 %b_load_12" [matrix_ti_mul.cpp:125]   --->   Operation 595 'fmul' 'mul_11' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 596 [2/4] (5.70ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [matrix_ti_mul.cpp:125]   --->   Operation 596 'fmul' 'mul_12' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 597 [2/4] (5.70ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [matrix_ti_mul.cpp:125]   --->   Operation 597 'fmul' 'mul_13' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [3/4] (5.70ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [matrix_ti_mul.cpp:125]   --->   Operation 598 'fmul' 'mul_14' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 599 [3/4] (5.70ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [matrix_ti_mul.cpp:125]   --->   Operation 599 'fmul' 'mul_15' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [4/4] (5.70ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [matrix_ti_mul.cpp:125]   --->   Operation 600 'fmul' 'mul_16' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 601 [4/4] (5.70ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [matrix_ti_mul.cpp:125]   --->   Operation 601 'fmul' 'mul_17' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [1/2] (3.25ns)   --->   "%b_load_20 = load i10 %b_addr_20" [matrix_ti_mul.cpp:125]   --->   Operation 602 'load' 'b_load_20' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 603 [1/2] (3.25ns)   --->   "%b_load_21 = load i10 %b_addr_21" [matrix_ti_mul.cpp:125]   --->   Operation 603 'load' 'b_load_21' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 604 [2/2] (3.25ns)   --->   "%b_load_22 = load i10 %b_addr_22" [matrix_ti_mul.cpp:125]   --->   Operation 604 'load' 'b_load_22' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 605 [2/2] (3.25ns)   --->   "%b_load_23 = load i10 %b_addr_23" [matrix_ti_mul.cpp:125]   --->   Operation 605 'load' 'b_load_23' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 606 [1/2] (3.25ns)   --->   "%a_load_22 = load i10 %a_addr_22" [matrix_ti_mul.cpp:118]   --->   Operation 606 'load' 'a_load_22' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 607 [1/2] (3.25ns)   --->   "%a_load_23 = load i10 %a_addr_23" [matrix_ti_mul.cpp:118]   --->   Operation 607 'load' 'a_load_23' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_46, i5" [matrix_ti_mul.cpp:118]   --->   Operation 608 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln118_47 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 609 'trunc' 'trunc_ln118_47' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_47, i5" [matrix_ti_mul.cpp:118]   --->   Operation 610 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 611 [1/1] (0.68ns)   --->   "%select_ln118_57 = select i1 %icmp_ln121, i10 %tmp_51, i10 %tmp_52" [matrix_ti_mul.cpp:118]   --->   Operation 611 'select' 'select_ln118_57' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%or_ln118_23 = or i10 %select_ln118_57, i10" [matrix_ti_mul.cpp:118]   --->   Operation 612 'or' 'or_ln118_23' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln125_23 = zext i10 %or_ln118_23" [matrix_ti_mul.cpp:125]   --->   Operation 613 'zext' 'zext_ln125_23' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr i32 %a, i64, i64 %zext_ln125_23" [matrix_ti_mul.cpp:125]   --->   Operation 614 'getelementptr' 'a_addr_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 615 [2/2] (3.25ns)   --->   "%a_load_24 = load i10 %a_addr_24" [matrix_ti_mul.cpp:118]   --->   Operation 615 'load' 'a_load_24' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_48, i5" [matrix_ti_mul.cpp:118]   --->   Operation 616 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln118_49 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 617 'trunc' 'trunc_ln118_49' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_49, i5" [matrix_ti_mul.cpp:118]   --->   Operation 618 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.68ns)   --->   "%select_ln118_58 = select i1 %icmp_ln121, i10 %tmp_53, i10 %tmp_54" [matrix_ti_mul.cpp:118]   --->   Operation 619 'select' 'select_ln118_58' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln118_24 = or i10 %select_ln118_58, i10" [matrix_ti_mul.cpp:118]   --->   Operation 620 'or' 'or_ln118_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln125_24 = zext i10 %or_ln118_24" [matrix_ti_mul.cpp:125]   --->   Operation 621 'zext' 'zext_ln125_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr i32 %a, i64, i64 %zext_ln125_24" [matrix_ti_mul.cpp:125]   --->   Operation 622 'getelementptr' 'a_addr_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 623 [2/2] (3.25ns)   --->   "%a_load_25 = load i10 %a_addr_25" [matrix_ti_mul.cpp:118]   --->   Operation 623 'load' 'a_load_25' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 624 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr i32 %b, i64, i64 %tmp_77" [matrix_ti_mul.cpp:125]   --->   Operation 625 'getelementptr' 'b_addr_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i9 %add_ln125_4" [matrix_ti_mul.cpp:125]   --->   Operation 626 'sext' 'sext_ln125_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln125_47 = zext i10 %sext_ln125_1" [matrix_ti_mul.cpp:125]   --->   Operation 627 'zext' 'zext_ln125_47' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 628 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr i32 %b, i64, i64 %zext_ln125_47" [matrix_ti_mul.cpp:125]   --->   Operation 628 'getelementptr' 'b_addr_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_14 : Operation 629 [4/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1, i32 %mul_1" [matrix_ti_mul.cpp:125]   --->   Operation 629 'fadd' 'accum_1_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [1/4] (5.70ns)   --->   "%mul_12 = fmul i32 %a_load_13, i32 %b_load_13" [matrix_ti_mul.cpp:125]   --->   Operation 630 'fmul' 'mul_12' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 631 [1/4] (5.70ns)   --->   "%mul_13 = fmul i32 %a_load_14, i32 %b_load_14" [matrix_ti_mul.cpp:125]   --->   Operation 631 'fmul' 'mul_13' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [2/4] (5.70ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [matrix_ti_mul.cpp:125]   --->   Operation 632 'fmul' 'mul_14' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 633 [2/4] (5.70ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [matrix_ti_mul.cpp:125]   --->   Operation 633 'fmul' 'mul_15' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 634 [3/4] (5.70ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [matrix_ti_mul.cpp:125]   --->   Operation 634 'fmul' 'mul_16' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [3/4] (5.70ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [matrix_ti_mul.cpp:125]   --->   Operation 635 'fmul' 'mul_17' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 636 [4/4] (5.70ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [matrix_ti_mul.cpp:125]   --->   Operation 636 'fmul' 'mul_18' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 637 [4/4] (5.70ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [matrix_ti_mul.cpp:125]   --->   Operation 637 'fmul' 'mul_19' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 638 [1/2] (3.25ns)   --->   "%b_load_22 = load i10 %b_addr_22" [matrix_ti_mul.cpp:125]   --->   Operation 638 'load' 'b_load_22' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 639 [1/2] (3.25ns)   --->   "%b_load_23 = load i10 %b_addr_23" [matrix_ti_mul.cpp:125]   --->   Operation 639 'load' 'b_load_23' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 640 [2/2] (3.25ns)   --->   "%b_load_24 = load i10 %b_addr_24" [matrix_ti_mul.cpp:125]   --->   Operation 640 'load' 'b_load_24' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 641 [2/2] (3.25ns)   --->   "%b_load_25 = load i10 %b_addr_25" [matrix_ti_mul.cpp:125]   --->   Operation 641 'load' 'b_load_25' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 642 [1/2] (3.25ns)   --->   "%a_load_24 = load i10 %a_addr_24" [matrix_ti_mul.cpp:118]   --->   Operation 642 'load' 'a_load_24' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 643 [1/2] (3.25ns)   --->   "%a_load_25 = load i10 %a_addr_25" [matrix_ti_mul.cpp:118]   --->   Operation 643 'load' 'a_load_25' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_50, i5" [matrix_ti_mul.cpp:118]   --->   Operation 644 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln118_51 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 645 'trunc' 'trunc_ln118_51' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_51, i5" [matrix_ti_mul.cpp:118]   --->   Operation 646 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.68ns)   --->   "%select_ln118_59 = select i1 %icmp_ln121, i10 %tmp_55, i10 %tmp_56" [matrix_ti_mul.cpp:118]   --->   Operation 647 'select' 'select_ln118_59' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%or_ln118_25 = or i10 %select_ln118_59, i10" [matrix_ti_mul.cpp:118]   --->   Operation 648 'or' 'or_ln118_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln125_25 = zext i10 %or_ln118_25" [matrix_ti_mul.cpp:125]   --->   Operation 649 'zext' 'zext_ln125_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr i32 %a, i64, i64 %zext_ln125_25" [matrix_ti_mul.cpp:125]   --->   Operation 650 'getelementptr' 'a_addr_26' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 651 [2/2] (3.25ns)   --->   "%a_load_26 = load i10 %a_addr_26" [matrix_ti_mul.cpp:118]   --->   Operation 651 'load' 'a_load_26' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_52, i5" [matrix_ti_mul.cpp:118]   --->   Operation 652 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln118_53 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 653 'trunc' 'trunc_ln118_53' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_53, i5" [matrix_ti_mul.cpp:118]   --->   Operation 654 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 655 [1/1] (0.68ns)   --->   "%select_ln118_60 = select i1 %icmp_ln121, i10 %tmp_57, i10 %tmp_58" [matrix_ti_mul.cpp:118]   --->   Operation 655 'select' 'select_ln118_60' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 656 [1/1] (0.00ns)   --->   "%or_ln118_26 = or i10 %select_ln118_60, i10" [matrix_ti_mul.cpp:118]   --->   Operation 656 'or' 'or_ln118_26' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln125_26 = zext i10 %or_ln118_26" [matrix_ti_mul.cpp:125]   --->   Operation 657 'zext' 'zext_ln125_26' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr i32 %a, i64, i64 %zext_ln125_26" [matrix_ti_mul.cpp:125]   --->   Operation 658 'getelementptr' 'a_addr_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 659 [2/2] (3.25ns)   --->   "%a_load_27 = load i10 %a_addr_27" [matrix_ti_mul.cpp:118]   --->   Operation 659 'load' 'a_load_27' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 660 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr i32 %b, i64, i64 %tmp_78" [matrix_ti_mul.cpp:125]   --->   Operation 661 'getelementptr' 'b_addr_26' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln125_2 = sext i9 %add_ln125_5" [matrix_ti_mul.cpp:125]   --->   Operation 662 'sext' 'sext_ln125_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln125_48 = zext i10 %sext_ln125_2" [matrix_ti_mul.cpp:125]   --->   Operation 663 'zext' 'zext_ln125_48' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr i32 %b, i64, i64 %zext_ln125_48" [matrix_ti_mul.cpp:125]   --->   Operation 664 'getelementptr' 'b_addr_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_15 : Operation 665 [3/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1, i32 %mul_1" [matrix_ti_mul.cpp:125]   --->   Operation 665 'fadd' 'accum_1_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 666 [1/4] (5.70ns)   --->   "%mul_14 = fmul i32 %a_load_15, i32 %b_load_15" [matrix_ti_mul.cpp:125]   --->   Operation 666 'fmul' 'mul_14' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 667 [1/4] (5.70ns)   --->   "%mul_15 = fmul i32 %a_load_16, i32 %b_load_16" [matrix_ti_mul.cpp:125]   --->   Operation 667 'fmul' 'mul_15' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 668 [2/4] (5.70ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [matrix_ti_mul.cpp:125]   --->   Operation 668 'fmul' 'mul_16' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 669 [2/4] (5.70ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [matrix_ti_mul.cpp:125]   --->   Operation 669 'fmul' 'mul_17' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 670 [3/4] (5.70ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [matrix_ti_mul.cpp:125]   --->   Operation 670 'fmul' 'mul_18' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 671 [3/4] (5.70ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [matrix_ti_mul.cpp:125]   --->   Operation 671 'fmul' 'mul_19' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 672 [4/4] (5.70ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [matrix_ti_mul.cpp:125]   --->   Operation 672 'fmul' 'mul_20' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 673 [4/4] (5.70ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [matrix_ti_mul.cpp:125]   --->   Operation 673 'fmul' 'mul_21' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 674 [1/2] (3.25ns)   --->   "%b_load_24 = load i10 %b_addr_24" [matrix_ti_mul.cpp:125]   --->   Operation 674 'load' 'b_load_24' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 675 [1/2] (3.25ns)   --->   "%b_load_25 = load i10 %b_addr_25" [matrix_ti_mul.cpp:125]   --->   Operation 675 'load' 'b_load_25' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 676 [2/2] (3.25ns)   --->   "%b_load_26 = load i10 %b_addr_26" [matrix_ti_mul.cpp:125]   --->   Operation 676 'load' 'b_load_26' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 677 [2/2] (3.25ns)   --->   "%b_load_27 = load i10 %b_addr_27" [matrix_ti_mul.cpp:125]   --->   Operation 677 'load' 'b_load_27' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 678 [1/2] (3.25ns)   --->   "%a_load_26 = load i10 %a_addr_26" [matrix_ti_mul.cpp:118]   --->   Operation 678 'load' 'a_load_26' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 679 [1/2] (3.25ns)   --->   "%a_load_27 = load i10 %a_addr_27" [matrix_ti_mul.cpp:118]   --->   Operation 679 'load' 'a_load_27' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_54, i5" [matrix_ti_mul.cpp:118]   --->   Operation 680 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln118_55 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 681 'trunc' 'trunc_ln118_55' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_55, i5" [matrix_ti_mul.cpp:118]   --->   Operation 682 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 683 [1/1] (0.68ns)   --->   "%select_ln118_61 = select i1 %icmp_ln121, i10 %tmp_59, i10 %tmp_60" [matrix_ti_mul.cpp:118]   --->   Operation 683 'select' 'select_ln118_61' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln118_27 = or i10 %select_ln118_61, i10" [matrix_ti_mul.cpp:118]   --->   Operation 684 'or' 'or_ln118_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln125_27 = zext i10 %or_ln118_27" [matrix_ti_mul.cpp:125]   --->   Operation 685 'zext' 'zext_ln125_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 686 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr i32 %a, i64, i64 %zext_ln125_27" [matrix_ti_mul.cpp:125]   --->   Operation 686 'getelementptr' 'a_addr_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 687 [2/2] (3.25ns)   --->   "%a_load_28 = load i10 %a_addr_28" [matrix_ti_mul.cpp:118]   --->   Operation 687 'load' 'a_load_28' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_56, i5" [matrix_ti_mul.cpp:118]   --->   Operation 688 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln118_57 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 689 'trunc' 'trunc_ln118_57' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_57, i5" [matrix_ti_mul.cpp:118]   --->   Operation 690 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.68ns)   --->   "%select_ln118_62 = select i1 %icmp_ln121, i10 %tmp_61, i10 %tmp_62" [matrix_ti_mul.cpp:118]   --->   Operation 691 'select' 'select_ln118_62' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 692 [1/1] (0.00ns)   --->   "%or_ln118_28 = or i10 %select_ln118_62, i10" [matrix_ti_mul.cpp:118]   --->   Operation 692 'or' 'or_ln118_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln125_28 = zext i10 %or_ln118_28" [matrix_ti_mul.cpp:125]   --->   Operation 693 'zext' 'zext_ln125_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr i32 %a, i64, i64 %zext_ln125_28" [matrix_ti_mul.cpp:125]   --->   Operation 694 'getelementptr' 'a_addr_29' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 695 [2/2] (3.25ns)   --->   "%a_load_29 = load i10 %a_addr_29" [matrix_ti_mul.cpp:118]   --->   Operation 695 'load' 'a_load_29' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 696 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr i32 %b, i64, i64 %tmp_79" [matrix_ti_mul.cpp:125]   --->   Operation 697 'getelementptr' 'b_addr_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln125_3 = sext i8 %add_ln125_2" [matrix_ti_mul.cpp:125]   --->   Operation 698 'sext' 'sext_ln125_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln125_49 = zext i10 %sext_ln125_3" [matrix_ti_mul.cpp:125]   --->   Operation 699 'zext' 'zext_ln125_49' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 700 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr i32 %b, i64, i64 %zext_ln125_49" [matrix_ti_mul.cpp:125]   --->   Operation 700 'getelementptr' 'b_addr_29' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_16 : Operation 701 [2/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1, i32 %mul_1" [matrix_ti_mul.cpp:125]   --->   Operation 701 'fadd' 'accum_1_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 702 [1/4] (5.70ns)   --->   "%mul_16 = fmul i32 %a_load_17, i32 %b_load_17" [matrix_ti_mul.cpp:125]   --->   Operation 702 'fmul' 'mul_16' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 703 [1/4] (5.70ns)   --->   "%mul_17 = fmul i32 %a_load_18, i32 %b_load_18" [matrix_ti_mul.cpp:125]   --->   Operation 703 'fmul' 'mul_17' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 704 [2/4] (5.70ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [matrix_ti_mul.cpp:125]   --->   Operation 704 'fmul' 'mul_18' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 705 [2/4] (5.70ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [matrix_ti_mul.cpp:125]   --->   Operation 705 'fmul' 'mul_19' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 706 [3/4] (5.70ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [matrix_ti_mul.cpp:125]   --->   Operation 706 'fmul' 'mul_20' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 707 [3/4] (5.70ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [matrix_ti_mul.cpp:125]   --->   Operation 707 'fmul' 'mul_21' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 708 [4/4] (5.70ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [matrix_ti_mul.cpp:125]   --->   Operation 708 'fmul' 'mul_22' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 709 [4/4] (5.70ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [matrix_ti_mul.cpp:125]   --->   Operation 709 'fmul' 'mul_23' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 710 [1/2] (3.25ns)   --->   "%b_load_26 = load i10 %b_addr_26" [matrix_ti_mul.cpp:125]   --->   Operation 710 'load' 'b_load_26' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 711 [1/2] (3.25ns)   --->   "%b_load_27 = load i10 %b_addr_27" [matrix_ti_mul.cpp:125]   --->   Operation 711 'load' 'b_load_27' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 712 [2/2] (3.25ns)   --->   "%b_load_28 = load i10 %b_addr_28" [matrix_ti_mul.cpp:125]   --->   Operation 712 'load' 'b_load_28' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 713 [2/2] (3.25ns)   --->   "%b_load_29 = load i10 %b_addr_29" [matrix_ti_mul.cpp:125]   --->   Operation 713 'load' 'b_load_29' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 714 [1/1] (1.18ns)   --->   "%select_ln118_1 = select i1 %icmp_ln121, i6 %add_ln118, i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 714 'select' 'select_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (0.00ns)   --->   "%empty_27 = trunc i6 %select_ln118_1" [matrix_ti_mul.cpp:118]   --->   Operation 715 'trunc' 'empty_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_84_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_27, i5" [matrix_ti_mul.cpp:118]   --->   Operation 716 'bitconcatenate' 'tmp_84_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 717 [1/2] (3.25ns)   --->   "%a_load_28 = load i10 %a_addr_28" [matrix_ti_mul.cpp:118]   --->   Operation 717 'load' 'a_load_28' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 718 [1/2] (3.25ns)   --->   "%a_load_29 = load i10 %a_addr_29" [matrix_ti_mul.cpp:118]   --->   Operation 718 'load' 'a_load_29' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_58, i5" [matrix_ti_mul.cpp:118]   --->   Operation 719 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln118_59 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 720 'trunc' 'trunc_ln118_59' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_59, i5" [matrix_ti_mul.cpp:118]   --->   Operation 721 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.68ns)   --->   "%select_ln118_63 = select i1 %icmp_ln121, i10 %tmp_63, i10 %tmp_64" [matrix_ti_mul.cpp:118]   --->   Operation 722 'select' 'select_ln118_63' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%or_ln118_29 = or i10 %select_ln118_63, i10" [matrix_ti_mul.cpp:118]   --->   Operation 723 'or' 'or_ln118_29' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln125_29 = zext i10 %or_ln118_29" [matrix_ti_mul.cpp:125]   --->   Operation 724 'zext' 'zext_ln125_29' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr i32 %a, i64, i64 %zext_ln125_29" [matrix_ti_mul.cpp:125]   --->   Operation 725 'getelementptr' 'a_addr_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 726 [2/2] (3.25ns)   --->   "%a_load_30 = load i10 %a_addr_30" [matrix_ti_mul.cpp:118]   --->   Operation 726 'load' 'a_load_30' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_60, i5" [matrix_ti_mul.cpp:118]   --->   Operation 727 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln118_61 = trunc i6 %i" [matrix_ti_mul.cpp:118]   --->   Operation 728 'trunc' 'trunc_ln118_61' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln118_61, i5" [matrix_ti_mul.cpp:118]   --->   Operation 729 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 730 [1/1] (0.68ns)   --->   "%select_ln118_64 = select i1 %icmp_ln121, i10 %tmp_65, i10 %tmp_66" [matrix_ti_mul.cpp:118]   --->   Operation 730 'select' 'select_ln118_64' <Predicate = (!icmp_ln118)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln118_30 = or i10 %select_ln118_64, i10" [matrix_ti_mul.cpp:118]   --->   Operation 731 'or' 'or_ln118_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln125_30 = zext i10 %or_ln118_30" [matrix_ti_mul.cpp:125]   --->   Operation 732 'zext' 'zext_ln125_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 733 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr i32 %a, i64, i64 %zext_ln125_30" [matrix_ti_mul.cpp:125]   --->   Operation 733 'getelementptr' 'a_addr_31' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 734 [2/2] (3.25ns)   --->   "%a_load_31 = load i10 %a_addr_31" [matrix_ti_mul.cpp:118]   --->   Operation 734 'load' 'a_load_31' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %select_ln118" [matrix_ti_mul.cpp:125]   --->   Operation 735 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 736 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr i32 %b, i64, i64 %tmp_80" [matrix_ti_mul.cpp:125]   --->   Operation 736 'getelementptr' 'b_addr_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 737 [1/1] (0.97ns)   --->   "%xor_ln125 = xor i6 %select_ln118, i6" [matrix_ti_mul.cpp:125]   --->   Operation 737 'xor' 'xor_ln125' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln125_4 = sext i6 %xor_ln125" [matrix_ti_mul.cpp:125]   --->   Operation 738 'sext' 'sext_ln125_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln125_50 = zext i10 %sext_ln125_4" [matrix_ti_mul.cpp:125]   --->   Operation 739 'zext' 'zext_ln125_50' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 740 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr i32 %b, i64, i64 %zext_ln125_50" [matrix_ti_mul.cpp:125]   --->   Operation 740 'getelementptr' 'b_addr_31' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_17 : Operation 741 [1/1] (1.73ns)   --->   "%empty_28 = add i10 %zext_ln125_31, i10 %tmp_84_cast" [matrix_ti_mul.cpp:125]   --->   Operation 741 'add' 'empty_28' <Predicate = (!icmp_ln118)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 742 [1/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1, i32 %mul_1" [matrix_ti_mul.cpp:125]   --->   Operation 742 'fadd' 'accum_1_1' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 743 [1/4] (5.70ns)   --->   "%mul_18 = fmul i32 %a_load_19, i32 %b_load_19" [matrix_ti_mul.cpp:125]   --->   Operation 743 'fmul' 'mul_18' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 744 [1/4] (5.70ns)   --->   "%mul_19 = fmul i32 %a_load_20, i32 %b_load_20" [matrix_ti_mul.cpp:125]   --->   Operation 744 'fmul' 'mul_19' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 745 [2/4] (5.70ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [matrix_ti_mul.cpp:125]   --->   Operation 745 'fmul' 'mul_20' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 746 [2/4] (5.70ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [matrix_ti_mul.cpp:125]   --->   Operation 746 'fmul' 'mul_21' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 747 [3/4] (5.70ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [matrix_ti_mul.cpp:125]   --->   Operation 747 'fmul' 'mul_22' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 748 [3/4] (5.70ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [matrix_ti_mul.cpp:125]   --->   Operation 748 'fmul' 'mul_23' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 749 [4/4] (5.70ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [matrix_ti_mul.cpp:125]   --->   Operation 749 'fmul' 'mul_24' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 750 [4/4] (5.70ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [matrix_ti_mul.cpp:125]   --->   Operation 750 'fmul' 'mul_25' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [1/2] (3.25ns)   --->   "%b_load_28 = load i10 %b_addr_28" [matrix_ti_mul.cpp:125]   --->   Operation 751 'load' 'b_load_28' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 752 [1/2] (3.25ns)   --->   "%b_load_29 = load i10 %b_addr_29" [matrix_ti_mul.cpp:125]   --->   Operation 752 'load' 'b_load_29' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 753 [2/2] (3.25ns)   --->   "%b_load_30 = load i10 %b_addr_30" [matrix_ti_mul.cpp:125]   --->   Operation 753 'load' 'b_load_30' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 754 [2/2] (3.25ns)   --->   "%b_load_31 = load i10 %b_addr_31" [matrix_ti_mul.cpp:125]   --->   Operation 754 'load' 'b_load_31' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 755 [1/1] (1.82ns)   --->   "%add_ln121 = add i6 %select_ln118, i6" [matrix_ti_mul.cpp:121]   --->   Operation 755 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 756 [1/2] (3.25ns)   --->   "%a_load_30 = load i10 %a_addr_30" [matrix_ti_mul.cpp:118]   --->   Operation 756 'load' 'a_load_30' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 757 [1/2] (3.25ns)   --->   "%a_load_31 = load i10 %a_addr_31" [matrix_ti_mul.cpp:118]   --->   Operation 757 'load' 'a_load_31' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 758 [5/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2" [matrix_ti_mul.cpp:125]   --->   Operation 758 'fadd' 'accum_1_2' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 759 [1/4] (5.70ns)   --->   "%mul_20 = fmul i32 %a_load_21, i32 %b_load_21" [matrix_ti_mul.cpp:125]   --->   Operation 759 'fmul' 'mul_20' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [1/4] (5.70ns)   --->   "%mul_21 = fmul i32 %a_load_22, i32 %b_load_22" [matrix_ti_mul.cpp:125]   --->   Operation 760 'fmul' 'mul_21' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 761 [2/4] (5.70ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [matrix_ti_mul.cpp:125]   --->   Operation 761 'fmul' 'mul_22' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 762 [2/4] (5.70ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [matrix_ti_mul.cpp:125]   --->   Operation 762 'fmul' 'mul_23' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [3/4] (5.70ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [matrix_ti_mul.cpp:125]   --->   Operation 763 'fmul' 'mul_24' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 764 [3/4] (5.70ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [matrix_ti_mul.cpp:125]   --->   Operation 764 'fmul' 'mul_25' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [4/4] (5.70ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [matrix_ti_mul.cpp:125]   --->   Operation 765 'fmul' 'mul_26' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [4/4] (5.70ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [matrix_ti_mul.cpp:125]   --->   Operation 766 'fmul' 'mul_27' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [1/2] (3.25ns)   --->   "%b_load_30 = load i10 %b_addr_30" [matrix_ti_mul.cpp:125]   --->   Operation 767 'load' 'b_load_30' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 768 [1/2] (3.25ns)   --->   "%b_load_31 = load i10 %b_addr_31" [matrix_ti_mul.cpp:125]   --->   Operation 768 'load' 'b_load_31' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 769 [4/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2" [matrix_ti_mul.cpp:125]   --->   Operation 769 'fadd' 'accum_1_2' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 770 [1/4] (5.70ns)   --->   "%mul_22 = fmul i32 %a_load_23, i32 %b_load_23" [matrix_ti_mul.cpp:125]   --->   Operation 770 'fmul' 'mul_22' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 771 [1/4] (5.70ns)   --->   "%mul_23 = fmul i32 %a_load_24, i32 %b_load_24" [matrix_ti_mul.cpp:125]   --->   Operation 771 'fmul' 'mul_23' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 772 [2/4] (5.70ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [matrix_ti_mul.cpp:125]   --->   Operation 772 'fmul' 'mul_24' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 773 [2/4] (5.70ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [matrix_ti_mul.cpp:125]   --->   Operation 773 'fmul' 'mul_25' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 774 [3/4] (5.70ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [matrix_ti_mul.cpp:125]   --->   Operation 774 'fmul' 'mul_26' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 775 [3/4] (5.70ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [matrix_ti_mul.cpp:125]   --->   Operation 775 'fmul' 'mul_27' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 776 [4/4] (5.70ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [matrix_ti_mul.cpp:125]   --->   Operation 776 'fmul' 'mul_28' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 777 [4/4] (5.70ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [matrix_ti_mul.cpp:125]   --->   Operation 777 'fmul' 'mul_29' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 778 [3/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2" [matrix_ti_mul.cpp:125]   --->   Operation 778 'fadd' 'accum_1_2' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 779 [1/4] (5.70ns)   --->   "%mul_24 = fmul i32 %a_load_25, i32 %b_load_25" [matrix_ti_mul.cpp:125]   --->   Operation 779 'fmul' 'mul_24' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 780 [1/4] (5.70ns)   --->   "%mul_25 = fmul i32 %a_load_26, i32 %b_load_26" [matrix_ti_mul.cpp:125]   --->   Operation 780 'fmul' 'mul_25' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 781 [2/4] (5.70ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [matrix_ti_mul.cpp:125]   --->   Operation 781 'fmul' 'mul_26' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 782 [2/4] (5.70ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [matrix_ti_mul.cpp:125]   --->   Operation 782 'fmul' 'mul_27' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 783 [3/4] (5.70ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [matrix_ti_mul.cpp:125]   --->   Operation 783 'fmul' 'mul_28' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 784 [3/4] (5.70ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [matrix_ti_mul.cpp:125]   --->   Operation 784 'fmul' 'mul_29' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 785 [4/4] (5.70ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [matrix_ti_mul.cpp:125]   --->   Operation 785 'fmul' 'mul_30' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 786 [2/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2" [matrix_ti_mul.cpp:125]   --->   Operation 786 'fadd' 'accum_1_2' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 787 [1/4] (5.70ns)   --->   "%mul_26 = fmul i32 %a_load_27, i32 %b_load_27" [matrix_ti_mul.cpp:125]   --->   Operation 787 'fmul' 'mul_26' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 788 [1/4] (5.70ns)   --->   "%mul_27 = fmul i32 %a_load_28, i32 %b_load_28" [matrix_ti_mul.cpp:125]   --->   Operation 788 'fmul' 'mul_27' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 789 [2/4] (5.70ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [matrix_ti_mul.cpp:125]   --->   Operation 789 'fmul' 'mul_28' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 790 [2/4] (5.70ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [matrix_ti_mul.cpp:125]   --->   Operation 790 'fmul' 'mul_29' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 791 [3/4] (5.70ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [matrix_ti_mul.cpp:125]   --->   Operation 791 'fmul' 'mul_30' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 792 [1/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1, i32 %mul_2" [matrix_ti_mul.cpp:125]   --->   Operation 792 'fadd' 'accum_1_2' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 793 [1/4] (5.70ns)   --->   "%mul_28 = fmul i32 %a_load_29, i32 %b_load_29" [matrix_ti_mul.cpp:125]   --->   Operation 793 'fmul' 'mul_28' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 794 [1/4] (5.70ns)   --->   "%mul_29 = fmul i32 %a_load_30, i32 %b_load_30" [matrix_ti_mul.cpp:125]   --->   Operation 794 'fmul' 'mul_29' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 795 [2/4] (5.70ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [matrix_ti_mul.cpp:125]   --->   Operation 795 'fmul' 'mul_30' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 796 [5/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3" [matrix_ti_mul.cpp:125]   --->   Operation 796 'fadd' 'accum_1_3' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 797 [1/4] (5.70ns)   --->   "%mul_30 = fmul i32 %a_load_31, i32 %b_load_31" [matrix_ti_mul.cpp:125]   --->   Operation 797 'fmul' 'mul_30' <Predicate = (!icmp_ln118)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 798 [4/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3" [matrix_ti_mul.cpp:125]   --->   Operation 798 'fadd' 'accum_1_3' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 799 [3/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3" [matrix_ti_mul.cpp:125]   --->   Operation 799 'fadd' 'accum_1_3' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 800 [2/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3" [matrix_ti_mul.cpp:125]   --->   Operation 800 'fadd' 'accum_1_3' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 801 [1/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2, i32 %mul_3" [matrix_ti_mul.cpp:125]   --->   Operation 801 'fadd' 'accum_1_3' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 802 [5/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4" [matrix_ti_mul.cpp:125]   --->   Operation 802 'fadd' 'accum_1_4' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 803 [4/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4" [matrix_ti_mul.cpp:125]   --->   Operation 803 'fadd' 'accum_1_4' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 804 [3/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4" [matrix_ti_mul.cpp:125]   --->   Operation 804 'fadd' 'accum_1_4' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 805 [2/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4" [matrix_ti_mul.cpp:125]   --->   Operation 805 'fadd' 'accum_1_4' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 806 [1/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3, i32 %mul_4" [matrix_ti_mul.cpp:125]   --->   Operation 806 'fadd' 'accum_1_4' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 807 [5/5] (7.25ns)   --->   "%accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5" [matrix_ti_mul.cpp:125]   --->   Operation 807 'fadd' 'accum_1_5' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 808 [4/5] (7.25ns)   --->   "%accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5" [matrix_ti_mul.cpp:125]   --->   Operation 808 'fadd' 'accum_1_5' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 809 [3/5] (7.25ns)   --->   "%accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5" [matrix_ti_mul.cpp:125]   --->   Operation 809 'fadd' 'accum_1_5' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 810 [2/5] (7.25ns)   --->   "%accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5" [matrix_ti_mul.cpp:125]   --->   Operation 810 'fadd' 'accum_1_5' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 811 [1/5] (7.25ns)   --->   "%accum_1_5 = fadd i32 %accum_1_4, i32 %mul_5" [matrix_ti_mul.cpp:125]   --->   Operation 811 'fadd' 'accum_1_5' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 812 [5/5] (7.25ns)   --->   "%accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6" [matrix_ti_mul.cpp:125]   --->   Operation 812 'fadd' 'accum_1_6' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 813 [4/5] (7.25ns)   --->   "%accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6" [matrix_ti_mul.cpp:125]   --->   Operation 813 'fadd' 'accum_1_6' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 814 [3/5] (7.25ns)   --->   "%accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6" [matrix_ti_mul.cpp:125]   --->   Operation 814 'fadd' 'accum_1_6' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 815 [2/5] (7.25ns)   --->   "%accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6" [matrix_ti_mul.cpp:125]   --->   Operation 815 'fadd' 'accum_1_6' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 816 [1/5] (7.25ns)   --->   "%accum_1_6 = fadd i32 %accum_1_5, i32 %mul_6" [matrix_ti_mul.cpp:125]   --->   Operation 816 'fadd' 'accum_1_6' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 817 [5/5] (7.25ns)   --->   "%accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7" [matrix_ti_mul.cpp:125]   --->   Operation 817 'fadd' 'accum_1_7' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 818 [4/5] (7.25ns)   --->   "%accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7" [matrix_ti_mul.cpp:125]   --->   Operation 818 'fadd' 'accum_1_7' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 819 [3/5] (7.25ns)   --->   "%accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7" [matrix_ti_mul.cpp:125]   --->   Operation 819 'fadd' 'accum_1_7' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 820 [2/5] (7.25ns)   --->   "%accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7" [matrix_ti_mul.cpp:125]   --->   Operation 820 'fadd' 'accum_1_7' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 821 [1/5] (7.25ns)   --->   "%accum_1_7 = fadd i32 %accum_1_6, i32 %mul_7" [matrix_ti_mul.cpp:125]   --->   Operation 821 'fadd' 'accum_1_7' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 822 [5/5] (7.25ns)   --->   "%accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8" [matrix_ti_mul.cpp:125]   --->   Operation 822 'fadd' 'accum_1_8' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 823 [4/5] (7.25ns)   --->   "%accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8" [matrix_ti_mul.cpp:125]   --->   Operation 823 'fadd' 'accum_1_8' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 824 [3/5] (7.25ns)   --->   "%accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8" [matrix_ti_mul.cpp:125]   --->   Operation 824 'fadd' 'accum_1_8' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 825 [2/5] (7.25ns)   --->   "%accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8" [matrix_ti_mul.cpp:125]   --->   Operation 825 'fadd' 'accum_1_8' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 826 [1/5] (7.25ns)   --->   "%accum_1_8 = fadd i32 %accum_1_7, i32 %mul_8" [matrix_ti_mul.cpp:125]   --->   Operation 826 'fadd' 'accum_1_8' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 827 [5/5] (7.25ns)   --->   "%accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9" [matrix_ti_mul.cpp:125]   --->   Operation 827 'fadd' 'accum_1_9' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 828 [4/5] (7.25ns)   --->   "%accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9" [matrix_ti_mul.cpp:125]   --->   Operation 828 'fadd' 'accum_1_9' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 829 [3/5] (7.25ns)   --->   "%accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9" [matrix_ti_mul.cpp:125]   --->   Operation 829 'fadd' 'accum_1_9' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 830 [2/5] (7.25ns)   --->   "%accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9" [matrix_ti_mul.cpp:125]   --->   Operation 830 'fadd' 'accum_1_9' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 831 [1/5] (7.25ns)   --->   "%accum_1_9 = fadd i32 %accum_1_8, i32 %mul_9" [matrix_ti_mul.cpp:125]   --->   Operation 831 'fadd' 'accum_1_9' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 832 [5/5] (7.25ns)   --->   "%accum_1_s = fadd i32 %accum_1_9, i32 %mul_s" [matrix_ti_mul.cpp:125]   --->   Operation 832 'fadd' 'accum_1_s' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 833 [4/5] (7.25ns)   --->   "%accum_1_s = fadd i32 %accum_1_9, i32 %mul_s" [matrix_ti_mul.cpp:125]   --->   Operation 833 'fadd' 'accum_1_s' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 834 [3/5] (7.25ns)   --->   "%accum_1_s = fadd i32 %accum_1_9, i32 %mul_s" [matrix_ti_mul.cpp:125]   --->   Operation 834 'fadd' 'accum_1_s' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 835 [2/5] (7.25ns)   --->   "%accum_1_s = fadd i32 %accum_1_9, i32 %mul_s" [matrix_ti_mul.cpp:125]   --->   Operation 835 'fadd' 'accum_1_s' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 836 [1/5] (7.25ns)   --->   "%accum_1_s = fadd i32 %accum_1_9, i32 %mul_s" [matrix_ti_mul.cpp:125]   --->   Operation 836 'fadd' 'accum_1_s' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 837 [5/5] (7.25ns)   --->   "%accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10" [matrix_ti_mul.cpp:125]   --->   Operation 837 'fadd' 'accum_1_10' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 838 [4/5] (7.25ns)   --->   "%accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10" [matrix_ti_mul.cpp:125]   --->   Operation 838 'fadd' 'accum_1_10' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 839 [3/5] (7.25ns)   --->   "%accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10" [matrix_ti_mul.cpp:125]   --->   Operation 839 'fadd' 'accum_1_10' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 840 [2/5] (7.25ns)   --->   "%accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10" [matrix_ti_mul.cpp:125]   --->   Operation 840 'fadd' 'accum_1_10' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 841 [1/5] (7.25ns)   --->   "%accum_1_10 = fadd i32 %accum_1_s, i32 %mul_10" [matrix_ti_mul.cpp:125]   --->   Operation 841 'fadd' 'accum_1_10' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 842 [5/5] (7.25ns)   --->   "%accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11" [matrix_ti_mul.cpp:125]   --->   Operation 842 'fadd' 'accum_1_11' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 843 [4/5] (7.25ns)   --->   "%accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11" [matrix_ti_mul.cpp:125]   --->   Operation 843 'fadd' 'accum_1_11' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 844 [3/5] (7.25ns)   --->   "%accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11" [matrix_ti_mul.cpp:125]   --->   Operation 844 'fadd' 'accum_1_11' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 845 [2/5] (7.25ns)   --->   "%accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11" [matrix_ti_mul.cpp:125]   --->   Operation 845 'fadd' 'accum_1_11' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 846 [1/5] (7.25ns)   --->   "%accum_1_11 = fadd i32 %accum_1_10, i32 %mul_11" [matrix_ti_mul.cpp:125]   --->   Operation 846 'fadd' 'accum_1_11' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 847 [5/5] (7.25ns)   --->   "%accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12" [matrix_ti_mul.cpp:125]   --->   Operation 847 'fadd' 'accum_1_12' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 848 [4/5] (7.25ns)   --->   "%accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12" [matrix_ti_mul.cpp:125]   --->   Operation 848 'fadd' 'accum_1_12' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 849 [3/5] (7.25ns)   --->   "%accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12" [matrix_ti_mul.cpp:125]   --->   Operation 849 'fadd' 'accum_1_12' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 850 [2/5] (7.25ns)   --->   "%accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12" [matrix_ti_mul.cpp:125]   --->   Operation 850 'fadd' 'accum_1_12' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 851 [1/5] (7.25ns)   --->   "%accum_1_12 = fadd i32 %accum_1_11, i32 %mul_12" [matrix_ti_mul.cpp:125]   --->   Operation 851 'fadd' 'accum_1_12' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 852 [5/5] (7.25ns)   --->   "%accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13" [matrix_ti_mul.cpp:125]   --->   Operation 852 'fadd' 'accum_1_13' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 853 [4/5] (7.25ns)   --->   "%accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13" [matrix_ti_mul.cpp:125]   --->   Operation 853 'fadd' 'accum_1_13' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 854 [3/5] (7.25ns)   --->   "%accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13" [matrix_ti_mul.cpp:125]   --->   Operation 854 'fadd' 'accum_1_13' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 855 [2/5] (7.25ns)   --->   "%accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13" [matrix_ti_mul.cpp:125]   --->   Operation 855 'fadd' 'accum_1_13' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 856 [1/5] (7.25ns)   --->   "%accum_1_13 = fadd i32 %accum_1_12, i32 %mul_13" [matrix_ti_mul.cpp:125]   --->   Operation 856 'fadd' 'accum_1_13' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 857 [5/5] (7.25ns)   --->   "%accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14" [matrix_ti_mul.cpp:125]   --->   Operation 857 'fadd' 'accum_1_14' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 858 [4/5] (7.25ns)   --->   "%accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14" [matrix_ti_mul.cpp:125]   --->   Operation 858 'fadd' 'accum_1_14' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 859 [3/5] (7.25ns)   --->   "%accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14" [matrix_ti_mul.cpp:125]   --->   Operation 859 'fadd' 'accum_1_14' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 860 [2/5] (7.25ns)   --->   "%accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14" [matrix_ti_mul.cpp:125]   --->   Operation 860 'fadd' 'accum_1_14' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 861 [1/5] (7.25ns)   --->   "%accum_1_14 = fadd i32 %accum_1_13, i32 %mul_14" [matrix_ti_mul.cpp:125]   --->   Operation 861 'fadd' 'accum_1_14' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 862 [5/5] (7.25ns)   --->   "%accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15" [matrix_ti_mul.cpp:125]   --->   Operation 862 'fadd' 'accum_1_15' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 863 [4/5] (7.25ns)   --->   "%accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15" [matrix_ti_mul.cpp:125]   --->   Operation 863 'fadd' 'accum_1_15' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 864 [3/5] (7.25ns)   --->   "%accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15" [matrix_ti_mul.cpp:125]   --->   Operation 864 'fadd' 'accum_1_15' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 865 [2/5] (7.25ns)   --->   "%accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15" [matrix_ti_mul.cpp:125]   --->   Operation 865 'fadd' 'accum_1_15' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 866 [1/5] (7.25ns)   --->   "%accum_1_15 = fadd i32 %accum_1_14, i32 %mul_15" [matrix_ti_mul.cpp:125]   --->   Operation 866 'fadd' 'accum_1_15' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 867 [5/5] (7.25ns)   --->   "%accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16" [matrix_ti_mul.cpp:125]   --->   Operation 867 'fadd' 'accum_1_16' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 868 [4/5] (7.25ns)   --->   "%accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16" [matrix_ti_mul.cpp:125]   --->   Operation 868 'fadd' 'accum_1_16' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 869 [3/5] (7.25ns)   --->   "%accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16" [matrix_ti_mul.cpp:125]   --->   Operation 869 'fadd' 'accum_1_16' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 870 [2/5] (7.25ns)   --->   "%accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16" [matrix_ti_mul.cpp:125]   --->   Operation 870 'fadd' 'accum_1_16' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 871 [1/5] (7.25ns)   --->   "%accum_1_16 = fadd i32 %accum_1_15, i32 %mul_16" [matrix_ti_mul.cpp:125]   --->   Operation 871 'fadd' 'accum_1_16' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 872 [5/5] (7.25ns)   --->   "%accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17" [matrix_ti_mul.cpp:125]   --->   Operation 872 'fadd' 'accum_1_17' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 873 [4/5] (7.25ns)   --->   "%accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17" [matrix_ti_mul.cpp:125]   --->   Operation 873 'fadd' 'accum_1_17' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 874 [3/5] (7.25ns)   --->   "%accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17" [matrix_ti_mul.cpp:125]   --->   Operation 874 'fadd' 'accum_1_17' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 875 [2/5] (7.25ns)   --->   "%accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17" [matrix_ti_mul.cpp:125]   --->   Operation 875 'fadd' 'accum_1_17' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 876 [1/5] (7.25ns)   --->   "%accum_1_17 = fadd i32 %accum_1_16, i32 %mul_17" [matrix_ti_mul.cpp:125]   --->   Operation 876 'fadd' 'accum_1_17' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 877 [5/5] (7.25ns)   --->   "%accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18" [matrix_ti_mul.cpp:125]   --->   Operation 877 'fadd' 'accum_1_18' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 878 [4/5] (7.25ns)   --->   "%accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18" [matrix_ti_mul.cpp:125]   --->   Operation 878 'fadd' 'accum_1_18' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 879 [3/5] (7.25ns)   --->   "%accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18" [matrix_ti_mul.cpp:125]   --->   Operation 879 'fadd' 'accum_1_18' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 880 [2/5] (7.25ns)   --->   "%accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18" [matrix_ti_mul.cpp:125]   --->   Operation 880 'fadd' 'accum_1_18' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 881 [1/5] (7.25ns)   --->   "%accum_1_18 = fadd i32 %accum_1_17, i32 %mul_18" [matrix_ti_mul.cpp:125]   --->   Operation 881 'fadd' 'accum_1_18' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 882 [5/5] (7.25ns)   --->   "%accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19" [matrix_ti_mul.cpp:125]   --->   Operation 882 'fadd' 'accum_1_19' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 883 [4/5] (7.25ns)   --->   "%accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19" [matrix_ti_mul.cpp:125]   --->   Operation 883 'fadd' 'accum_1_19' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 884 [3/5] (7.25ns)   --->   "%accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19" [matrix_ti_mul.cpp:125]   --->   Operation 884 'fadd' 'accum_1_19' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 885 [2/5] (7.25ns)   --->   "%accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19" [matrix_ti_mul.cpp:125]   --->   Operation 885 'fadd' 'accum_1_19' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 886 [1/5] (7.25ns)   --->   "%accum_1_19 = fadd i32 %accum_1_18, i32 %mul_19" [matrix_ti_mul.cpp:125]   --->   Operation 886 'fadd' 'accum_1_19' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 887 [5/5] (7.25ns)   --->   "%accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20" [matrix_ti_mul.cpp:125]   --->   Operation 887 'fadd' 'accum_1_20' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 888 [4/5] (7.25ns)   --->   "%accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20" [matrix_ti_mul.cpp:125]   --->   Operation 888 'fadd' 'accum_1_20' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 889 [3/5] (7.25ns)   --->   "%accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20" [matrix_ti_mul.cpp:125]   --->   Operation 889 'fadd' 'accum_1_20' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 890 [2/5] (7.25ns)   --->   "%accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20" [matrix_ti_mul.cpp:125]   --->   Operation 890 'fadd' 'accum_1_20' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 891 [1/5] (7.25ns)   --->   "%accum_1_20 = fadd i32 %accum_1_19, i32 %mul_20" [matrix_ti_mul.cpp:125]   --->   Operation 891 'fadd' 'accum_1_20' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 892 [5/5] (7.25ns)   --->   "%accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21" [matrix_ti_mul.cpp:125]   --->   Operation 892 'fadd' 'accum_1_21' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 893 [4/5] (7.25ns)   --->   "%accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21" [matrix_ti_mul.cpp:125]   --->   Operation 893 'fadd' 'accum_1_21' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 894 [3/5] (7.25ns)   --->   "%accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21" [matrix_ti_mul.cpp:125]   --->   Operation 894 'fadd' 'accum_1_21' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 895 [2/5] (7.25ns)   --->   "%accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21" [matrix_ti_mul.cpp:125]   --->   Operation 895 'fadd' 'accum_1_21' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 896 [1/5] (7.25ns)   --->   "%accum_1_21 = fadd i32 %accum_1_20, i32 %mul_21" [matrix_ti_mul.cpp:125]   --->   Operation 896 'fadd' 'accum_1_21' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 897 [5/5] (7.25ns)   --->   "%accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22" [matrix_ti_mul.cpp:125]   --->   Operation 897 'fadd' 'accum_1_22' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 898 [4/5] (7.25ns)   --->   "%accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22" [matrix_ti_mul.cpp:125]   --->   Operation 898 'fadd' 'accum_1_22' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 899 [3/5] (7.25ns)   --->   "%accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22" [matrix_ti_mul.cpp:125]   --->   Operation 899 'fadd' 'accum_1_22' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 900 [2/5] (7.25ns)   --->   "%accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22" [matrix_ti_mul.cpp:125]   --->   Operation 900 'fadd' 'accum_1_22' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 901 [1/5] (7.25ns)   --->   "%accum_1_22 = fadd i32 %accum_1_21, i32 %mul_22" [matrix_ti_mul.cpp:125]   --->   Operation 901 'fadd' 'accum_1_22' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 902 [5/5] (7.25ns)   --->   "%accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23" [matrix_ti_mul.cpp:125]   --->   Operation 902 'fadd' 'accum_1_23' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 903 [4/5] (7.25ns)   --->   "%accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23" [matrix_ti_mul.cpp:125]   --->   Operation 903 'fadd' 'accum_1_23' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 904 [3/5] (7.25ns)   --->   "%accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23" [matrix_ti_mul.cpp:125]   --->   Operation 904 'fadd' 'accum_1_23' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 905 [2/5] (7.25ns)   --->   "%accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23" [matrix_ti_mul.cpp:125]   --->   Operation 905 'fadd' 'accum_1_23' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 906 [1/5] (7.25ns)   --->   "%accum_1_23 = fadd i32 %accum_1_22, i32 %mul_23" [matrix_ti_mul.cpp:125]   --->   Operation 906 'fadd' 'accum_1_23' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 907 [5/5] (7.25ns)   --->   "%accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24" [matrix_ti_mul.cpp:125]   --->   Operation 907 'fadd' 'accum_1_24' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 908 [4/5] (7.25ns)   --->   "%accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24" [matrix_ti_mul.cpp:125]   --->   Operation 908 'fadd' 'accum_1_24' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 909 [3/5] (7.25ns)   --->   "%accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24" [matrix_ti_mul.cpp:125]   --->   Operation 909 'fadd' 'accum_1_24' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 910 [2/5] (7.25ns)   --->   "%accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24" [matrix_ti_mul.cpp:125]   --->   Operation 910 'fadd' 'accum_1_24' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 911 [1/5] (7.25ns)   --->   "%accum_1_24 = fadd i32 %accum_1_23, i32 %mul_24" [matrix_ti_mul.cpp:125]   --->   Operation 911 'fadd' 'accum_1_24' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 912 [5/5] (7.25ns)   --->   "%accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25" [matrix_ti_mul.cpp:125]   --->   Operation 912 'fadd' 'accum_1_25' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 913 [4/5] (7.25ns)   --->   "%accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25" [matrix_ti_mul.cpp:125]   --->   Operation 913 'fadd' 'accum_1_25' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 914 [3/5] (7.25ns)   --->   "%accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25" [matrix_ti_mul.cpp:125]   --->   Operation 914 'fadd' 'accum_1_25' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 915 [2/5] (7.25ns)   --->   "%accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25" [matrix_ti_mul.cpp:125]   --->   Operation 915 'fadd' 'accum_1_25' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 916 [1/5] (7.25ns)   --->   "%accum_1_25 = fadd i32 %accum_1_24, i32 %mul_25" [matrix_ti_mul.cpp:125]   --->   Operation 916 'fadd' 'accum_1_25' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 917 [5/5] (7.25ns)   --->   "%accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26" [matrix_ti_mul.cpp:125]   --->   Operation 917 'fadd' 'accum_1_26' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 918 [4/5] (7.25ns)   --->   "%accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26" [matrix_ti_mul.cpp:125]   --->   Operation 918 'fadd' 'accum_1_26' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 919 [3/5] (7.25ns)   --->   "%accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26" [matrix_ti_mul.cpp:125]   --->   Operation 919 'fadd' 'accum_1_26' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 920 [2/5] (7.25ns)   --->   "%accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26" [matrix_ti_mul.cpp:125]   --->   Operation 920 'fadd' 'accum_1_26' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 921 [1/5] (7.25ns)   --->   "%accum_1_26 = fadd i32 %accum_1_25, i32 %mul_26" [matrix_ti_mul.cpp:125]   --->   Operation 921 'fadd' 'accum_1_26' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 922 [5/5] (7.25ns)   --->   "%accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27" [matrix_ti_mul.cpp:125]   --->   Operation 922 'fadd' 'accum_1_27' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 923 [4/5] (7.25ns)   --->   "%accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27" [matrix_ti_mul.cpp:125]   --->   Operation 923 'fadd' 'accum_1_27' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 924 [3/5] (7.25ns)   --->   "%accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27" [matrix_ti_mul.cpp:125]   --->   Operation 924 'fadd' 'accum_1_27' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 925 [2/5] (7.25ns)   --->   "%accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27" [matrix_ti_mul.cpp:125]   --->   Operation 925 'fadd' 'accum_1_27' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 926 [1/5] (7.25ns)   --->   "%accum_1_27 = fadd i32 %accum_1_26, i32 %mul_27" [matrix_ti_mul.cpp:125]   --->   Operation 926 'fadd' 'accum_1_27' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 927 [5/5] (7.25ns)   --->   "%accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28" [matrix_ti_mul.cpp:125]   --->   Operation 927 'fadd' 'accum_1_28' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 928 [4/5] (7.25ns)   --->   "%accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28" [matrix_ti_mul.cpp:125]   --->   Operation 928 'fadd' 'accum_1_28' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 929 [3/5] (7.25ns)   --->   "%accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28" [matrix_ti_mul.cpp:125]   --->   Operation 929 'fadd' 'accum_1_28' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 930 [2/5] (7.25ns)   --->   "%accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28" [matrix_ti_mul.cpp:125]   --->   Operation 930 'fadd' 'accum_1_28' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 931 [1/5] (7.25ns)   --->   "%accum_1_28 = fadd i32 %accum_1_27, i32 %mul_28" [matrix_ti_mul.cpp:125]   --->   Operation 931 'fadd' 'accum_1_28' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 932 [5/5] (7.25ns)   --->   "%accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29" [matrix_ti_mul.cpp:125]   --->   Operation 932 'fadd' 'accum_1_29' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 933 [4/5] (7.25ns)   --->   "%accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29" [matrix_ti_mul.cpp:125]   --->   Operation 933 'fadd' 'accum_1_29' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 934 [3/5] (7.25ns)   --->   "%accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29" [matrix_ti_mul.cpp:125]   --->   Operation 934 'fadd' 'accum_1_29' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 935 [2/5] (7.25ns)   --->   "%accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29" [matrix_ti_mul.cpp:125]   --->   Operation 935 'fadd' 'accum_1_29' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 936 [1/5] (7.25ns)   --->   "%accum_1_29 = fadd i32 %accum_1_28, i32 %mul_29" [matrix_ti_mul.cpp:125]   --->   Operation 936 'fadd' 'accum_1_29' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 937 [5/5] (7.25ns)   --->   "%accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30" [matrix_ti_mul.cpp:125]   --->   Operation 937 'fadd' 'accum_1_30' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 938 [4/5] (7.25ns)   --->   "%accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30" [matrix_ti_mul.cpp:125]   --->   Operation 938 'fadd' 'accum_1_30' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 939 [3/5] (7.25ns)   --->   "%accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30" [matrix_ti_mul.cpp:125]   --->   Operation 939 'fadd' 'accum_1_30' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 940 [2/5] (7.25ns)   --->   "%accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30" [matrix_ti_mul.cpp:125]   --->   Operation 940 'fadd' 'accum_1_30' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 941 [1/5] (7.25ns)   --->   "%accum_1_30 = fadd i32 %accum_1_29, i32 %mul_30" [matrix_ti_mul.cpp:125]   --->   Operation 941 'fadd' 'accum_1_30' <Predicate = (!icmp_ln118)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.25>
ST_168 : Operation 942 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 942 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 943 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 943 'speclooptripcount' 'empty' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 944 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 944 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 945 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_28" [matrix_ti_mul.cpp:125]   --->   Operation 945 'zext' 'p_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 946 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64, i64 %p_cast" [matrix_ti_mul.cpp:125]   --->   Operation 946 'getelementptr' 'res_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 947 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrix_ti_mul.cpp:116]   --->   Operation 947 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_168 : Operation 948 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %accum_1_30, i10 %res_addr" [matrix_ti_mul.cpp:126]   --->   Operation 948 'store' 'store_ln126' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 949 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 169 <SV = 2> <Delay = 0.00>
ST_169 : Operation 950 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [matrix_ti_mul.cpp:131]   --->   Operation 950 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', matrix_ti_mul.cpp:118) with incoming values : ('add_ln118_1', matrix_ti_mul.cpp:118) [6]  (1.77 ns)

 <State 2>: 5.87ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:121) with incoming values : ('add_ln121', matrix_ti_mul.cpp:121) [8]  (0 ns)
	'icmp' operation ('icmp_ln121', matrix_ti_mul.cpp:121) [19]  (1.43 ns)
	'select' operation ('select_ln118', matrix_ti_mul.cpp:118) [20]  (1.19 ns)
	'getelementptr' operation ('b_addr', matrix_ti_mul.cpp:125) [315]  (0 ns)
	'load' operation ('b_load', matrix_ti_mul.cpp:125) on array 'b' [399]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln125_1', matrix_ti_mul.cpp:125) [321]  (1.92 ns)
	'getelementptr' operation ('b_addr_3', matrix_ti_mul.cpp:125) [323]  (0 ns)
	'load' operation ('b_load_3', matrix_ti_mul.cpp:125) on array 'b' [408]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matrix_ti_mul.cpp:125) [400]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matrix_ti_mul.cpp:125) [400]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matrix_ti_mul.cpp:125) [400]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matrix_ti_mul.cpp:125) [400]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', matrix_ti_mul.cpp:125) [401]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', matrix_ti_mul.cpp:125) [401]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', matrix_ti_mul.cpp:125) [401]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', matrix_ti_mul.cpp:125) [401]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', matrix_ti_mul.cpp:125) [401]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', matrix_ti_mul.cpp:125) [404]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', matrix_ti_mul.cpp:125) [404]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', matrix_ti_mul.cpp:125) [404]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', matrix_ti_mul.cpp:125) [404]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', matrix_ti_mul.cpp:125) [404]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', matrix_ti_mul.cpp:125) [407]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', matrix_ti_mul.cpp:125) [407]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', matrix_ti_mul.cpp:125) [407]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', matrix_ti_mul.cpp:125) [407]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', matrix_ti_mul.cpp:125) [407]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', matrix_ti_mul.cpp:125) [410]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', matrix_ti_mul.cpp:125) [410]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', matrix_ti_mul.cpp:125) [410]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', matrix_ti_mul.cpp:125) [410]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', matrix_ti_mul.cpp:125) [410]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', matrix_ti_mul.cpp:125) [413]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', matrix_ti_mul.cpp:125) [413]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', matrix_ti_mul.cpp:125) [413]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', matrix_ti_mul.cpp:125) [413]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', matrix_ti_mul.cpp:125) [413]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_5', matrix_ti_mul.cpp:125) [416]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_5', matrix_ti_mul.cpp:125) [416]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_5', matrix_ti_mul.cpp:125) [416]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_5', matrix_ti_mul.cpp:125) [416]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_5', matrix_ti_mul.cpp:125) [416]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_6', matrix_ti_mul.cpp:125) [419]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_6', matrix_ti_mul.cpp:125) [419]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_6', matrix_ti_mul.cpp:125) [419]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_6', matrix_ti_mul.cpp:125) [419]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_6', matrix_ti_mul.cpp:125) [419]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_7', matrix_ti_mul.cpp:125) [422]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_7', matrix_ti_mul.cpp:125) [422]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_7', matrix_ti_mul.cpp:125) [422]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_7', matrix_ti_mul.cpp:125) [422]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_7', matrix_ti_mul.cpp:125) [422]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_8', matrix_ti_mul.cpp:125) [425]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_8', matrix_ti_mul.cpp:125) [425]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_8', matrix_ti_mul.cpp:125) [425]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_8', matrix_ti_mul.cpp:125) [425]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_8', matrix_ti_mul.cpp:125) [425]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_9', matrix_ti_mul.cpp:125) [428]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_9', matrix_ti_mul.cpp:125) [428]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_9', matrix_ti_mul.cpp:125) [428]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_9', matrix_ti_mul.cpp:125) [428]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_9', matrix_ti_mul.cpp:125) [428]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_s', matrix_ti_mul.cpp:125) [431]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_s', matrix_ti_mul.cpp:125) [431]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_s', matrix_ti_mul.cpp:125) [431]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_s', matrix_ti_mul.cpp:125) [431]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_s', matrix_ti_mul.cpp:125) [431]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_10', matrix_ti_mul.cpp:125) [434]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_10', matrix_ti_mul.cpp:125) [434]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_10', matrix_ti_mul.cpp:125) [434]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_10', matrix_ti_mul.cpp:125) [434]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_10', matrix_ti_mul.cpp:125) [434]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_11', matrix_ti_mul.cpp:125) [437]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_11', matrix_ti_mul.cpp:125) [437]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_11', matrix_ti_mul.cpp:125) [437]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_11', matrix_ti_mul.cpp:125) [437]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_11', matrix_ti_mul.cpp:125) [437]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_12', matrix_ti_mul.cpp:125) [440]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_12', matrix_ti_mul.cpp:125) [440]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_12', matrix_ti_mul.cpp:125) [440]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_12', matrix_ti_mul.cpp:125) [440]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_12', matrix_ti_mul.cpp:125) [440]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_13', matrix_ti_mul.cpp:125) [443]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_13', matrix_ti_mul.cpp:125) [443]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_13', matrix_ti_mul.cpp:125) [443]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_13', matrix_ti_mul.cpp:125) [443]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_13', matrix_ti_mul.cpp:125) [443]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_14', matrix_ti_mul.cpp:125) [446]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_14', matrix_ti_mul.cpp:125) [446]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_14', matrix_ti_mul.cpp:125) [446]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_14', matrix_ti_mul.cpp:125) [446]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_14', matrix_ti_mul.cpp:125) [446]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_15', matrix_ti_mul.cpp:125) [449]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_15', matrix_ti_mul.cpp:125) [449]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_15', matrix_ti_mul.cpp:125) [449]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_15', matrix_ti_mul.cpp:125) [449]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_15', matrix_ti_mul.cpp:125) [449]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_16', matrix_ti_mul.cpp:125) [452]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_16', matrix_ti_mul.cpp:125) [452]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_16', matrix_ti_mul.cpp:125) [452]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_16', matrix_ti_mul.cpp:125) [452]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_16', matrix_ti_mul.cpp:125) [452]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_17', matrix_ti_mul.cpp:125) [455]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_17', matrix_ti_mul.cpp:125) [455]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_17', matrix_ti_mul.cpp:125) [455]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_17', matrix_ti_mul.cpp:125) [455]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_17', matrix_ti_mul.cpp:125) [455]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_18', matrix_ti_mul.cpp:125) [458]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_18', matrix_ti_mul.cpp:125) [458]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_18', matrix_ti_mul.cpp:125) [458]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_18', matrix_ti_mul.cpp:125) [458]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_18', matrix_ti_mul.cpp:125) [458]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_19', matrix_ti_mul.cpp:125) [461]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_19', matrix_ti_mul.cpp:125) [461]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_19', matrix_ti_mul.cpp:125) [461]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_19', matrix_ti_mul.cpp:125) [461]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_19', matrix_ti_mul.cpp:125) [461]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_20', matrix_ti_mul.cpp:125) [464]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_20', matrix_ti_mul.cpp:125) [464]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_20', matrix_ti_mul.cpp:125) [464]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_20', matrix_ti_mul.cpp:125) [464]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_20', matrix_ti_mul.cpp:125) [464]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_21', matrix_ti_mul.cpp:125) [467]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_21', matrix_ti_mul.cpp:125) [467]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_21', matrix_ti_mul.cpp:125) [467]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_21', matrix_ti_mul.cpp:125) [467]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_21', matrix_ti_mul.cpp:125) [467]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_22', matrix_ti_mul.cpp:125) [470]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_22', matrix_ti_mul.cpp:125) [470]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_22', matrix_ti_mul.cpp:125) [470]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_22', matrix_ti_mul.cpp:125) [470]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_22', matrix_ti_mul.cpp:125) [470]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_23', matrix_ti_mul.cpp:125) [473]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_23', matrix_ti_mul.cpp:125) [473]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_23', matrix_ti_mul.cpp:125) [473]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_23', matrix_ti_mul.cpp:125) [473]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_23', matrix_ti_mul.cpp:125) [473]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_24', matrix_ti_mul.cpp:125) [476]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_24', matrix_ti_mul.cpp:125) [476]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_24', matrix_ti_mul.cpp:125) [476]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_24', matrix_ti_mul.cpp:125) [476]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_24', matrix_ti_mul.cpp:125) [476]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_25', matrix_ti_mul.cpp:125) [479]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_25', matrix_ti_mul.cpp:125) [479]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_25', matrix_ti_mul.cpp:125) [479]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_25', matrix_ti_mul.cpp:125) [479]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_25', matrix_ti_mul.cpp:125) [479]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_26', matrix_ti_mul.cpp:125) [482]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_26', matrix_ti_mul.cpp:125) [482]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_26', matrix_ti_mul.cpp:125) [482]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_26', matrix_ti_mul.cpp:125) [482]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_26', matrix_ti_mul.cpp:125) [482]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_27', matrix_ti_mul.cpp:125) [485]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_27', matrix_ti_mul.cpp:125) [485]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_27', matrix_ti_mul.cpp:125) [485]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_27', matrix_ti_mul.cpp:125) [485]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_27', matrix_ti_mul.cpp:125) [485]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_28', matrix_ti_mul.cpp:125) [488]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_28', matrix_ti_mul.cpp:125) [488]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_28', matrix_ti_mul.cpp:125) [488]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_28', matrix_ti_mul.cpp:125) [488]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_28', matrix_ti_mul.cpp:125) [488]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_29', matrix_ti_mul.cpp:125) [491]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_29', matrix_ti_mul.cpp:125) [491]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_29', matrix_ti_mul.cpp:125) [491]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_29', matrix_ti_mul.cpp:125) [491]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_29', matrix_ti_mul.cpp:125) [491]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_30', matrix_ti_mul.cpp:125) [494]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_30', matrix_ti_mul.cpp:125) [494]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_30', matrix_ti_mul.cpp:125) [494]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_30', matrix_ti_mul.cpp:125) [494]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_30', matrix_ti_mul.cpp:125) [494]  (7.26 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr', matrix_ti_mul.cpp:125) [397]  (0 ns)
	'store' operation ('store_ln126', matrix_ti_mul.cpp:126) of variable 'accum_1_30', matrix_ti_mul.cpp:125 on array 'res' [495]  (3.25 ns)

 <State 169>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
