{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 14:24:31 2016 " "Info: Processing started: Thu May 26 14:24:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_Timer -c VGA_Timer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_Timer -c VGA_Timer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hcount\[5\] register vcount\[2\] 156.45 MHz 6.392 ns Internal " "Info: Clock \"clk\" has Internal fmax of 156.45 MHz between source register \"hcount\[5\]\" and destination register \"vcount\[2\]\" (period= 6.392 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.155 ns + Longest register register " "Info: + Longest register to register delay is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hcount\[5\] 1 REG LCFF_X9_Y23_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y23_N1; Fanout = 5; REG Node = 'hcount\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hcount[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.322 ns) 1.207 ns hcount~57 2 COMB LCCOMB_X8_Y23_N16 1 " "Info: 2: + IC(0.885 ns) + CELL(0.322 ns) = 1.207 ns; Loc. = LCCOMB_X8_Y23_N16; Fanout = 1; COMB Node = 'hcount~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { hcount[5] hcount~57 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 1.838 ns hcount~58 3 COMB LCCOMB_X8_Y23_N10 18 " "Info: 3: + IC(0.309 ns) + CELL(0.322 ns) = 1.838 ns; Loc. = LCCOMB_X8_Y23_N10; Fanout = 18; COMB Node = 'hcount~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { hcount~57 hcount~58 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.545 ns) 2.963 ns hcount~61 4 COMB LCCOMB_X9_Y23_N26 2 " "Info: 4: + IC(0.580 ns) + CELL(0.545 ns) = 2.963 ns; Loc. = LCCOMB_X9_Y23_N26; Fanout = 2; COMB Node = 'hcount~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { hcount~58 hcount~61 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.416 ns) 3.675 ns Equal0~1 5 COMB LCCOMB_X9_Y23_N2 1 " "Info: 5: + IC(0.296 ns) + CELL(0.416 ns) = 3.675 ns; Loc. = LCCOMB_X9_Y23_N2; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { hcount~61 Equal0~1 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 4.140 ns Equal0~2 6 COMB LCCOMB_X9_Y23_N28 1 " "Info: 6: + IC(0.287 ns) + CELL(0.178 ns) = 4.140 ns; Loc. = LCCOMB_X9_Y23_N28; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 4.607 ns Equal0~3 7 COMB LCCOMB_X9_Y23_N30 13 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X9_Y23_N30; Fanout = 13; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.758 ns) 6.155 ns vcount\[2\] 8 REG LCFF_X12_Y23_N29 8 " "Info: 8: + IC(0.790 ns) + CELL(0.758 ns) = 6.155 ns; Loc. = LCFF_X12_Y23_N29; Fanout = 8; REG Node = 'vcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Equal0~3 vcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 44.18 % ) " "Info: Total cell delay = 2.719 ns ( 44.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.436 ns ( 55.82 % ) " "Info: Total interconnect delay = 3.436 ns ( 55.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { hcount[5] hcount~57 hcount~58 hcount~61 Equal0~1 Equal0~2 Equal0~3 vcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { hcount[5] {} hcount~57 {} hcount~58 {} hcount~61 {} Equal0~1 {} Equal0~2 {} Equal0~3 {} vcount[2] {} } { 0.000ns 0.885ns 0.309ns 0.580ns 0.296ns 0.287ns 0.289ns 0.790ns } { 0.000ns 0.322ns 0.322ns 0.545ns 0.416ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns vcount\[2\] 3 REG LCFF_X12_Y23_N29 8 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X12_Y23_N29; Fanout = 8; REG Node = 'vcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl vcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl vcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} vcount[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns hcount\[5\] 3 REG LCFF_X9_Y23_N1 5 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X9_Y23_N1; Fanout = 5; REG Node = 'hcount\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl hcount[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl hcount[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} hcount[5] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl vcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} vcount[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl hcount[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} hcount[5] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { hcount[5] hcount~57 hcount~58 hcount~61 Equal0~1 Equal0~2 Equal0~3 vcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { hcount[5] {} hcount~57 {} hcount~58 {} hcount~61 {} Equal0~1 {} Equal0~2 {} Equal0~3 {} vcount[2] {} } { 0.000ns 0.885ns 0.309ns 0.580ns 0.296ns 0.287ns 0.289ns 0.790ns } { 0.000ns 0.322ns 0.322ns 0.545ns 0.416ns 0.178ns 0.178ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl vcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} vcount[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl hcount[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} hcount[5] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column\[0\] column\[0\]~reg0 9.321 ns register " "Info: tco from clock \"clk\" to destination pin \"column\[0\]\" through register \"column\[0\]~reg0\" is 9.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns column\[0\]~reg0 3 REG LCFF_X10_Y23_N11 1 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X10_Y23_N11; Fanout = 1; REG Node = 'column\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clk~clkctrl column[0]~reg0 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl column[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} clk~clkctrl {} column[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.181 ns + Longest register pin " "Info: + Longest register to pin delay is 6.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns column\[0\]~reg0 1 REG LCFF_X10_Y23_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y23_N11; Fanout = 1; REG Node = 'column\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[0]~reg0 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.341 ns) + CELL(2.840 ns) 6.181 ns column\[0\] 2 PIN PIN_E20 0 " "Info: 2: + IC(3.341 ns) + CELL(2.840 ns) = 6.181 ns; Loc. = PIN_E20; Fanout = 0; PIN Node = 'column\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { column[0]~reg0 column[0] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 45.95 % ) " "Info: Total cell delay = 2.840 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.341 ns ( 54.05 % ) " "Info: Total interconnect delay = 3.341 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { column[0]~reg0 column[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { column[0]~reg0 {} column[0] {} } { 0.000ns 3.341ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl column[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} clk~clkctrl {} column[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.181 ns" { column[0]~reg0 column[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.181 ns" { column[0]~reg0 {} column[0] {} } { 0.000ns 3.341ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 14:24:31 2016 " "Info: Processing ended: Thu May 26 14:24:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
