# Risc-V Emulator

A simple Risc-V cpu emulator written in Rust, based on [Writing a RISC-V Emulator in Rust](https://book.rvemu.app/index.html)

Some refs
[Fence Instruction Explanation](https://stackoverflow.com/questions/26374435/what-is-meant-by-the-fence-instruction-in-the-risc-v-instruction-set)

## Implemented instruction sets
* RV64I
* Zifencei
* Zicsr(On progress)