// Seed: 1549695563
module module_0 (
    output uwire id_0
);
  reg id_2;
  assign module_1.id_0 = 0;
  wire id_3;
  wire id_4;
  always id_2 = #1 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1
);
  assign id_1 = 1;
  assign id_1 = id_0;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1'h0;
endmodule
