
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.60 seconds, memory usage 1445344kB, peak memory usage 1445344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/main.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
option set Input/TargetPlatform x86_64
/INPUTFILES/3
c++11
option set Input/CppStandard c++11

/INPUTFILES/2
go analyze
Source file analysis completed (CIN-68)
go compile
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
solution file add ./src/utils.cpp -exclude true
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
quit

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaceNTT.v6': elapsed time 2.23 seconds, memory usage 1445344kB, peak memory usage 1445344kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/CDesignChecker/design_checker.sh'
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Inlining routine 'peaceNTT' (CIN-14)
Synthesizing routine 'peaceNTT' (CIN-13)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v6' (SOL-8)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'cpyVec_dev' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Design 'peaceNTT' was read (SOL-1)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v6': elapsed time 0.70 seconds, memory usage 1445344kB, peak memory usage 1445864kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v6' (SOL-8)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'peaceNTT.v6': elapsed time 0.08 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
/CLOCKS {clk {-CLOCK_PERIOD 12.5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 12.5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set SCHED_USE_MULTICYCLE true
go memories
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v6' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v9': elapsed time 0.89 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
/peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 0
# Info: Starting transformation 'loops' on solution 'peaceNTT.v9' (SOL-8)
go extract
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaceNTT.v9' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v8': elapsed time 0.93 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v8' (SOL-8)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v8/CDesignChecker/design_checker.sh'
go extract
Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# Info: Branching solution 'peaceNTT.v8' at state 'assembly' (PRJ-2)
Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/peaceNTT/core/COMP_LOOP/UNROLL 4
directive set /peaceNTT/core/COMP_LOOP -UNROLL 4
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
/peaceNTT/core/COPY_LOOP#1/UNROLL 8
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 8
/peaceNTT/core/COPY_LOOP/UNROLL 4
/peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 1
# Info: Design complexity at end of 'loops': Total ops = 59, Real ops = 15, Vars = 23 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v6': elapsed time 0.03 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v6' (SOL-8)
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v9': elapsed time 0.68 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 128). (MEM-4)
Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v9' (SOL-8)
# Info: Design complexity at end of 'cluster': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v9': elapsed time 0.05 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v9' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 181, Real ops = 36, Vars = 31 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v9': elapsed time 0.18 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
Design 'peaceNTT' contains '36' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v9' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 181, Real ops = 36, Vars = 31 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v9': elapsed time 0.62 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 336913, Area (Datapath, Register, Total) = 135863.65, 0.00, 135863.65 (CRAAS-11)
Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 294934 c-steps) (SCHD-8)
Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v9' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1289233, Area (Datapath, Register, Total) = 34058.39, 0.00, 34058.39 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 8000, Real ops = 30, Vars = 143 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v9': elapsed time 6.46 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v9' (SOL-8)
Global signal 'vec:rsc.q' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.radr' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Warning: Input port 'g:rsc.dat' is never used. (OPT-4)
Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 1242, Real ops = 429, Vars = 228 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v9': elapsed time 3.03 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v9' (SOL-8)
Creating shared register 'COMP_LOOP:acc#5.mut' for variables 'COMP_LOOP:acc#5.mut, COMP_LOOP:acc#6.mut, COMP_LOOP:acc#7.mut, COMP_LOOP:acc#8.mut' (3 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'COPY_LOOP#1:i(12:3).sva#1' for variables 'COPY_LOOP#1:i(12:3).sva#1, COPY_LOOP:i(12:2).sva(9:0), COMP_LOOP:slc(COMP_LOOP-4:acc#4)(11-2).psp.sva' (2 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP-2:acc#1.itm' for variables 'COMP_LOOP-2:acc#1.itm, COMP_LOOP:f2:slc()(63-0)#1.itm, COMP_LOOP:f2:slc()(63-0)#2.itm, COMP_LOOP:f2:slc()(63-0)#3.itm, COMP_LOOP:f2:slc()(63-0).itm' (4 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP-1:acc#1.itm' for variables 'COMP_LOOP-1:acc#1.itm, COMP_LOOP:f2:asn#4.itm, COMP_LOOP:f2:asn#5.itm, COMP_LOOP:f2:asn#6.itm, COMP_LOOP:f2:asn#7.itm, COPY_LOOP#1:asn#4.itm, COPY_LOOP#1:asn#6.itm, COPY_LOOP:asn#1.itm' (7 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1206, Real ops = 402, Vars = 863 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v9': elapsed time 1.32 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v9' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1190, Real ops = 402, Vars = 236 (SOL-21)
# Info: Completed transformation 'extract' on solution 'peaceNTT.v9': elapsed time 7.49 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Netlist written to file 'rtl.v' (NET-4)
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order_sim.txt
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_rtl.v
Add dependent file: ./rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Report written to file 'rtl.rpt'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Starting transformation 'extract' on solution 'peaceNTT.v9' (SOL-8)
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
