
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
Command: synth_design -top test -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 468.684 ; gain = 95.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-6157] synthesizing module 'image_input' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/image_input.v:23]
	Parameter pic_size bound to: 11'b00000100000 
INFO: [Synth 8-6157] synthesizing module 'image' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image' (1#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_input' (2#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/image_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:23]
	Parameter LAYER_NO bound to: 0 - type: integer 
	Parameter NEURON_NO bound to: 0 - type: integer 
	Parameter NUM_WEIGHT bound to: 25 - type: integer 
	Parameter WEIGHT_INT_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_WIDTH bound to: 8'b00100000 
	Parameter WINDOW_WIDTH bound to: 8'b00000101 
	Parameter STRIDE bound to: 3'b010 
	Parameter ACT_TYPE bound to: Relu - type: string 
	Parameter BIAS_FILE bound to: (null) - type: string 
	Parameter WEIGHT_FILE bound to: (null) - type: string 
	Parameter conv_b bound to: 16'b0000000000000011 
INFO: [Synth 8-6157] synthesizing module 'Relu' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/Relu.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter WEIGHT_INT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Relu' (3#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/Relu.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'x' does not match port width (32) of module 'Relu' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:233]
WARNING: [Synth 8-689] width (33) of port connection 'y' does not match port width (16) of module 'Relu' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:234]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_line' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/conv_kernel_line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_line' (4#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/conv_kernel_line_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/mult_conv_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_conv' (5#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/mult_conv_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:278]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:285]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:292]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:299]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:306]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:314]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:321]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:328]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:335]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:342]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:350]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:357]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:364]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:371]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:378]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:386]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:393]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:400]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:407]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:414]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:422]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:429]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:436]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:443]
WARNING: [Synth 8-689] width (24) of port connection 'P' does not match port width (32) of module 'mult_conv' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:450]
WARNING: [Synth 8-6014] Unused sequential element cnt_stride_reg was removed.  [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:86]
WARNING: [Synth 8-3848] Net memory[4] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[9] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[14] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[19] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[24] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[3] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[8] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[13] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[18] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[23] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[2] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[7] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[12] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[17] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[22] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[1] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[6] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[11] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[16] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[21] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[0] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[5] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[10] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[15] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
WARNING: [Synth 8-3848] Net memory[20] in module/entity conv does not have driver. [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:223]
INFO: [Synth 8-6155] done synthesizing module 'conv' (6#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:23]
INFO: [Synth 8-6157] synthesizing module 'average_pooling' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/average_pooling.v:23]
	Parameter INPUT_SIZE bound to: 28 - type: integer 
	Parameter WINDOW_SIZE bound to: 2 - type: integer 
	Parameter INPUT_DATA_SIZE bound to: 33 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'average_pooling_kernel_line' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/average_pooling_kernel_line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'average_pooling_kernel_line' (7#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/.Xil/Vivado-10528-wushen/realtime/average_pooling_kernel_line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'average_pooling' (8#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/average_pooling.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test' (9#1) [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 525.742 ; gain = 153.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 525.742 ; gain = 153.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 525.742 ; gain = 153.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'image_input/image_inst'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'image_input/image_inst'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/conv_kernel_line/conv_kernel_line/conv_kernel_line_in_context.xdc] for cell 'conv1/conv_kernel_line4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_4'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_4'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_3'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_3'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_2'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_2'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_1'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_0'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult0_0'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_0'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult1_0'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_0'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult2_0'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_0'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult3_0'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_0'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/mult_conv/mult_conv/mult_conv_in_context.xdc] for cell 'conv1/mult4_0'
Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/average_pooling_kernel_line/average_pooling_kernel_line/average_pooling_kernel_line_in_context.xdc] for cell 'pooling1/line1'
Finished Parsing XDC File [d:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/ip/average_pooling_kernel_line/average_pooling_kernel_line/average_pooling_kernel_line_in_context.xdc] for cell 'pooling1/line1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.000 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 879.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for image_input/image_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv_kernel_line1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv_kernel_line2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv_kernel_line3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv_kernel_line4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult0_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult0_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult1_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult1_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult2_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult3_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult4_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/mult4_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pooling1/line1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pic_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
	  26 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 25    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	  26 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 25    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module average_pooling 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[14]' (FDC) to 'conv1/out_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[15]' (FDC) to 'conv1/out_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[16]' (FDC) to 'conv1/out_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[17]' (FDC) to 'conv1/out_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[18]' (FDC) to 'conv1/out_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[19]' (FDC) to 'conv1/out_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[20]' (FDC) to 'conv1/out_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[21]' (FDC) to 'conv1/out_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[22]' (FDC) to 'conv1/out_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[23]' (FDC) to 'conv1/out_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[24]' (FDC) to 'conv1/out_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[25]' (FDC) to 'conv1/out_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[26]' (FDC) to 'conv1/out_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[27]' (FDC) to 'conv1/out_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[28]' (FDC) to 'conv1/out_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[29]' (FDC) to 'conv1/out_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[30]' (FDC) to 'conv1/out_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[31]' (FDC) to 'conv1/out_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv1/out_data_reg[32]' (FDC) to 'pooling1/out_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][14]' (FDCE) to 'pooling1/windows_pooling_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][15]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][15]' (FDCE) to 'pooling1/windows_pooling_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][16]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][16]' (FDCE) to 'pooling1/windows_pooling_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][17]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][17]' (FDCE) to 'pooling1/windows_pooling_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][18]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][18]' (FDCE) to 'pooling1/windows_pooling_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][19]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][19]' (FDCE) to 'pooling1/windows_pooling_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][20]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][20]' (FDCE) to 'pooling1/windows_pooling_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][21]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][21]' (FDCE) to 'pooling1/windows_pooling_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][22]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][22]' (FDCE) to 'pooling1/windows_pooling_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][23]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][23]' (FDCE) to 'pooling1/windows_pooling_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][24]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][24]' (FDCE) to 'pooling1/windows_pooling_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][25]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][25]' (FDCE) to 'pooling1/windows_pooling_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][26]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][26]' (FDCE) to 'pooling1/windows_pooling_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][27]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][27]' (FDCE) to 'pooling1/windows_pooling_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][28]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][28]' (FDCE) to 'pooling1/windows_pooling_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][29]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][29]' (FDCE) to 'pooling1/windows_pooling_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][30]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][30]' (FDCE) to 'pooling1/windows_pooling_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][31]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][31]' (FDCE) to 'pooling1/windows_pooling_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[3][32]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'pooling1/out_data_reg[31]' (FDC) to 'pooling1/out_data_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pooling1/out_data_reg[32] )
INFO: [Synth 8-3886] merging instance 'pooling1/windows_pooling_reg[1][32]' (FDCE) to 'pooling1/windows_pooling_reg[3][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pooling1/windows_pooling_reg[3][14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 879.000 ; gain = 506.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 879.234 ; gain = 506.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_4  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_4  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult2_4  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult3_4  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult4_4  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult0_3  has unconnected pin A[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_3  has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_3  has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_3  has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \conv1/mult1_3  has unconnected pin A[12]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |conv_kernel_line            |         4|
|2     |mult_conv                   |        25|
|3     |image                       |         1|
|4     |average_pooling_kernel_line |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |average_pooling_kernel_line |     1|
|2     |conv_kernel_line            |     1|
|3     |conv_kernel_line__4         |     1|
|4     |conv_kernel_line__5         |     1|
|5     |conv_kernel_line__6         |     1|
|6     |image                       |     1|
|7     |mult_conv                   |     1|
|8     |mult_conv__25               |     1|
|9     |mult_conv__26               |     1|
|10    |mult_conv__27               |     1|
|11    |mult_conv__28               |     1|
|12    |mult_conv__29               |     1|
|13    |mult_conv__30               |     1|
|14    |mult_conv__31               |     1|
|15    |mult_conv__32               |     1|
|16    |mult_conv__33               |     1|
|17    |mult_conv__34               |     1|
|18    |mult_conv__35               |     1|
|19    |mult_conv__36               |     1|
|20    |mult_conv__37               |     1|
|21    |mult_conv__38               |     1|
|22    |mult_conv__39               |     1|
|23    |mult_conv__40               |     1|
|24    |mult_conv__41               |     1|
|25    |mult_conv__42               |     1|
|26    |mult_conv__43               |     1|
|27    |mult_conv__44               |     1|
|28    |mult_conv__45               |     1|
|29    |mult_conv__46               |     1|
|30    |mult_conv__47               |     1|
|31    |mult_conv__48               |     1|
|32    |BUFG                        |     1|
|33    |CARRY4                      |   109|
|34    |LUT1                        |     9|
|35    |LUT2                        |    69|
|36    |LUT3                        |   376|
|37    |LUT4                        |   301|
|38    |LUT5                        |    85|
|39    |LUT6                        |    81|
|40    |FDCE                        |   618|
|41    |IBUF                        |     3|
|42    |OBUF                        |    34|
+------+----------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  2599|
|2     |  conv1             |conv            |  2116|
|3     |    nolabel_line232 |Relu            |    49|
|4     |  image_input       |image_input     |    67|
|5     |  pooling1          |average_pooling |   378|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 400 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 909.793 ; gain = 183.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 909.793 ; gain = 537.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 53 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 909.793 ; gain = 548.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 909.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:51:35 2024...
