// Seed: 2349184604
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  always @(posedge id_22) release id_1;
  assign module_0 = "" < id_13;
  assign id_3 = 1 != 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1'b0)
    if (1) begin
      {1, 1, id_8} <= id_13;
    end
  xnor (id_8, id_6, id_10, id_11, id_7, id_9);
  module_0(
      id_3,
      id_11,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_14,
      id_4,
      id_6,
      id_11,
      id_3,
      id_9,
      id_14,
      id_9,
      id_6,
      id_6,
      id_3,
      id_9,
      id_10,
      id_10,
      id_6
  );
endmodule
