[INF:CM0023] Creating log file ../../build/tests/SignedPort/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<90> s<89> l<2:1> el<1:2>
n<> u<1> t<Module_keyword> p<42> s<2> l<2:1> el<2:7>
n<dut> u<2> t<StringConst> p<42> s<41> l<2:8> el<2:11>
n<> u<3> t<PortDir_Inp> p<19> s<18> l<2:13> el<2:18>
n<> u<4> t<IntVec_TypeLogic> p<16> s<5> l<2:19> el<2:24>
n<> u<5> t<Signing_Signed> p<16> s<15> l<2:25> el<2:31>
n<2> u<6> t<IntConst> p<7> l<2:33> el<2:34>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:33> el<2:34>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:33> el<2:34>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:33> el<2:34>
n<0> u<10> t<IntConst> p<11> l<2:35> el<2:36>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:35> el<2:36>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:35> el<2:36>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:35> el<2:36>
n<> u<14> t<Constant_range> p<15> c<9> l<2:33> el<2:36>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:32> el<2:37>
n<> u<16> t<Data_type> p<17> c<4> l<2:19> el<2:37>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<2:19> el<2:37>
n<> u<18> t<Net_port_type> p<19> c<17> l<2:19> el<2:37>
n<> u<19> t<Net_port_header> p<21> c<3> s<20> l<2:13> el<2:37>
n<a> u<20> t<StringConst> p<21> l<2:38> el<2:39>
n<> u<21> t<Ansi_port_declaration> p<41> c<19> s<40> l<2:13> el<2:39>
n<> u<22> t<PortDir_Out> p<38> s<37> l<2:41> el<2:47>
n<> u<23> t<IntVec_TypeLogic> p<35> s<24> l<2:48> el<2:53>
n<> u<24> t<Signing_Unsigned> p<35> s<34> l<2:54> el<2:62>
n<2> u<25> t<IntConst> p<26> l<2:64> el<2:65>
n<> u<26> t<Primary_literal> p<27> c<25> l<2:64> el<2:65>
n<> u<27> t<Constant_primary> p<28> c<26> l<2:64> el<2:65>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<2:64> el<2:65>
n<0> u<29> t<IntConst> p<30> l<2:66> el<2:67>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:66> el<2:67>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:66> el<2:67>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:66> el<2:67>
n<> u<33> t<Constant_range> p<34> c<28> l<2:64> el<2:67>
n<> u<34> t<Packed_dimension> p<35> c<33> l<2:63> el<2:68>
n<> u<35> t<Data_type> p<36> c<23> l<2:48> el<2:68>
n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<2:48> el<2:68>
n<> u<37> t<Net_port_type> p<38> c<36> l<2:48> el<2:68>
n<> u<38> t<Net_port_header> p<40> c<22> s<39> l<2:41> el<2:68>
n<b> u<39> t<StringConst> p<40> l<2:69> el<2:70>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<2:41> el<2:70>
n<> u<41> t<List_of_port_declarations> p<42> c<21> l<2:12> el<2:71>
n<> u<42> t<Module_ansi_header> p<87> c<1> s<65> l<2:1> el<2:72>
n<> u<43> t<IntVec_TypeLogic> p<55> s<44> l<3:3> el<3:8>
n<> u<44> t<Signing_Signed> p<55> s<54> l<3:9> el<3:15>
n<2> u<45> t<IntConst> p<46> l<3:17> el<3:18>
n<> u<46> t<Primary_literal> p<47> c<45> l<3:17> el<3:18>
n<> u<47> t<Constant_primary> p<48> c<46> l<3:17> el<3:18>
n<> u<48> t<Constant_expression> p<53> c<47> s<52> l<3:17> el<3:18>
n<0> u<49> t<IntConst> p<50> l<3:19> el<3:20>
n<> u<50> t<Primary_literal> p<51> c<49> l<3:19> el<3:20>
n<> u<51> t<Constant_primary> p<52> c<50> l<3:19> el<3:20>
n<> u<52> t<Constant_expression> p<53> c<51> l<3:19> el<3:20>
n<> u<53> t<Constant_range> p<54> c<48> l<3:17> el<3:20>
n<> u<54> t<Packed_dimension> p<55> c<53> l<3:16> el<3:21>
n<> u<55> t<Data_type> p<59> c<43> s<58> l<3:3> el<3:21>
n<c> u<56> t<StringConst> p<57> l<3:22> el<3:23>
n<> u<57> t<Variable_decl_assignment> p<58> c<56> l<3:22> el<3:23>
n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<3:22> el<3:23>
n<> u<59> t<Variable_declaration> p<60> c<55> l<3:3> el<3:24>
n<> u<60> t<Data_declaration> p<61> c<59> l<3:3> el<3:24>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<3:3> el<3:24>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<3:3> el<3:24>
n<> u<63> t<Module_common_item> p<64> c<62> l<3:3> el<3:24>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<3:3> el<3:24>
n<> u<65> t<Non_port_module_item> p<87> c<64> s<86> l<3:3> el<3:24>
n<b> u<66> t<StringConst> p<67> l<4:11> el<4:12>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<4:11> el<4:12>
n<> u<68> t<Constant_bit_select> p<69> l<4:13> el<4:13>
n<> u<69> t<Constant_select> p<70> c<68> l<4:13> el<4:13>
n<> u<70> t<Net_lvalue> p<81> c<67> s<80> l<4:11> el<4:12>
n<$unsigned> u<71> t<StringConst> p<72> l<4:16> el<4:24>
n<> u<72> t<System_task_names> p<78> c<71> s<77> l<4:15> el<4:24>
n<a> u<73> t<StringConst> p<74> l<4:25> el<4:26>
n<> u<74> t<Primary_literal> p<75> c<73> l<4:25> el<4:26>
n<> u<75> t<Primary> p<76> c<74> l<4:25> el<4:26>
n<> u<76> t<Expression> p<77> c<75> l<4:25> el<4:26>
n<> u<77> t<List_of_arguments> p<78> c<76> l<4:25> el<4:26>
n<> u<78> t<System_task> p<79> c<72> l<4:15> el<4:27>
n<> u<79> t<Primary> p<80> c<78> l<4:15> el<4:27>
n<> u<80> t<Expression> p<81> c<79> l<4:15> el<4:27>
n<> u<81> t<Net_assignment> p<82> c<70> l<4:11> el<4:27>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<4:11> el<4:27>
n<> u<83> t<Continuous_assign> p<84> c<82> l<4:4> el<4:28>
n<> u<84> t<Module_common_item> p<85> c<83> l<4:4> el<4:28>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<4:4> el<4:28>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<4:4> el<4:28>
n<> u<87> t<Module_declaration> p<88> c<42> l<2:1> el<5:10>
n<> u<88> t<Description> p<89> c<87> l<2:1> el<5:10>
n<> u<89> t<Source_text> p<90> c<88> l<2:1> el<5:10>
n<> u<90> t<Top_level_rule> l<2:1> el<8:1>
[WRN:PA0205] dut.sv:2: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@dut".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/SignedPort/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/SignedPort/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/SignedPort/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@dut
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@dut
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@dut
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@dut
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_ref_var: , line:37:19, endln:37:26
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@dut
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@dut
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:2:1: , endln:5:10, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), line:2:38, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:38, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:2:69, parent:work@dut
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:2:69, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:27, parent:work@dut
    |vpiRhs:
    \_sys_func_call: ($unsigned), line:4:15, endln:4:27
      |vpiName:$unsigned
      |vpiArgument:
      \_ref_obj: (work@dut.a), line:4:25, endln:4:26, parent:$unsigned
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiActual:
        \_logic_net: (work@dut.a), line:2:38, endln:2:39, parent:work@dut
          |vpiName:a
          |vpiFullName:work@dut.a
          |vpiNetType:36
          |vpiSigned:1
          |vpiRange:
          \_range: , line:2:33, endln:2:36
            |vpiLeftRange:
            \_constant: , line:2:33, endln:2:34
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
            |vpiRightRange:
            \_constant: , line:2:35, endln:2:36
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:4:11, endln:4:12
      |vpiName:b
      |vpiFullName:work@dut.b
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:38, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:2:69, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.c), line:3:22, parent:work@dut
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:36
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:2:1: , endln:5:10
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (a), line:2:38, endln:2:39, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), parent:a
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:38, endln:2:39, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:36
        |vpiSigned:1
        |vpiRange:
        \_range: , line:2:33, endln:2:36
          |vpiLeftRange:
          \_constant: , line:2:33, endln:2:34
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:2:35, endln:2:36
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:2:1: , endln:5:10
  |vpiPort:
  \_port: (b), line:2:69, endln:2:70, parent:work@dut
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.b), parent:b
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:2:69, endln:2:70, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiNetType:36
        |vpiRange:
        \_range: , line:2:64, endln:2:67
          |vpiLeftRange:
          \_constant: , line:2:64, endln:2:65
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:2:66, endln:2:67
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:2:1: , endln:5:10
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:27, parent:work@dut
    |vpiRhs:
    \_sys_func_call: ($unsigned), line:4:15, endln:4:27
      |vpiName:$unsigned
      |vpiArgument:
      \_ref_obj: (work@dut.a), line:4:25, endln:4:26, parent:$unsigned
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiActual:
        \_logic_net: (work@dut.a), line:2:38, endln:2:39, parent:work@dut
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:4:11, endln:4:12
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:2:69, endln:2:70, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:38, endln:2:39, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:2:69, endln:2:70, parent:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.c), line:3:22, endln:3:23, parent:work@dut
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiSigned:1
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:17, endln:3:20
      |vpiLeftRange:
      \_constant: , line:3:17, endln:3:18
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:3:19, endln:3:20
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

