// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln110,
        A_buf_address0,
        A_buf_ce0,
        A_buf_q0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_we0,
        col_sums_15_d0,
        col_sums_15_address1,
        col_sums_15_ce1,
        col_sums_15_we1,
        col_sums_15_d1,
        col_sums_15_q1,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_we0,
        col_sums_14_d0,
        col_sums_14_address1,
        col_sums_14_ce1,
        col_sums_14_we1,
        col_sums_14_d1,
        col_sums_14_q1,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_we0,
        col_sums_13_d0,
        col_sums_13_address1,
        col_sums_13_ce1,
        col_sums_13_we1,
        col_sums_13_d1,
        col_sums_13_q1,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_we0,
        col_sums_12_d0,
        col_sums_12_address1,
        col_sums_12_ce1,
        col_sums_12_we1,
        col_sums_12_d1,
        col_sums_12_q1,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_we0,
        col_sums_11_d0,
        col_sums_11_address1,
        col_sums_11_ce1,
        col_sums_11_we1,
        col_sums_11_d1,
        col_sums_11_q1,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_we0,
        col_sums_10_d0,
        col_sums_10_address1,
        col_sums_10_ce1,
        col_sums_10_we1,
        col_sums_10_d1,
        col_sums_10_q1,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_we0,
        col_sums_9_d0,
        col_sums_9_address1,
        col_sums_9_ce1,
        col_sums_9_we1,
        col_sums_9_d1,
        col_sums_9_q1,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_we0,
        col_sums_8_d0,
        col_sums_8_address1,
        col_sums_8_ce1,
        col_sums_8_we1,
        col_sums_8_d1,
        col_sums_8_q1,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_we0,
        col_sums_7_d0,
        col_sums_7_address1,
        col_sums_7_ce1,
        col_sums_7_we1,
        col_sums_7_d1,
        col_sums_7_q1,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_we0,
        col_sums_6_d0,
        col_sums_6_address1,
        col_sums_6_ce1,
        col_sums_6_we1,
        col_sums_6_d1,
        col_sums_6_q1,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_we0,
        col_sums_5_d0,
        col_sums_5_address1,
        col_sums_5_ce1,
        col_sums_5_we1,
        col_sums_5_d1,
        col_sums_5_q1,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_we0,
        col_sums_4_d0,
        col_sums_4_address1,
        col_sums_4_ce1,
        col_sums_4_we1,
        col_sums_4_d1,
        col_sums_4_q1,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_we0,
        col_sums_3_d0,
        col_sums_3_address1,
        col_sums_3_ce1,
        col_sums_3_we1,
        col_sums_3_d1,
        col_sums_3_q1,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_we0,
        col_sums_2_d0,
        col_sums_2_address1,
        col_sums_2_ce1,
        col_sums_2_we1,
        col_sums_2_d1,
        col_sums_2_q1,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_we0,
        col_sums_1_d0,
        col_sums_1_address1,
        col_sums_1_ce1,
        col_sums_1_we1,
        col_sums_1_d1,
        col_sums_1_q1,
        col_sums_address0,
        col_sums_ce0,
        col_sums_we0,
        col_sums_d0,
        col_sums_address1,
        col_sums_ce1,
        col_sums_we1,
        col_sums_d1,
        col_sums_q1,
        conv_i582
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] zext_ln110;
output  [9:0] A_buf_address0;
output   A_buf_ce0;
input  [23:0] A_buf_q0;
output  [1:0] col_sums_15_address0;
output   col_sums_15_ce0;
output   col_sums_15_we0;
output  [23:0] col_sums_15_d0;
output  [1:0] col_sums_15_address1;
output   col_sums_15_ce1;
output   col_sums_15_we1;
output  [23:0] col_sums_15_d1;
input  [23:0] col_sums_15_q1;
output  [1:0] col_sums_14_address0;
output   col_sums_14_ce0;
output   col_sums_14_we0;
output  [23:0] col_sums_14_d0;
output  [1:0] col_sums_14_address1;
output   col_sums_14_ce1;
output   col_sums_14_we1;
output  [23:0] col_sums_14_d1;
input  [23:0] col_sums_14_q1;
output  [1:0] col_sums_13_address0;
output   col_sums_13_ce0;
output   col_sums_13_we0;
output  [23:0] col_sums_13_d0;
output  [1:0] col_sums_13_address1;
output   col_sums_13_ce1;
output   col_sums_13_we1;
output  [23:0] col_sums_13_d1;
input  [23:0] col_sums_13_q1;
output  [1:0] col_sums_12_address0;
output   col_sums_12_ce0;
output   col_sums_12_we0;
output  [23:0] col_sums_12_d0;
output  [1:0] col_sums_12_address1;
output   col_sums_12_ce1;
output   col_sums_12_we1;
output  [23:0] col_sums_12_d1;
input  [23:0] col_sums_12_q1;
output  [1:0] col_sums_11_address0;
output   col_sums_11_ce0;
output   col_sums_11_we0;
output  [23:0] col_sums_11_d0;
output  [1:0] col_sums_11_address1;
output   col_sums_11_ce1;
output   col_sums_11_we1;
output  [23:0] col_sums_11_d1;
input  [23:0] col_sums_11_q1;
output  [1:0] col_sums_10_address0;
output   col_sums_10_ce0;
output   col_sums_10_we0;
output  [23:0] col_sums_10_d0;
output  [1:0] col_sums_10_address1;
output   col_sums_10_ce1;
output   col_sums_10_we1;
output  [23:0] col_sums_10_d1;
input  [23:0] col_sums_10_q1;
output  [1:0] col_sums_9_address0;
output   col_sums_9_ce0;
output   col_sums_9_we0;
output  [23:0] col_sums_9_d0;
output  [1:0] col_sums_9_address1;
output   col_sums_9_ce1;
output   col_sums_9_we1;
output  [23:0] col_sums_9_d1;
input  [23:0] col_sums_9_q1;
output  [1:0] col_sums_8_address0;
output   col_sums_8_ce0;
output   col_sums_8_we0;
output  [23:0] col_sums_8_d0;
output  [1:0] col_sums_8_address1;
output   col_sums_8_ce1;
output   col_sums_8_we1;
output  [23:0] col_sums_8_d1;
input  [23:0] col_sums_8_q1;
output  [1:0] col_sums_7_address0;
output   col_sums_7_ce0;
output   col_sums_7_we0;
output  [23:0] col_sums_7_d0;
output  [1:0] col_sums_7_address1;
output   col_sums_7_ce1;
output   col_sums_7_we1;
output  [23:0] col_sums_7_d1;
input  [23:0] col_sums_7_q1;
output  [1:0] col_sums_6_address0;
output   col_sums_6_ce0;
output   col_sums_6_we0;
output  [23:0] col_sums_6_d0;
output  [1:0] col_sums_6_address1;
output   col_sums_6_ce1;
output   col_sums_6_we1;
output  [23:0] col_sums_6_d1;
input  [23:0] col_sums_6_q1;
output  [1:0] col_sums_5_address0;
output   col_sums_5_ce0;
output   col_sums_5_we0;
output  [23:0] col_sums_5_d0;
output  [1:0] col_sums_5_address1;
output   col_sums_5_ce1;
output   col_sums_5_we1;
output  [23:0] col_sums_5_d1;
input  [23:0] col_sums_5_q1;
output  [1:0] col_sums_4_address0;
output   col_sums_4_ce0;
output   col_sums_4_we0;
output  [23:0] col_sums_4_d0;
output  [1:0] col_sums_4_address1;
output   col_sums_4_ce1;
output   col_sums_4_we1;
output  [23:0] col_sums_4_d1;
input  [23:0] col_sums_4_q1;
output  [1:0] col_sums_3_address0;
output   col_sums_3_ce0;
output   col_sums_3_we0;
output  [23:0] col_sums_3_d0;
output  [1:0] col_sums_3_address1;
output   col_sums_3_ce1;
output   col_sums_3_we1;
output  [23:0] col_sums_3_d1;
input  [23:0] col_sums_3_q1;
output  [1:0] col_sums_2_address0;
output   col_sums_2_ce0;
output   col_sums_2_we0;
output  [23:0] col_sums_2_d0;
output  [1:0] col_sums_2_address1;
output   col_sums_2_ce1;
output   col_sums_2_we1;
output  [23:0] col_sums_2_d1;
input  [23:0] col_sums_2_q1;
output  [1:0] col_sums_1_address0;
output   col_sums_1_ce0;
output   col_sums_1_we0;
output  [23:0] col_sums_1_d0;
output  [1:0] col_sums_1_address1;
output   col_sums_1_ce1;
output   col_sums_1_we1;
output  [23:0] col_sums_1_d1;
input  [23:0] col_sums_1_q1;
output  [1:0] col_sums_address0;
output   col_sums_ce0;
output   col_sums_we0;
output  [23:0] col_sums_d0;
output  [1:0] col_sums_address1;
output   col_sums_ce1;
output   col_sums_we1;
output  [23:0] col_sums_d1;
input  [23:0] col_sums_q1;
input  [23:0] conv_i582;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln116_reg_860;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [37:0] conv_i582_cast_fu_518_p1;
reg  signed [37:0] conv_i582_cast_reg_855;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln116_fu_530_p2;
wire   [3:0] trunc_ln116_fu_557_p1;
reg   [3:0] trunc_ln116_reg_869;
reg   [3:0] trunc_ln116_reg_869_pp0_iter1_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter2_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter3_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter4_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter5_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter6_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter7_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter8_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter9_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter10_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter11_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter12_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter13_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter14_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter15_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter16_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter17_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter18_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter19_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter20_reg;
reg   [3:0] trunc_ln116_reg_869_pp0_iter21_reg;
reg   [1:0] lshr_ln1_reg_877;
reg   [1:0] lshr_ln1_reg_877_pp0_iter1_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter2_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter3_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter4_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter5_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter6_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter7_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter8_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter9_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter10_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter11_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter12_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter13_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter14_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter15_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter16_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter17_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter18_reg;
reg   [1:0] lshr_ln1_reg_877_pp0_iter19_reg;
wire    ap_block_pp0_stage1_11001;
reg   [1:0] col_sums_addr_reg_887;
reg   [1:0] col_sums_addr_reg_887_pp0_iter21_reg;
reg   [1:0] col_sums_addr_reg_887_pp0_iter22_reg;
reg   [1:0] col_sums_1_addr_reg_893;
reg   [1:0] col_sums_1_addr_reg_893_pp0_iter21_reg;
reg   [1:0] col_sums_1_addr_reg_893_pp0_iter22_reg;
reg   [1:0] col_sums_2_addr_reg_899;
reg   [1:0] col_sums_2_addr_reg_899_pp0_iter21_reg;
reg   [1:0] col_sums_2_addr_reg_899_pp0_iter22_reg;
reg   [1:0] col_sums_3_addr_reg_905;
reg   [1:0] col_sums_3_addr_reg_905_pp0_iter21_reg;
reg   [1:0] col_sums_3_addr_reg_905_pp0_iter22_reg;
reg   [1:0] col_sums_4_addr_reg_911;
reg   [1:0] col_sums_4_addr_reg_911_pp0_iter21_reg;
reg   [1:0] col_sums_4_addr_reg_911_pp0_iter22_reg;
reg   [1:0] col_sums_5_addr_reg_917;
reg   [1:0] col_sums_5_addr_reg_917_pp0_iter21_reg;
reg   [1:0] col_sums_5_addr_reg_917_pp0_iter22_reg;
reg   [1:0] col_sums_6_addr_reg_923;
reg   [1:0] col_sums_6_addr_reg_923_pp0_iter21_reg;
reg   [1:0] col_sums_6_addr_reg_923_pp0_iter22_reg;
reg   [1:0] col_sums_7_addr_reg_929;
reg   [1:0] col_sums_7_addr_reg_929_pp0_iter21_reg;
reg   [1:0] col_sums_7_addr_reg_929_pp0_iter22_reg;
reg   [1:0] col_sums_8_addr_reg_935;
reg   [1:0] col_sums_8_addr_reg_935_pp0_iter21_reg;
reg   [1:0] col_sums_8_addr_reg_935_pp0_iter22_reg;
reg   [1:0] col_sums_9_addr_reg_941;
reg   [1:0] col_sums_9_addr_reg_941_pp0_iter21_reg;
reg   [1:0] col_sums_9_addr_reg_941_pp0_iter22_reg;
reg   [1:0] col_sums_10_addr_reg_947;
reg   [1:0] col_sums_10_addr_reg_947_pp0_iter21_reg;
reg   [1:0] col_sums_10_addr_reg_947_pp0_iter22_reg;
reg   [1:0] col_sums_11_addr_reg_953;
reg   [1:0] col_sums_11_addr_reg_953_pp0_iter21_reg;
reg   [1:0] col_sums_11_addr_reg_953_pp0_iter22_reg;
reg   [1:0] col_sums_12_addr_reg_959;
reg   [1:0] col_sums_12_addr_reg_959_pp0_iter21_reg;
reg   [1:0] col_sums_12_addr_reg_959_pp0_iter22_reg;
reg   [1:0] col_sums_13_addr_reg_965;
reg   [1:0] col_sums_13_addr_reg_965_pp0_iter21_reg;
reg   [1:0] col_sums_13_addr_reg_965_pp0_iter22_reg;
reg   [1:0] col_sums_14_addr_reg_971;
reg   [1:0] col_sums_14_addr_reg_971_pp0_iter21_reg;
reg   [1:0] col_sums_14_addr_reg_971_pp0_iter22_reg;
reg   [1:0] col_sums_15_addr_reg_977;
reg   [1:0] col_sums_15_addr_reg_977_pp0_iter21_reg;
reg   [1:0] col_sums_15_addr_reg_977_pp0_iter22_reg;
wire   [23:0] tmp_8_fu_608_p35;
reg   [23:0] tmp_8_reg_983;
wire   [0:0] icmp_ln120_fu_692_p2;
wire   [23:0] trunc_ln120_fu_706_p1;
reg   [23:0] trunc_ln120_reg_992;
wire   [0:0] and_ln120_fu_785_p2;
reg   [0:0] and_ln120_reg_1012;
wire   [0:0] and_ln120_1_fu_803_p2;
reg   [0:0] and_ln120_1_reg_1016;
wire   [0:0] or_ln120_2_fu_809_p2;
reg   [0:0] or_ln120_2_reg_1020;
wire   [63:0] zext_ln120_1_fu_552_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln116_fu_589_p1;
reg   [6:0] j_fu_136;
wire   [6:0] add_ln116_fu_536_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_3;
reg    A_buf_ce0_local;
reg    col_sums_ce1_local;
reg   [1:0] col_sums_address1_local;
reg    col_sums_we0_local;
reg   [23:0] col_sums_d0_local;
reg    col_sums_ce0_local;
reg   [1:0] col_sums_address0_local;
reg    col_sums_we1_local;
wire    ap_block_pp0_stage1;
reg    ap_predicate_pred619_state46;
reg    ap_predicate_pred629_state46;
reg    col_sums_1_ce1_local;
reg   [1:0] col_sums_1_address1_local;
reg    col_sums_1_we0_local;
reg   [23:0] col_sums_1_d0_local;
reg    col_sums_1_ce0_local;
reg   [1:0] col_sums_1_address0_local;
reg    col_sums_1_we1_local;
reg    ap_predicate_pred664_state46;
reg    ap_predicate_pred671_state46;
reg    col_sums_2_ce1_local;
reg   [1:0] col_sums_2_address1_local;
reg    col_sums_2_we0_local;
reg   [23:0] col_sums_2_d0_local;
reg    col_sums_2_ce0_local;
reg   [1:0] col_sums_2_address0_local;
reg    col_sums_2_we1_local;
reg    ap_predicate_pred705_state46;
reg    ap_predicate_pred712_state46;
reg    col_sums_3_ce1_local;
reg   [1:0] col_sums_3_address1_local;
reg    col_sums_3_we0_local;
reg   [23:0] col_sums_3_d0_local;
reg    col_sums_3_ce0_local;
reg   [1:0] col_sums_3_address0_local;
reg    col_sums_3_we1_local;
reg    ap_predicate_pred746_state46;
reg    ap_predicate_pred753_state46;
reg    col_sums_4_ce1_local;
reg   [1:0] col_sums_4_address1_local;
reg    col_sums_4_we0_local;
reg   [23:0] col_sums_4_d0_local;
reg    col_sums_4_ce0_local;
reg   [1:0] col_sums_4_address0_local;
reg    col_sums_4_we1_local;
reg    ap_predicate_pred787_state46;
reg    ap_predicate_pred794_state46;
reg    col_sums_5_ce1_local;
reg   [1:0] col_sums_5_address1_local;
reg    col_sums_5_we0_local;
reg   [23:0] col_sums_5_d0_local;
reg    col_sums_5_ce0_local;
reg   [1:0] col_sums_5_address0_local;
reg    col_sums_5_we1_local;
reg    ap_predicate_pred828_state46;
reg    ap_predicate_pred835_state46;
reg    col_sums_6_ce1_local;
reg   [1:0] col_sums_6_address1_local;
reg    col_sums_6_we0_local;
reg   [23:0] col_sums_6_d0_local;
reg    col_sums_6_ce0_local;
reg   [1:0] col_sums_6_address0_local;
reg    col_sums_6_we1_local;
reg    ap_predicate_pred869_state46;
reg    ap_predicate_pred876_state46;
reg    col_sums_7_ce1_local;
reg   [1:0] col_sums_7_address1_local;
reg    col_sums_7_we0_local;
reg   [23:0] col_sums_7_d0_local;
reg    col_sums_7_ce0_local;
reg   [1:0] col_sums_7_address0_local;
reg    col_sums_7_we1_local;
reg    ap_predicate_pred910_state46;
reg    ap_predicate_pred917_state46;
reg    col_sums_8_ce1_local;
reg   [1:0] col_sums_8_address1_local;
reg    col_sums_8_we0_local;
reg   [23:0] col_sums_8_d0_local;
reg    col_sums_8_ce0_local;
reg   [1:0] col_sums_8_address0_local;
reg    col_sums_8_we1_local;
reg    ap_predicate_pred951_state46;
reg    ap_predicate_pred958_state46;
reg    col_sums_9_ce1_local;
reg   [1:0] col_sums_9_address1_local;
reg    col_sums_9_we0_local;
reg   [23:0] col_sums_9_d0_local;
reg    col_sums_9_ce0_local;
reg   [1:0] col_sums_9_address0_local;
reg    col_sums_9_we1_local;
reg    ap_predicate_pred992_state46;
reg    ap_predicate_pred999_state46;
reg    col_sums_10_ce1_local;
reg   [1:0] col_sums_10_address1_local;
reg    col_sums_10_we0_local;
reg   [23:0] col_sums_10_d0_local;
reg    col_sums_10_ce0_local;
reg   [1:0] col_sums_10_address0_local;
reg    col_sums_10_we1_local;
reg    ap_predicate_pred1033_state46;
reg    ap_predicate_pred1040_state46;
reg    col_sums_11_ce1_local;
reg   [1:0] col_sums_11_address1_local;
reg    col_sums_11_we0_local;
reg   [23:0] col_sums_11_d0_local;
reg    col_sums_11_ce0_local;
reg   [1:0] col_sums_11_address0_local;
reg    col_sums_11_we1_local;
reg    ap_predicate_pred1074_state46;
reg    ap_predicate_pred1081_state46;
reg    col_sums_12_ce1_local;
reg   [1:0] col_sums_12_address1_local;
reg    col_sums_12_we0_local;
reg   [23:0] col_sums_12_d0_local;
reg    col_sums_12_ce0_local;
reg   [1:0] col_sums_12_address0_local;
reg    col_sums_12_we1_local;
reg    ap_predicate_pred1115_state46;
reg    ap_predicate_pred1122_state46;
reg    col_sums_13_ce1_local;
reg   [1:0] col_sums_13_address1_local;
reg    col_sums_13_we0_local;
reg   [23:0] col_sums_13_d0_local;
reg    col_sums_13_ce0_local;
reg   [1:0] col_sums_13_address0_local;
reg    col_sums_13_we1_local;
reg    ap_predicate_pred1156_state46;
reg    ap_predicate_pred1163_state46;
reg    col_sums_14_ce1_local;
reg   [1:0] col_sums_14_address1_local;
reg    col_sums_14_we0_local;
reg   [23:0] col_sums_14_d0_local;
reg    col_sums_14_ce0_local;
reg   [1:0] col_sums_14_address0_local;
reg    col_sums_14_we1_local;
reg    ap_predicate_pred1197_state46;
reg    ap_predicate_pred1204_state46;
reg    col_sums_15_ce1_local;
reg   [1:0] col_sums_15_address1_local;
reg    col_sums_15_we0_local;
reg   [23:0] col_sums_15_d0_local;
reg    col_sums_15_ce0_local;
reg   [1:0] col_sums_15_address0_local;
reg    col_sums_15_we1_local;
reg    ap_predicate_pred1238_state46;
reg    ap_predicate_pred1245_state46;
wire   [9:0] zext_ln120_fu_542_p1;
wire   [9:0] add_ln120_1_fu_546_p2;
wire   [37:0] grp_fu_584_p0;
wire  signed [23:0] grp_fu_584_p1;
wire   [23:0] tmp_8_fu_608_p33;
wire   [37:0] grp_fu_584_p2;
wire  signed [38:0] sext_ln120_1_fu_682_p1;
wire  signed [38:0] sext_ln120_fu_679_p1;
wire   [38:0] add_ln120_fu_686_p2;
wire   [14:0] tmp_s_fu_751_p4;
wire   [0:0] tmp_14_fu_743_p3;
wire   [0:0] icmp_ln120_4_fu_767_p2;
wire   [0:0] tmp_fu_698_p3;
wire   [0:0] or_ln120_fu_773_p2;
wire   [0:0] xor_ln120_fu_779_p2;
wire   [0:0] icmp_ln120_3_fu_761_p2;
wire   [0:0] xor_ln120_1_fu_791_p2;
wire   [0:0] or_ln120_1_fu_797_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to22;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_8_fu_608_p1;
wire   [3:0] tmp_8_fu_608_p3;
wire   [3:0] tmp_8_fu_608_p5;
wire   [3:0] tmp_8_fu_608_p7;
wire   [3:0] tmp_8_fu_608_p9;
wire   [3:0] tmp_8_fu_608_p11;
wire   [3:0] tmp_8_fu_608_p13;
wire   [3:0] tmp_8_fu_608_p15;
wire  signed [3:0] tmp_8_fu_608_p17;
wire  signed [3:0] tmp_8_fu_608_p19;
wire  signed [3:0] tmp_8_fu_608_p21;
wire  signed [3:0] tmp_8_fu_608_p23;
wire  signed [3:0] tmp_8_fu_608_p25;
wire  signed [3:0] tmp_8_fu_608_p27;
wire  signed [3:0] tmp_8_fu_608_p29;
wire  signed [3:0] tmp_8_fu_608_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_136 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_584_p0),
    .din1(grp_fu_584_p1),
    .ce(1'b1),
    .dout(grp_fu_584_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U23(
    .din0(col_sums_q1),
    .din1(col_sums_1_q1),
    .din2(col_sums_2_q1),
    .din3(col_sums_3_q1),
    .din4(col_sums_4_q1),
    .din5(col_sums_5_q1),
    .din6(col_sums_6_q1),
    .din7(col_sums_7_q1),
    .din8(col_sums_8_q1),
    .din9(col_sums_9_q1),
    .din10(col_sums_10_q1),
    .din11(col_sums_11_q1),
    .din12(col_sums_12_q1),
    .din13(col_sums_13_q1),
    .din14(col_sums_14_q1),
    .din15(col_sums_15_q1),
    .def(tmp_8_fu_608_p33),
    .sel(trunc_ln116_reg_869_pp0_iter20_reg),
    .dout(tmp_8_fu_608_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln116_fu_530_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_136 <= add_ln116_fu_536_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_136 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln120_1_reg_1016 <= and_ln120_1_fu_803_p2;
        and_ln120_reg_1012 <= and_ln120_fu_785_p2;
        ap_predicate_pred1033_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd10) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1040_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd10) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred1074_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd11) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1081_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd11) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred1115_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd12) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1122_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd12) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred1156_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd13) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1163_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd13) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred1197_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd14) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1204_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd14) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred1238_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd15) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred1245_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd15) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred619_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd0) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred629_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd0) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred664_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd1) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred671_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd1) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred705_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd2) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred712_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd2) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred746_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd3) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred753_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd3) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred787_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd4) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred794_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd4) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred828_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd5) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred835_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd5) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred869_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd6) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred876_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd6) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred910_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd7) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred917_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd7) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred951_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd8) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred958_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd8) & (1'd1 == and_ln120_reg_1012));
        ap_predicate_pred992_state46 <= ((1'd0 == and_ln120_reg_1012) & (or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd9) & (1'd1 == and_ln120_1_reg_1016));
        ap_predicate_pred999_state46 <= ((or_ln120_2_reg_1020 == 1'd1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd9) & (1'd1 == and_ln120_reg_1012));
        col_sums_10_addr_reg_947 <= zext_ln116_fu_589_p1;
        col_sums_10_addr_reg_947_pp0_iter21_reg <= col_sums_10_addr_reg_947;
        col_sums_10_addr_reg_947_pp0_iter22_reg <= col_sums_10_addr_reg_947_pp0_iter21_reg;
        col_sums_11_addr_reg_953 <= zext_ln116_fu_589_p1;
        col_sums_11_addr_reg_953_pp0_iter21_reg <= col_sums_11_addr_reg_953;
        col_sums_11_addr_reg_953_pp0_iter22_reg <= col_sums_11_addr_reg_953_pp0_iter21_reg;
        col_sums_12_addr_reg_959 <= zext_ln116_fu_589_p1;
        col_sums_12_addr_reg_959_pp0_iter21_reg <= col_sums_12_addr_reg_959;
        col_sums_12_addr_reg_959_pp0_iter22_reg <= col_sums_12_addr_reg_959_pp0_iter21_reg;
        col_sums_13_addr_reg_965 <= zext_ln116_fu_589_p1;
        col_sums_13_addr_reg_965_pp0_iter21_reg <= col_sums_13_addr_reg_965;
        col_sums_13_addr_reg_965_pp0_iter22_reg <= col_sums_13_addr_reg_965_pp0_iter21_reg;
        col_sums_14_addr_reg_971 <= zext_ln116_fu_589_p1;
        col_sums_14_addr_reg_971_pp0_iter21_reg <= col_sums_14_addr_reg_971;
        col_sums_14_addr_reg_971_pp0_iter22_reg <= col_sums_14_addr_reg_971_pp0_iter21_reg;
        col_sums_15_addr_reg_977 <= zext_ln116_fu_589_p1;
        col_sums_15_addr_reg_977_pp0_iter21_reg <= col_sums_15_addr_reg_977;
        col_sums_15_addr_reg_977_pp0_iter22_reg <= col_sums_15_addr_reg_977_pp0_iter21_reg;
        col_sums_1_addr_reg_893 <= zext_ln116_fu_589_p1;
        col_sums_1_addr_reg_893_pp0_iter21_reg <= col_sums_1_addr_reg_893;
        col_sums_1_addr_reg_893_pp0_iter22_reg <= col_sums_1_addr_reg_893_pp0_iter21_reg;
        col_sums_2_addr_reg_899 <= zext_ln116_fu_589_p1;
        col_sums_2_addr_reg_899_pp0_iter21_reg <= col_sums_2_addr_reg_899;
        col_sums_2_addr_reg_899_pp0_iter22_reg <= col_sums_2_addr_reg_899_pp0_iter21_reg;
        col_sums_3_addr_reg_905 <= zext_ln116_fu_589_p1;
        col_sums_3_addr_reg_905_pp0_iter21_reg <= col_sums_3_addr_reg_905;
        col_sums_3_addr_reg_905_pp0_iter22_reg <= col_sums_3_addr_reg_905_pp0_iter21_reg;
        col_sums_4_addr_reg_911 <= zext_ln116_fu_589_p1;
        col_sums_4_addr_reg_911_pp0_iter21_reg <= col_sums_4_addr_reg_911;
        col_sums_4_addr_reg_911_pp0_iter22_reg <= col_sums_4_addr_reg_911_pp0_iter21_reg;
        col_sums_5_addr_reg_917 <= zext_ln116_fu_589_p1;
        col_sums_5_addr_reg_917_pp0_iter21_reg <= col_sums_5_addr_reg_917;
        col_sums_5_addr_reg_917_pp0_iter22_reg <= col_sums_5_addr_reg_917_pp0_iter21_reg;
        col_sums_6_addr_reg_923 <= zext_ln116_fu_589_p1;
        col_sums_6_addr_reg_923_pp0_iter21_reg <= col_sums_6_addr_reg_923;
        col_sums_6_addr_reg_923_pp0_iter22_reg <= col_sums_6_addr_reg_923_pp0_iter21_reg;
        col_sums_7_addr_reg_929 <= zext_ln116_fu_589_p1;
        col_sums_7_addr_reg_929_pp0_iter21_reg <= col_sums_7_addr_reg_929;
        col_sums_7_addr_reg_929_pp0_iter22_reg <= col_sums_7_addr_reg_929_pp0_iter21_reg;
        col_sums_8_addr_reg_935 <= zext_ln116_fu_589_p1;
        col_sums_8_addr_reg_935_pp0_iter21_reg <= col_sums_8_addr_reg_935;
        col_sums_8_addr_reg_935_pp0_iter22_reg <= col_sums_8_addr_reg_935_pp0_iter21_reg;
        col_sums_9_addr_reg_941 <= zext_ln116_fu_589_p1;
        col_sums_9_addr_reg_941_pp0_iter21_reg <= col_sums_9_addr_reg_941;
        col_sums_9_addr_reg_941_pp0_iter22_reg <= col_sums_9_addr_reg_941_pp0_iter21_reg;
        col_sums_addr_reg_887 <= zext_ln116_fu_589_p1;
        col_sums_addr_reg_887_pp0_iter21_reg <= col_sums_addr_reg_887;
        col_sums_addr_reg_887_pp0_iter22_reg <= col_sums_addr_reg_887_pp0_iter21_reg;
        conv_i582_cast_reg_855 <= conv_i582_cast_fu_518_p1;
        icmp_ln116_reg_860 <= icmp_ln116_fu_530_p2;
        lshr_ln1_reg_877 <= {{ap_sig_allocacmp_j_3[5:4]}};
        lshr_ln1_reg_877_pp0_iter10_reg <= lshr_ln1_reg_877_pp0_iter9_reg;
        lshr_ln1_reg_877_pp0_iter11_reg <= lshr_ln1_reg_877_pp0_iter10_reg;
        lshr_ln1_reg_877_pp0_iter12_reg <= lshr_ln1_reg_877_pp0_iter11_reg;
        lshr_ln1_reg_877_pp0_iter13_reg <= lshr_ln1_reg_877_pp0_iter12_reg;
        lshr_ln1_reg_877_pp0_iter14_reg <= lshr_ln1_reg_877_pp0_iter13_reg;
        lshr_ln1_reg_877_pp0_iter15_reg <= lshr_ln1_reg_877_pp0_iter14_reg;
        lshr_ln1_reg_877_pp0_iter16_reg <= lshr_ln1_reg_877_pp0_iter15_reg;
        lshr_ln1_reg_877_pp0_iter17_reg <= lshr_ln1_reg_877_pp0_iter16_reg;
        lshr_ln1_reg_877_pp0_iter18_reg <= lshr_ln1_reg_877_pp0_iter17_reg;
        lshr_ln1_reg_877_pp0_iter19_reg <= lshr_ln1_reg_877_pp0_iter18_reg;
        lshr_ln1_reg_877_pp0_iter1_reg <= lshr_ln1_reg_877;
        lshr_ln1_reg_877_pp0_iter2_reg <= lshr_ln1_reg_877_pp0_iter1_reg;
        lshr_ln1_reg_877_pp0_iter3_reg <= lshr_ln1_reg_877_pp0_iter2_reg;
        lshr_ln1_reg_877_pp0_iter4_reg <= lshr_ln1_reg_877_pp0_iter3_reg;
        lshr_ln1_reg_877_pp0_iter5_reg <= lshr_ln1_reg_877_pp0_iter4_reg;
        lshr_ln1_reg_877_pp0_iter6_reg <= lshr_ln1_reg_877_pp0_iter5_reg;
        lshr_ln1_reg_877_pp0_iter7_reg <= lshr_ln1_reg_877_pp0_iter6_reg;
        lshr_ln1_reg_877_pp0_iter8_reg <= lshr_ln1_reg_877_pp0_iter7_reg;
        lshr_ln1_reg_877_pp0_iter9_reg <= lshr_ln1_reg_877_pp0_iter8_reg;
        or_ln120_2_reg_1020 <= or_ln120_2_fu_809_p2;
        trunc_ln116_reg_869 <= trunc_ln116_fu_557_p1;
        trunc_ln116_reg_869_pp0_iter10_reg <= trunc_ln116_reg_869_pp0_iter9_reg;
        trunc_ln116_reg_869_pp0_iter11_reg <= trunc_ln116_reg_869_pp0_iter10_reg;
        trunc_ln116_reg_869_pp0_iter12_reg <= trunc_ln116_reg_869_pp0_iter11_reg;
        trunc_ln116_reg_869_pp0_iter13_reg <= trunc_ln116_reg_869_pp0_iter12_reg;
        trunc_ln116_reg_869_pp0_iter14_reg <= trunc_ln116_reg_869_pp0_iter13_reg;
        trunc_ln116_reg_869_pp0_iter15_reg <= trunc_ln116_reg_869_pp0_iter14_reg;
        trunc_ln116_reg_869_pp0_iter16_reg <= trunc_ln116_reg_869_pp0_iter15_reg;
        trunc_ln116_reg_869_pp0_iter17_reg <= trunc_ln116_reg_869_pp0_iter16_reg;
        trunc_ln116_reg_869_pp0_iter18_reg <= trunc_ln116_reg_869_pp0_iter17_reg;
        trunc_ln116_reg_869_pp0_iter19_reg <= trunc_ln116_reg_869_pp0_iter18_reg;
        trunc_ln116_reg_869_pp0_iter1_reg <= trunc_ln116_reg_869;
        trunc_ln116_reg_869_pp0_iter20_reg <= trunc_ln116_reg_869_pp0_iter19_reg;
        trunc_ln116_reg_869_pp0_iter21_reg <= trunc_ln116_reg_869_pp0_iter20_reg;
        trunc_ln116_reg_869_pp0_iter2_reg <= trunc_ln116_reg_869_pp0_iter1_reg;
        trunc_ln116_reg_869_pp0_iter3_reg <= trunc_ln116_reg_869_pp0_iter2_reg;
        trunc_ln116_reg_869_pp0_iter4_reg <= trunc_ln116_reg_869_pp0_iter3_reg;
        trunc_ln116_reg_869_pp0_iter5_reg <= trunc_ln116_reg_869_pp0_iter4_reg;
        trunc_ln116_reg_869_pp0_iter6_reg <= trunc_ln116_reg_869_pp0_iter5_reg;
        trunc_ln116_reg_869_pp0_iter7_reg <= trunc_ln116_reg_869_pp0_iter6_reg;
        trunc_ln116_reg_869_pp0_iter8_reg <= trunc_ln116_reg_869_pp0_iter7_reg;
        trunc_ln116_reg_869_pp0_iter9_reg <= trunc_ln116_reg_869_pp0_iter8_reg;
        trunc_ln120_reg_992 <= trunc_ln120_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        tmp_8_reg_983 <= tmp_8_fu_608_p35;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_buf_ce0_local = 1'b1;
    end else begin
        A_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_860 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to22 = 1'b1;
    end else begin
        ap_idle_pp0_1to22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_136;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1040_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1033_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_10_address0_local = col_sums_10_addr_reg_947_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_10_address0_local = col_sums_10_addr_reg_947;
    end else begin
        col_sums_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_10_address1_local = col_sums_10_addr_reg_947_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_10_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_10_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1040_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1033_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_ce1_local = 1'b1;
    end else begin
        col_sums_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1040_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_10_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1033_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_10_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_10_d0_local = 24'd0;
    end else begin
        col_sums_10_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1040_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1033_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_10_we0_local = 1'b1;
    end else begin
        col_sums_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_10_we1_local = 1'b1;
    end else begin
        col_sums_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1081_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1074_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_11_address0_local = col_sums_11_addr_reg_953_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_11_address0_local = col_sums_11_addr_reg_953;
    end else begin
        col_sums_11_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_11_address1_local = col_sums_11_addr_reg_953_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_11_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_11_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1081_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1074_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_ce1_local = 1'b1;
    end else begin
        col_sums_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1081_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_11_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1074_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_11_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_11_d0_local = 24'd0;
    end else begin
        col_sums_11_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1081_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1074_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_11_we0_local = 1'b1;
    end else begin
        col_sums_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_11_we1_local = 1'b1;
    end else begin
        col_sums_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1122_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1115_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_12_address0_local = col_sums_12_addr_reg_959_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_12_address0_local = col_sums_12_addr_reg_959;
    end else begin
        col_sums_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_12_address1_local = col_sums_12_addr_reg_959_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_12_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_12_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1122_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1115_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_ce1_local = 1'b1;
    end else begin
        col_sums_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1122_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_12_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1115_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_12_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_12_d0_local = 24'd0;
    end else begin
        col_sums_12_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1122_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1115_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_12_we0_local = 1'b1;
    end else begin
        col_sums_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_12_we1_local = 1'b1;
    end else begin
        col_sums_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1163_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1156_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_13_address0_local = col_sums_13_addr_reg_965_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_13_address0_local = col_sums_13_addr_reg_965;
    end else begin
        col_sums_13_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_13_address1_local = col_sums_13_addr_reg_965_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_13_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_13_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1163_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1156_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_ce1_local = 1'b1;
    end else begin
        col_sums_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1163_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_13_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1156_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_13_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_13_d0_local = 24'd0;
    end else begin
        col_sums_13_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1163_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1156_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_13_we0_local = 1'b1;
    end else begin
        col_sums_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_13_we1_local = 1'b1;
    end else begin
        col_sums_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1204_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1197_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_14_address0_local = col_sums_14_addr_reg_971_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_14_address0_local = col_sums_14_addr_reg_971;
    end else begin
        col_sums_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_14_address1_local = col_sums_14_addr_reg_971_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_14_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_14_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1204_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1197_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_ce1_local = 1'b1;
    end else begin
        col_sums_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1204_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_14_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1197_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_14_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_14_d0_local = 24'd0;
    end else begin
        col_sums_14_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1204_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1197_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_14_we0_local = 1'b1;
    end else begin
        col_sums_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_14_we1_local = 1'b1;
    end else begin
        col_sums_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1245_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1238_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_15_address0_local = col_sums_15_addr_reg_977_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_15_address0_local = col_sums_15_addr_reg_977;
    end else begin
        col_sums_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_15_address1_local = col_sums_15_addr_reg_977_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_15_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_15_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1245_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1238_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_ce1_local = 1'b1;
    end else begin
        col_sums_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1245_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_15_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1238_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_15_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_15_d0_local = 24'd0;
    end else begin
        col_sums_15_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1245_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1238_state46 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_15_we0_local = 1'b1;
    end else begin
        col_sums_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_15_we1_local = 1'b1;
    end else begin
        col_sums_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred671_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred664_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_1_address0_local = col_sums_1_addr_reg_893_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_1_address0_local = col_sums_1_addr_reg_893;
    end else begin
        col_sums_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_1_address1_local = col_sums_1_addr_reg_893_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_1_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred671_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred664_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_1_ce1_local = 1'b1;
    end else begin
        col_sums_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred671_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_1_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred664_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_1_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_1_d0_local = 24'd0;
    end else begin
        col_sums_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred671_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred664_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_1_we0_local = 1'b1;
    end else begin
        col_sums_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_1_we1_local = 1'b1;
    end else begin
        col_sums_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred712_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred705_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_2_address0_local = col_sums_2_addr_reg_899_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_2_address0_local = col_sums_2_addr_reg_899;
    end else begin
        col_sums_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_2_address1_local = col_sums_2_addr_reg_899_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_2_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred712_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred705_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_2_ce1_local = 1'b1;
    end else begin
        col_sums_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred712_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_2_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred705_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_2_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_2_d0_local = 24'd0;
    end else begin
        col_sums_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred712_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred705_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_2_we0_local = 1'b1;
    end else begin
        col_sums_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_2_we1_local = 1'b1;
    end else begin
        col_sums_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred753_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred746_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_3_address0_local = col_sums_3_addr_reg_905_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_3_address0_local = col_sums_3_addr_reg_905;
    end else begin
        col_sums_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_3_address1_local = col_sums_3_addr_reg_905_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_3_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred753_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred746_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_3_ce1_local = 1'b1;
    end else begin
        col_sums_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred753_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_3_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred746_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_3_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_3_d0_local = 24'd0;
    end else begin
        col_sums_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred753_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred746_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_3_we0_local = 1'b1;
    end else begin
        col_sums_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_3_we1_local = 1'b1;
    end else begin
        col_sums_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred794_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred787_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_4_address0_local = col_sums_4_addr_reg_911_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_4_address0_local = col_sums_4_addr_reg_911;
    end else begin
        col_sums_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_4_address1_local = col_sums_4_addr_reg_911_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_4_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred794_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred787_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_4_ce1_local = 1'b1;
    end else begin
        col_sums_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred794_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_4_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred787_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_4_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_4_d0_local = 24'd0;
    end else begin
        col_sums_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred794_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred787_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_4_we0_local = 1'b1;
    end else begin
        col_sums_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_4_we1_local = 1'b1;
    end else begin
        col_sums_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred835_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred828_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_5_address0_local = col_sums_5_addr_reg_917_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_5_address0_local = col_sums_5_addr_reg_917;
    end else begin
        col_sums_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_5_address1_local = col_sums_5_addr_reg_917_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_5_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_5_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred835_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred828_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_5_ce1_local = 1'b1;
    end else begin
        col_sums_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred835_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_5_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred828_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_5_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_5_d0_local = 24'd0;
    end else begin
        col_sums_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred835_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred828_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_5_we0_local = 1'b1;
    end else begin
        col_sums_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_5_we1_local = 1'b1;
    end else begin
        col_sums_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred876_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_predicate_pred869_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_6_address0_local = col_sums_6_addr_reg_923_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_6_address0_local = col_sums_6_addr_reg_923;
    end else begin
        col_sums_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_6_address1_local = col_sums_6_addr_reg_923_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_6_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_6_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred876_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred869_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_6_ce1_local = 1'b1;
    end else begin
        col_sums_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred876_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_6_d0_local = 24'd8388607;
    end else if (((ap_predicate_pred869_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_6_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_6_d0_local = 24'd0;
    end else begin
        col_sums_6_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred876_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred869_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_6_we0_local = 1'b1;
    end else begin
        col_sums_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_6_we1_local = 1'b1;
    end else begin
        col_sums_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred917_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_predicate_pred910_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_7_address0_local = col_sums_7_addr_reg_929_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_7_address0_local = col_sums_7_addr_reg_929;
    end else begin
        col_sums_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_7_address1_local = col_sums_7_addr_reg_929_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_7_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_7_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred917_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred910_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_7_ce1_local = 1'b1;
    end else begin
        col_sums_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred917_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_7_d0_local = 24'd8388607;
    end else if (((ap_predicate_pred910_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_7_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_7_d0_local = 24'd0;
    end else begin
        col_sums_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred917_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred910_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_7_we0_local = 1'b1;
    end else begin
        col_sums_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_7_we1_local = 1'b1;
    end else begin
        col_sums_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred958_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_predicate_pred951_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_8_address0_local = col_sums_8_addr_reg_935_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_8_address0_local = col_sums_8_addr_reg_935;
    end else begin
        col_sums_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_8_address1_local = col_sums_8_addr_reg_935_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_8_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_8_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred958_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred951_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_ce1_local = 1'b1;
    end else begin
        col_sums_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred958_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_8_d0_local = 24'd8388607;
    end else if (((ap_predicate_pred951_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_8_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_8_d0_local = 24'd0;
    end else begin
        col_sums_8_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred958_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_pred951_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_8_we0_local = 1'b1;
    end else begin
        col_sums_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_8_we1_local = 1'b1;
    end else begin
        col_sums_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred992_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_pred999_state46 == 1'b1)))) begin
        col_sums_9_address0_local = col_sums_9_addr_reg_941_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_9_address0_local = col_sums_9_addr_reg_941;
    end else begin
        col_sums_9_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_9_address1_local = col_sums_9_addr_reg_941_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_9_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_9_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred992_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_pred999_state46 == 1'b1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_ce1_local = 1'b1;
    end else begin
        col_sums_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_pred999_state46 == 1'b1))) begin
        col_sums_9_d0_local = 24'd8388607;
    end else if (((ap_predicate_pred992_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_9_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_9_d0_local = 24'd0;
    end else begin
        col_sums_9_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred992_state46 == 1'b1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_pred999_state46 == 1'b1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_9_we0_local = 1'b1;
    end else begin
        col_sums_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_9_we1_local = 1'b1;
    end else begin
        col_sums_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred629_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred619_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sums_address0_local = col_sums_addr_reg_887_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_address0_local = col_sums_addr_reg_887;
    end else begin
        col_sums_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_address1_local = col_sums_addr_reg_887_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_address1_local = zext_ln116_fu_589_p1;
    end else begin
        col_sums_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred629_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred619_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_ce1_local = 1'b1;
    end else begin
        col_sums_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred629_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_d0_local = 24'd8388607;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred619_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        col_sums_d0_local = 24'd8388608;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sums_d0_local = 24'd0;
    end else begin
        col_sums_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred629_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred619_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln120_fu_692_p2 == 1'd1) & (trunc_ln116_reg_869_pp0_iter20_reg == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sums_we0_local = 1'b1;
    end else begin
        col_sums_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln116_reg_869_pp0_iter21_reg == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sums_we1_local = 1'b1;
    end else begin
        col_sums_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to22 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_buf_address0 = zext_ln120_1_fu_552_p1;

assign A_buf_ce0 = A_buf_ce0_local;

assign add_ln116_fu_536_p2 = (ap_sig_allocacmp_j_3 + 7'd1);

assign add_ln120_1_fu_546_p2 = (zext_ln110 + zext_ln120_fu_542_p1);

assign add_ln120_fu_686_p2 = ($signed(sext_ln120_1_fu_682_p1) + $signed(sext_ln120_fu_679_p1));

assign and_ln120_1_fu_803_p2 = (tmp_fu_698_p3 & or_ln120_1_fu_797_p2);

assign and_ln120_fu_785_p2 = (xor_ln120_fu_779_p2 & or_ln120_fu_773_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = col_sums_10_address0_local;

assign col_sums_10_address1 = col_sums_10_address1_local;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_10_ce1 = col_sums_10_ce1_local;

assign col_sums_10_d0 = col_sums_10_d0_local;

assign col_sums_10_d1 = trunc_ln120_reg_992;

assign col_sums_10_we0 = col_sums_10_we0_local;

assign col_sums_10_we1 = col_sums_10_we1_local;

assign col_sums_11_address0 = col_sums_11_address0_local;

assign col_sums_11_address1 = col_sums_11_address1_local;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_11_ce1 = col_sums_11_ce1_local;

assign col_sums_11_d0 = col_sums_11_d0_local;

assign col_sums_11_d1 = trunc_ln120_reg_992;

assign col_sums_11_we0 = col_sums_11_we0_local;

assign col_sums_11_we1 = col_sums_11_we1_local;

assign col_sums_12_address0 = col_sums_12_address0_local;

assign col_sums_12_address1 = col_sums_12_address1_local;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_12_ce1 = col_sums_12_ce1_local;

assign col_sums_12_d0 = col_sums_12_d0_local;

assign col_sums_12_d1 = trunc_ln120_reg_992;

assign col_sums_12_we0 = col_sums_12_we0_local;

assign col_sums_12_we1 = col_sums_12_we1_local;

assign col_sums_13_address0 = col_sums_13_address0_local;

assign col_sums_13_address1 = col_sums_13_address1_local;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_13_ce1 = col_sums_13_ce1_local;

assign col_sums_13_d0 = col_sums_13_d0_local;

assign col_sums_13_d1 = trunc_ln120_reg_992;

assign col_sums_13_we0 = col_sums_13_we0_local;

assign col_sums_13_we1 = col_sums_13_we1_local;

assign col_sums_14_address0 = col_sums_14_address0_local;

assign col_sums_14_address1 = col_sums_14_address1_local;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_14_ce1 = col_sums_14_ce1_local;

assign col_sums_14_d0 = col_sums_14_d0_local;

assign col_sums_14_d1 = trunc_ln120_reg_992;

assign col_sums_14_we0 = col_sums_14_we0_local;

assign col_sums_14_we1 = col_sums_14_we1_local;

assign col_sums_15_address0 = col_sums_15_address0_local;

assign col_sums_15_address1 = col_sums_15_address1_local;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_15_ce1 = col_sums_15_ce1_local;

assign col_sums_15_d0 = col_sums_15_d0_local;

assign col_sums_15_d1 = trunc_ln120_reg_992;

assign col_sums_15_we0 = col_sums_15_we0_local;

assign col_sums_15_we1 = col_sums_15_we1_local;

assign col_sums_1_address0 = col_sums_1_address0_local;

assign col_sums_1_address1 = col_sums_1_address1_local;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_1_ce1 = col_sums_1_ce1_local;

assign col_sums_1_d0 = col_sums_1_d0_local;

assign col_sums_1_d1 = trunc_ln120_reg_992;

assign col_sums_1_we0 = col_sums_1_we0_local;

assign col_sums_1_we1 = col_sums_1_we1_local;

assign col_sums_2_address0 = col_sums_2_address0_local;

assign col_sums_2_address1 = col_sums_2_address1_local;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_2_ce1 = col_sums_2_ce1_local;

assign col_sums_2_d0 = col_sums_2_d0_local;

assign col_sums_2_d1 = trunc_ln120_reg_992;

assign col_sums_2_we0 = col_sums_2_we0_local;

assign col_sums_2_we1 = col_sums_2_we1_local;

assign col_sums_3_address0 = col_sums_3_address0_local;

assign col_sums_3_address1 = col_sums_3_address1_local;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_3_ce1 = col_sums_3_ce1_local;

assign col_sums_3_d0 = col_sums_3_d0_local;

assign col_sums_3_d1 = trunc_ln120_reg_992;

assign col_sums_3_we0 = col_sums_3_we0_local;

assign col_sums_3_we1 = col_sums_3_we1_local;

assign col_sums_4_address0 = col_sums_4_address0_local;

assign col_sums_4_address1 = col_sums_4_address1_local;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_4_ce1 = col_sums_4_ce1_local;

assign col_sums_4_d0 = col_sums_4_d0_local;

assign col_sums_4_d1 = trunc_ln120_reg_992;

assign col_sums_4_we0 = col_sums_4_we0_local;

assign col_sums_4_we1 = col_sums_4_we1_local;

assign col_sums_5_address0 = col_sums_5_address0_local;

assign col_sums_5_address1 = col_sums_5_address1_local;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_5_ce1 = col_sums_5_ce1_local;

assign col_sums_5_d0 = col_sums_5_d0_local;

assign col_sums_5_d1 = trunc_ln120_reg_992;

assign col_sums_5_we0 = col_sums_5_we0_local;

assign col_sums_5_we1 = col_sums_5_we1_local;

assign col_sums_6_address0 = col_sums_6_address0_local;

assign col_sums_6_address1 = col_sums_6_address1_local;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_6_ce1 = col_sums_6_ce1_local;

assign col_sums_6_d0 = col_sums_6_d0_local;

assign col_sums_6_d1 = trunc_ln120_reg_992;

assign col_sums_6_we0 = col_sums_6_we0_local;

assign col_sums_6_we1 = col_sums_6_we1_local;

assign col_sums_7_address0 = col_sums_7_address0_local;

assign col_sums_7_address1 = col_sums_7_address1_local;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_7_ce1 = col_sums_7_ce1_local;

assign col_sums_7_d0 = col_sums_7_d0_local;

assign col_sums_7_d1 = trunc_ln120_reg_992;

assign col_sums_7_we0 = col_sums_7_we0_local;

assign col_sums_7_we1 = col_sums_7_we1_local;

assign col_sums_8_address0 = col_sums_8_address0_local;

assign col_sums_8_address1 = col_sums_8_address1_local;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_8_ce1 = col_sums_8_ce1_local;

assign col_sums_8_d0 = col_sums_8_d0_local;

assign col_sums_8_d1 = trunc_ln120_reg_992;

assign col_sums_8_we0 = col_sums_8_we0_local;

assign col_sums_8_we1 = col_sums_8_we1_local;

assign col_sums_9_address0 = col_sums_9_address0_local;

assign col_sums_9_address1 = col_sums_9_address1_local;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_9_ce1 = col_sums_9_ce1_local;

assign col_sums_9_d0 = col_sums_9_d0_local;

assign col_sums_9_d1 = trunc_ln120_reg_992;

assign col_sums_9_we0 = col_sums_9_we0_local;

assign col_sums_9_we1 = col_sums_9_we1_local;

assign col_sums_address0 = col_sums_address0_local;

assign col_sums_address1 = col_sums_address1_local;

assign col_sums_ce0 = col_sums_ce0_local;

assign col_sums_ce1 = col_sums_ce1_local;

assign col_sums_d0 = col_sums_d0_local;

assign col_sums_d1 = trunc_ln120_reg_992;

assign col_sums_we0 = col_sums_we0_local;

assign col_sums_we1 = col_sums_we1_local;

assign conv_i582_cast_fu_518_p1 = $signed(conv_i582);

assign grp_fu_584_p0 = {{A_buf_q0}, {14'd0}};

assign grp_fu_584_p1 = conv_i582_cast_reg_855;

assign icmp_ln116_fu_530_p2 = ((ap_sig_allocacmp_j_3 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln120_3_fu_761_p2 = ((tmp_s_fu_751_p4 != 15'd32767) ? 1'b1 : 1'b0);

assign icmp_ln120_4_fu_767_p2 = ((tmp_s_fu_751_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_692_p2 = ((add_ln120_fu_686_p2 == 39'd0) ? 1'b1 : 1'b0);

assign or_ln120_1_fu_797_p2 = (xor_ln120_1_fu_791_p2 | icmp_ln120_3_fu_761_p2);

assign or_ln120_2_fu_809_p2 = (and_ln120_fu_785_p2 | and_ln120_1_fu_803_p2);

assign or_ln120_fu_773_p2 = (tmp_14_fu_743_p3 | icmp_ln120_4_fu_767_p2);

assign sext_ln120_1_fu_682_p1 = $signed(grp_fu_584_p2);

assign sext_ln120_fu_679_p1 = $signed(tmp_8_reg_983);

assign tmp_14_fu_743_p3 = add_ln120_fu_686_p2[32'd23];

assign tmp_8_fu_608_p33 = 'bx;

assign tmp_fu_698_p3 = add_ln120_fu_686_p2[32'd38];

assign tmp_s_fu_751_p4 = {{add_ln120_fu_686_p2[38:24]}};

assign trunc_ln116_fu_557_p1 = ap_sig_allocacmp_j_3[3:0];

assign trunc_ln120_fu_706_p1 = add_ln120_fu_686_p2[23:0];

assign xor_ln120_1_fu_791_p2 = (tmp_14_fu_743_p3 ^ 1'd1);

assign xor_ln120_fu_779_p2 = (tmp_fu_698_p3 ^ 1'd1);

assign zext_ln116_fu_589_p1 = lshr_ln1_reg_877_pp0_iter19_reg;

assign zext_ln120_1_fu_552_p1 = add_ln120_1_fu_546_p2;

assign zext_ln120_fu_542_p1 = ap_sig_allocacmp_j_3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5
