// Seed: 395545127
module module_0 (
    id_1
);
  inout wire id_1;
  supply0 id_2;
  assign id_2 = id_1;
  assign id_2 = 1'b0;
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  wire id_6 = $display(id_4[1]);
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri  id_2
);
  integer id_4;
  module_0 modCall_1 (id_4);
  assign id_4 = 1;
  tri  id_5;
  tri1 id_6 = id_2;
  assign id_4 = id_5;
  wire id_7;
endmodule
