# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1740 0.001024 2048 380 820 17216 1.65683 34.6214 52.4191 88.7527 88.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 6.4e-05 512 260 2210 292864 11.7601 6.71501 385.742 209.646 614.024 614.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 0.000256 512 100 1390 75264 1.45203 1.70429 49.0414 79.4862 131.757 131.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 0.000512 512 430 690 34048 1.14701 0.832128 12.6847 26.2835 41.0481 41.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 6.4e-05 4096 370 5260 274176 72.1514 55.5784 6778.67 1675.77 8582.28 8582.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000512 1024 410 690 32640 1.43846 1.87469 23.1954 101.445 128.028 128.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 3.2e-05 2048 195 1120 499712 118.964 55.9872 1437.55 1675.96 3288.66 3288.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000512 512 140 1290 24576 1.96419 0.953728 19.183 51.0517 73.3103 73.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 0.000512 512 150 250 28672 1.52669 0.82976 4.48573 26.3004 33.2679 33.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 3.2e-05 1024 110 580 534528 55.5633 26.8861 398.519 838.105 1319.27 1319.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1740 0.001024 2048 380 820 17208 1.65754 41.0415 52.4083 95.1605 95.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 6.4e-05 512 260 2210 292608 11.7827 6.7343 468.391 209.536 696.606 696.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 0.000256 512 100 1390 75312 1.45869 1.71213 60.0338 79.1592 142.436 142.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 0.000512 512 430 690 33984 1.15171 0.832288 14.8771 26.2663 43.231 43.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 6.4e-05 4096 370 5260 273888 72.3285 55.7077 7869.32 1674.89 9672.37 9672.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000512 1024 410 690 32688 1.44448 1.88003 26.6714 101.41 131.48 131.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 3.2e-05 2048 195 1120 499968 118.905 56.1725 1636.39 1679.5 3491.16 3491.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000512 512 140 1290 24192 1.92282 0.933888 22.8502 49.4064 75.2697 75.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 0.000512 512 150 250 28224 1.53552 0.8232 5.0177 26.0809 33.5819 33.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 3.2e-05 1024 110 580 534528 55.6593 26.9414 453.087 837.538 1373.42 1373.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1740 0.001024 2048 380 820 17200 1.65581 43.2068 52.4089 97.3257 97.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 6.4e-05 512 260 2210 291840 11.7849 6.73046 486.378 209.621 714.678 714.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 0.000256 512 100 1390 75200 1.45197 1.70957 62.4476 81.0755 146.759 146.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 0.000512 512 430 690 33920 1.14614 0.825344 15.5358 26.1607 43.7649 43.8559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 6.4e-05 4096 370 5260 274240 72.1264 55.665 8179.22 1675.66 9982.78 9982.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000512 1024 410 690 32640 1.43827 1.87654 27.9452 101.421 132.754 132.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 3.2e-05 2048 195 1120 499200 118.906 56.1828 1706.38 1681.24 3562.91 3563.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000512 512 140 1290 24320 1.94358 0.941632 24.0309 49.6641 76.7358 76.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 0.000512 512 150 250 28160 1.51734 0.817664 5.27818 25.9553 33.7022 33.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 3.2e-05 1024 110 580 535040 55.4596 26.9222 473.822 838.024 1394.42 1394.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1740 0.001024 2048 380 820 17184 1.65747 39.8769 52.4077 93.9936 94.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 6.4e-05 512 260 2210 291840 11.7456 6.7113 453.794 209.278 681.689 681.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 0.000256 512 100 1390 75264 1.44998 1.70394 58.0116 81.0547 142.291 142.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 0.000512 512 430 690 33792 1.15002 0.827392 14.3733 26.214 42.663 42.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 6.4e-05 4096 370 5260 273792 71.9939 55.5825 7609.03 1675 9411.71 9411.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000512 1024 410 690 32448 1.43565 1.86675 25.8782 101.311 130.563 130.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 3.2e-05 2048 195 1120 497664 118.7 55.978 1587.03 1677.2 3439.1 3439.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000512 512 140 1290 24576 1.92883 0.940032 22.4963 49.6717 75.1905 75.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 0.000512 512 150 250 28416 1.51104 0.81808 4.93885 25.9724 33.3702 33.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 3.2e-05 1024 110 580 531456 55.6526 26.8949 440.108 836.629 1359.48 1359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1740 0.001024 2048 380 820 17200 1.66477 40.4147 52.5072 94.6398 94.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 6.4e-05 512 260 2210 291200 11.8429 6.7296 455.197 209.593 683.519 683.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 0.000256 512 100 1390 75200 1.46061 1.71219 58.9647 81.1461 143.358 143.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 0.000512 512 430 690 34000 1.15222 0.830784 14.6614 26.2513 42.995 43.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 6.4e-05 4096 370 5260 274000 72.5933 55.7417 7706.18 1677.59 9512.21 9512.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000512 1024 410 690 32600 1.44486 1.87472 26.3865 101.376 131.154 131.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 3.2e-05 2048 195 1120 499200 118.819 56.0816 1611.07 1679 3465.17 3465.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000512 512 140 1290 24000 1.96058 0.94464 22.3537 49.6951 75.1119 75.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 0.000512 512 150 250 28000 1.52925 0.823872 4.97997 25.9952 33.4589 33.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 3.2e-05 1024 110 580 534400 55.6534 27.2261 446.07 837.812 1366.94 1367.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1740 0.001024 2048 380 820 17136 1.65414 0 52.369 54.0378 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1740 0.001024 2048 380 820 17160 1.6569 41.9079 52.4577 96.0796 96.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 6.4e-05 512 260 2210 289920 11.8015 6.71613 468.417 209.067 696.165 696.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 0.000256 512 100 1390 75120 1.45651 1.71162 60.6749 79.4796 143.395 143.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 0.000512 512 430 690 34080 1.15565 0.831488 15.162 26.3209 43.5677 43.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 6.4e-05 4096 370 5260 273600 72.2942 55.7321 7898.87 1675.72 9702.73 9702.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000512 1024 410 690 32640 1.44384 1.80365 27.1213 101.521 131.961 132.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 3.2e-05 2048 195 1120 495360 119.111 56.0021 1644.02 1670.45 3489.78 3489.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000512 512 140 1290 23040 2.0016 0.946176 22.1175 49.7128 74.9348 75.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 0.000512 512 150 250 27840 1.5241 0.818016 5.16442 26.0138 33.6527 33.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 3.2e-05 1024 110 580 529920 55.784 26.9988 456.479 835.329 1374.78 1374.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1740 0.001024 2048 380 820 17152 1.66003 40.5687 52.4591 94.7431 94.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 6.4e-05 512 260 2210 290816 11.7457 6.70925 454.25 209.166 682.034 682.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 0.000256 512 100 1390 75008 1.44886 1.69984 58.908 80.9392 143.071 143.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 0.000512 512 430 690 33792 1.15562 0.834112 14.6272 26.3519 43.0703 43.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 6.4e-05 4096 370 5260 273920 72.1318 55.5986 7656.83 1677.46 9462.13 9462.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000512 1024 410 690 32512 1.45306 1.88621 26.2102 101.574 131.197 131.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 3.2e-05 2048 195 1120 495616 119.018 55.8798 1591.64 1671.79 3438.53 3438.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000512 512 140 1290 24576 1.96538 0.957984 22.7559 51.1119 76.9508 77.0702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 0.000512 512 150 250 28672 1.52614 0.831488 5.12432 26.3586 33.9748 34.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 3.2e-05 1024 110 580 532480 55.4362 26.8232 445.211 835.989 1363.66 1363.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1740 0.001024 2048 380 820 17088 1.65798 40.1879 52.4086 94.308 94.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 6.4e-05 512 260 2210 288768 11.7609 6.68886 458.318 208.32 685.251 685.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 0.000256 512 100 1390 74880 1.44499 1.70394 59.0785 79.4757 141.773 141.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 0.000512 512 430 690 33024 1.15098 0.823296 14.4599 26.0241 42.5569 42.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 6.4e-05 4096 370 5260 273408 72.0893 55.6139 7719.25 1673.49 9520.56 9520.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 0.000512 1024 410 690 32256 1.44054 1.87392 26.2632 101.438 131.087 131.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 3.2e-05 2048 195 1120 491520 119.152 55.654 1591.1 1669.88 3435.98 3436.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000512 512 140 1290 21504 1.94448 0.901152 20.4052 47.6755 71.0802 71.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 0.000512 512 150 250 27648 1.53904 0.820384 4.9783 26.0338 33.5023 33.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 3.2e-05 1024 110 580 528384 55.4532 26.7306 442.907 832.641 1357.93 1358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1740 0.001024 2048 380 820 17000 1.6511 43.9289 52.2364 97.8702 97.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 6.4e-05 512 260 2210 288000 11.8391 6.70483 495.33 208.589 722.622 722.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 0.000256 512 100 1390 74800 1.45203 1.70806 63.521 79.3619 146.115 146.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 0.000512 512 430 690 33600 1.14339 0.817376 15.8863 26.0488 43.9962 44.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 6.4e-05 4096 370 5260 273600 72.2888 55.7013 8250.3 1675.97 10054.4 10054.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 0.000512 1024 410 690 32400 1.44336 1.8815 28.4017 101.512 133.312 133.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 3.2e-05 2048 195 1120 492800 119.084 55.8264 1694.8 1671.42 3541.32 3541.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000512 512 140 1290 22400 2.02998 0.942496 22.9604 49.768 75.8512 75.9678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 0.000512 512 150 250 27200 1.54832 0.81952 5.24992 26.0607 33.8116 33.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 3.2e-05 1024 110 580 531200 55.4675 26.8145 476.483 833.617 1392.57 1392.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1740 0.001024 2048 380 820 16896 1.6489 48.7752 52.0611 102.541 102.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 6.4e-05 512 260 2210 290816 11.7478 6.70832 576.272 209.041 803.926 804.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 0.000256 512 100 1390 74752 1.44998 1.70496 74.3279 79.3771 156.932 157.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 0.000512 512 430 690 32768 1.13696 0.808768 17.9764 25.722 45.7421 45.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 6.4e-05 4096 370 5260 272384 72.1072 55.5397 9551.33 1671 11350.1 11350.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000512 1024 410 690 31744 1.42797 1.85354 32.6868 99.9577 135.999 136.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 3.2e-05 2048 195 1120 491520 120.099 56.1287 1980.05 1670.34 3826.8 3826.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000512 512 140 1290 20480 1.99622 0.899936 24.3036 47.7144 75.0658 75.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 0.000512 512 150 250 26624 1.48035 0.782048 6.04666 25.0487 33.4908 33.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 3.2e-05 1024 110 580 532480 55.372 26.8206 558.912 835.593 1476.89 1477.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1740 0.001024 2048 380 825 17248 1.66787 34.2697 52.4944 88.4866 88.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 6.4e-05 512 260 2220 292864 11.7305 7.79504 397.64 209.789 627.115 627.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 0.000256 512 100 1395 75392 1.45216 1.70627 50.6668 81.0154 134.915 134.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 0.000512 512 430 690 34048 1.14995 0.832352 12.4778 26.285 40.8454 40.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 6.4e-05 4096 370 5265 274176 72.0779 55.5695 6724.88 1677.59 8530.23 8530.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000512 1024 410 690 32768 1.436 1.88006 22.4321 101.53 127.351 127.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 930 3.2e-05 2048 195 1125 500736 119.153 55.969 2431.99 1676.92 4284.24 4284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 0.000512 512 140 1290 25088 1.94096 0.937984 19.8984 51.0396 73.9716 74.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 750 0.000512 512 150 255 29184 1.50976 0.831296 8.29283 26.2944 37.0587 37.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 820 3.2e-05 1024 110 585 533504 55.6941 26.8718 413.028 838.617 1334.4 1334.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1740 0.001024 2048 380 825 17240 1.66566 34.943 52.4453 89.1086 89.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 6.4e-05 512 260 2220 292480 11.8137 6.72154 402.806 209.592 631.091 631.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 0.000256 512 100 1395 75360 1.46384 1.7079 51.2867 80.7926 135.322 135.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 0.000512 512 430 690 34080 1.14794 0.82944 12.6244 26.2444 40.9479 41.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 6.4e-05 4096 370 5265 274080 72.4006 55.7231 6771.48 1675.41 8575.13 8575.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000512 1024 410 690 32720 1.44592 1.87642 22.7564 101.471 127.623 127.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 3.2e-05 2048 195 1125 500480 119.131 56.1234 1475.32 1692.21 3342.99 3343.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 0.000512 512 140 1290 24320 1.93971 0.945504 19.6117 49.6356 72.2892 72.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 750 0.000512 512 150 255 29120 1.51942 0.82768 4.57296 26.1473 33.1974 33.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 3.2e-05 1024 110 585 532480 55.9324 26.9476 394.103 849.577 1326.75 1326.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1740 0.001024 2048 380 825 17232 1.66749 35.1764 52.4566 89.3527 89.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 6.4e-05 512 260 2220 291840 11.7722 6.70925 399.657 209.284 627.581 627.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 0.000256 512 100 1395 75360 1.45376 1.70976 51.3948 81.7275 136.359 136.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 0.000512 512 430 690 34176 1.14986 0.829568 12.6269 26.3186 41.0225 41.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 6.4e-05 4096 370 5265 274176 72.2045 55.6585 6762.65 1676.03 8566.65 8566.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000512 1024 410 690 32736 1.44042 1.88294 22.7395 101.511 127.646 127.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 3.2e-05 2048 195 1125 499200 118.741 56.0435 1407.47 1672.9 3255.35 3255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 0.000512 512 140 1290 24576 1.92698 0.940032 19.8221 49.6431 72.4887 72.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 750 0.000512 512 150 255 29184 1.51219 0.825696 4.58346 26.2021 33.2504 33.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 3.2e-05 1024 110 585 531456 55.8032 26.9066 390.557 836.637 1310.1 1310.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1740 0.001024 2048 380 825 17248 1.66912 35.3198 52.56 89.6039 89.6614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 6.4e-05 512 260 2220 292096 11.7907 6.71747 410.214 209.464 638.346 638.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 0.000256 512 100 1395 75376 1.45894 1.71114 52.7035 80.5191 136.465 136.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 0.000512 512 430 690 34048 1.1584 0.831488 12.97 26.3461 41.403 41.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 6.4e-05 4096 370 5265 273952 72.3596 55.7068 6875.37 1676.79 8680.34 8680.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000512 1024 410 690 32704 1.44765 1.8857 23.3024 101.559 128.264 128.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 3.2e-05 2048 195 1125 498176 119.174 56.0403 1445.42 1688.14 3308.97 3309.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000512 512 140 1290 24192 1.95795 0.948224 20.0239 49.7515 72.8399 72.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 0.000512 512 150 255 29120 1.52554 0.831488 4.64429 26.358 33.4895 33.5995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 3.2e-05 1024 110 585 532224 55.8395 26.9232 401.858 837.392 1322.21 1322.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1740 0.001024 2048 380 825 17216 1.66502 36.8481 52.4868 91.054 91.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 6.4e-05 512 260 2220 292864 11.7516 6.71443 397.162 209.763 625.552 625.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 0.000256 512 100 1395 75264 1.45142 1.70803 51.2264 80.4839 134.941 135.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 0.000512 512 430 690 34048 1.14787 0.82912 13.1237 26.3007 41.5042 41.5934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 6.4e-05 4096 370 5265 273920 72.1263 55.6156 6944.95 1676.79 8749.59 8749.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000512 1024 410 690 32640 1.43978 1.87958 23.9269 101.482 128.801 128.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 3.2e-05 2048 195 1125 499712 118.775 56.0404 1481.54 1676.82 3333.37 3333.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000512 512 140 1290 24576 1.96154 0.954336 19.8234 51.0625 73.9542 74.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 0.000512 512 150 255 29184 1.51984 0.830112 4.79757 26.3112 33.5882 33.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 3.2e-05 1024 110 585 532480 55.7407 26.9967 411.975 838.518 1333.43 1333.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1740 0.001024 2048 380 825 17208 1.66534 41.7937 52.4535 95.9683 96.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 6.4e-05 512 260 2220 292608 11.7765 6.73178 476.538 209.55 704.755 704.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 0.000256 512 100 1395 75312 1.456 1.71008 61.4841 80.2998 145.023 145.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 0.000512 512 430 690 33984 1.15328 0.828864 15.2187 26.2711 43.5744 43.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 6.4e-05 4096 370 5265 273888 72.2965 55.7056 7934.33 1675.13 9737.57 9737.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000512 1024 410 690 32688 1.44179 1.88211 27.4373 101.416 132.251 132.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 3.2e-05 2048 195 1125 499968 118.769 56.24 1667.25 1693.41 3535.86 3536.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000512 512 140 1290 24192 1.91654 0.929472 23.458 49.4068 75.8662 75.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 0.000512 512 150 255 28800 1.51322 0.821248 5.40093 26.0901 33.9529 34.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 3.2e-05 1024 110 585 532224 66.3761 26.9435 464.657 849.204 1407.37 1407.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1740 0.001024 2048 380 825 17200 1.66707 41.3233 52.9574 96.0043 96.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 6.4e-05 512 260 2220 291840 11.7865 6.72406 464.926 211.665 695.265 695.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 0.000256 512 100 1395 75200 1.45014 1.70736 60.0244 81.6701 144.926 145.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 0.000512 512 430 690 33920 1.14627 0.827872 14.8367 26.4153 43.3266 43.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 6.4e-05 4096 370 5265 273920 72.1251 55.6743 7733.81 1692.07 9553.79 9553.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000512 1024 410 690 32640 1.43782 1.8759 26.8083 101.905 132.102 132.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 3.2e-05 2048 195 1125 499200 118.781 56.0368 1626.81 1691.95 3493.78 3493.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000512 512 140 1290 24320 1.93718 0.94368 22.9682 49.906 75.9085 76.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 0.000512 512 150 255 28800 1.50051 0.81712 5.25354 26.2099 33.9124 34.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 3.2e-05 1024 110 585 532480 55.7343 26.9224 454.565 858.178 1395.59 1395.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1740 0.001024 2048 380 825 17184 1.66326 43.3664 52.4868 97.5716 97.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 6.4e-05 512 260 2220 291840 11.7475 6.7113 498.678 209.466 726.762 726.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 0.000256 512 100 1395 75264 1.4463 1.70598 64.1251 79.9759 147.324 147.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 0.000512 512 430 690 33792 1.14893 0.830144 15.8185 26.2368 44.1372 44.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 6.4e-05 4096 370 5265 273792 71.9497 55.6052 8222.32 1676.44 10026.4 10026.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 0.000512 1024 410 690 32448 1.43142 1.86982 28.4915 101.35 133.216 133.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 3.2e-05 2048 195 1125 497664 118.566 55.9415 1727.94 1688.37 3591.02 3591.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000512 512 140 1290 24576 1.93011 0.942112 24.8557 49.6951 77.5789 77.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 0.000512 512 150 255 28416 1.51338 0.8192 5.54125 25.9916 33.9953 34.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 3.2e-05 1024 110 585 531456 55.5861 26.8738 486.377 837.171 1406.2 1406.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1740 0.001024 2048 380 825 17200 1.66579 44.1426 52.545 98.4081 98.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 6.4e-05 512 260 2220 291200 11.8328 6.73795 490.763 209.597 719.092 719.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 0.000256 512 100 1395 75200 1.45645 1.7111 63.849 81.1025 148.191 148.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 0.000512 512 430 690 34000 1.15293 0.829824 15.7791 26.2474 44.1104 44.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 6.4e-05 4096 370 5265 274000 72.5133 55.7373 8178.03 1677.68 9984.08 9984.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 0.000512 1024 410 690 32600 1.44403 1.87299 28.325 101.382 133.097 133.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 3.2e-05 2048 195 1125 499200 118.732 56.0906 1721.18 1679.59 3575.79 3575.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000512 512 140 1290 24000 1.95846 0.94208 24.1163 49.6998 76.8771 76.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 0.000512 512 150 255 28800 1.5119 0.818816 5.60816 25.9932 34.0636 34.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 3.2e-05 1024 110 585 531200 55.9245 26.9599 480.974 837.865 1401.91 1402.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1740 0.001024 2048 380 825 17136 1.66269 43.2748 52.4177 97.4103 97.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 6.4e-05 512 260 2220 292096 11.7572 6.72154 496.872 209.499 725.012 725.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 0.000256 512 100 1395 75264 1.45226 1.708 64.0958 79.9947 147.328 147.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 0.000512 512 430 690 33600 1.14464 0.821248 15.7124 26.0795 43.8593 43.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 6.4e-05 4096 370 5265 273728 72.1365 55.6615 8243.63 1677.04 10048.6 10048.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000512 1024 410 690 32480 1.43456 1.87184 28.5471 101.334 133.263 133.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 3.2e-05 2048 195 1125 498176 118.626 56.0245 1732.73 1674.51 3582.08 3582.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000512 512 140 1290 23296 1.92717 0.919552 23.4556 49.2009 75.6648 75.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 0.000512 512 150 255 28672 1.51658 0.823296 5.63302 26.0919 34.1976 34.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 3.2e-05 1024 110 585 530432 55.9008 26.8953 485.948 840.397 1409.34 1409.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1740 0.001024 2048 380 825 17160 1.66493 43.3581 52.4471 97.5225 97.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 6.4e-05 512 260 2220 289920 11.8133 6.72333 483.519 208.781 710.996 711.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 0.000256 512 100 1395 75120 1.4591 1.70931 62.8785 80.8813 147.002 147.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 0.000512 512 430 690 34080 1.15139 0.83136 15.6765 26.2944 44.0507 44.1417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 6.4e-05 4096 370 5265 273600 72.2842 55.7117 8143.25 1674.1 9945.45 9945.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 0.000512 1024 410 690 32640 1.44384 1.88426 28.2462 101.47 133.118 133.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 3.2e-05 2048 195 1125 495360 119.085 55.9812 1694.93 1670.95 3541.15 3541.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000512 512 140 1290 23040 2.0047 0.948224 23.0453 49.6887 75.8429 75.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 0.000512 512 150 255 28800 1.51235 0.817152 5.64531 25.9909 34.0985 34.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 3.2e-05 1024 110 585 529920 55.7356 26.8706 474.112 834.543 1391.46 1391.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1740 0.001024 2048 380 825 17152 1.66653 41.3743 52.4371 95.5314 95.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 6.4e-05 512 260 2220 290816 11.7348 6.70586 463.105 208.939 690.646 690.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 0.000256 512 100 1395 75008 1.44998 1.70394 60.1052 79.793 143.125 143.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 0.000512 512 430 690 33792 1.1521 0.832032 14.8641 26.3187 43.2641 43.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 6.4e-05 4096 370 5265 273920 72.0872 55.5849 7811.75 1675.63 9615.16 9615.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 0.000512 1024 410 690 32512 1.44179 1.88211 26.8425 101.518 131.756 131.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 3.2e-05 2048 195 1125 495616 118.976 55.9234 1623.7 1669.93 3468.72 3468.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000512 512 140 1290 24576 1.96896 0.953824 23.3555 51.0877 77.5223 77.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 0.000512 512 150 255 28672 1.53552 0.83024 5.30624 26.3295 34.1328 34.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 3.2e-05 1024 110 585 528384 55.8476 26.8231 452.964 837.133 1372.95 1373.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1740 0.001024 2048 380 825 17088 1.66502 45.1645 52.4441 99.3273 99.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 6.4e-05 512 260 2220 288768 11.7488 6.68534 540.84 208.327 767.762 767.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 0.000256 512 100 1395 74880 1.44666 1.70154 70.3456 79.4813 153.046 153.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 0.000512 512 430 690 33024 1.14893 0.820032 17.1203 26.0248 45.2156 45.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 6.4e-05 4096 370 5265 273408 72.0641 55.609 8993.52 1673.49 10794.8 10794.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 0.000512 1024 410 690 32256 1.43741 1.88003 31.202 101.44 136.031 136.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 3.2e-05 2048 195 1125 491520 118.936 55.6358 1864.97 1664.78 3704.51 3704.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000512 512 140 1290 21504 1.94922 0.896448 24.1081 47.674 74.7822 74.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 0.000512 512 150 255 27648 1.53123 0.8192 6.00064 26.0328 34.5164 34.6264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 3.2e-05 1024 110 585 528384 55.4199 26.7595 528.533 832.482 1443.38 1443.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1740 0.001024 2048 380 825 17000 1.66093 47.9171 52.2727 101.903 101.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 6.4e-05 512 260 2220 288000 11.84 6.70278 550.462 208.582 777.753 777.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 0.000256 512 100 1395 74800 1.44778 1.70688 70.8857 78.5273 152.639 152.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 0.000512 512 430 690 33600 1.14598 0.822688 17.6284 26.0485 45.7493 45.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 6.4e-05 4096 370 5265 273600 72.2532 55.7044 9118.94 1675.95 10923 10923.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 0.000512 1024 410 690 32400 1.44317 1.8847 31.4754 101.519 136.391 136.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 3.2e-05 2048 195 1125 492800 119.009 55.8653 1872.57 1671.44 3719.08 3719.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000512 512 140 1290 22400 2.03248 0.94656 25.2398 49.7607 78.138 78.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 0.000512 512 150 255 28800 1.51274 0.8192 6.28726 26.0604 34.8075 34.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 3.2e-05 1024 110 585 524800 56.0064 26.8001 524.491 833.522 1441.01 1441.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1740 0.001024 2048 380 825 16896 1.65994 43.7757 52.1442 97.6341 97.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 6.4e-05 512 260 2220 290816 11.7438 6.70717 496.184 209.223 724.02 724.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 0.000256 512 100 1395 74752 1.44867 1.70787 64.2408 78.9104 146.384 146.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 0.000512 512 430 690 32768 1.13699 0.809568 15.625 25.7439 43.4203 43.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 6.4e-05 4096 370 5265 272384 72.0208 55.5582 8253.22 1672.49 10053.4 10053.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 0.000512 1024 410 690 31744 1.4295 1.85555 27.9975 100.002 131.356 131.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 3.2e-05 2048 195 1125 491520 120.156 55.8468 1715.17 1671.94 3563.32 3563.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000512 512 140 1290 20480 1.99904 0.904704 21.1376 47.735 71.9308 72.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 0.000512 512 150 255 26624 1.48515 0.782432 5.3609 25.0699 32.8289 32.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 3.2e-05 1024 110 585 524288 56.1318 26.8244 480.292 836.009 1399.45 1399.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1740 0.001024 2048 380 820 17280 1.65994 32.5695 52.5438 86.8276 86.8832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 6.4e-05 512 260 2220 292864 11.7396 6.71453 377.507 209.786 605.905 606.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 0.000256 512 100 1400 75328 1.44986 1.70918 48.4463 82.0247 133.704 133.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 0.000512 512 430 700 34048 1.14989 0.83008 12.0335 26.2865 40.3995 40.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 6.4e-05 4096 370 5260 274304 72.0438 55.5788 6327.61 1677.66 8133.01 8133.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000512 1024 410 700 32704 1.43974 1.88397 21.5232 101.532 126.452 126.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 930 3.2e-05 2048 195 1120 498688 119.411 56.0175 2379.07 1677.15 4231.85 4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 0.000512 512 140 1300 25088 1.94128 0.93728 18.8719 51.0448 72.95 73.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 750 0.000512 512 150 260 27648 1.55152 0.829664 6.77811 26.296 35.5813 35.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 3.2e-05 1024 110 580 530432 56.0018 27.1239 382.56 838.549 1304.42 1304.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1740 0.001024 2048 380 820 17280 1.66707 36.5899 52.5575 90.8666 90.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 6.4e-05 512 260 2220 292480 11.7979 6.72154 424.2 209.749 652.632 652.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 0.000256 512 100 1400 75360 1.45869 1.7112 54.7428 79.4564 137.441 137.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 0.000512 512 430 700 33920 1.15312 0.829568 13.6381 26.2707 41.9911 42.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 6.4e-05 4096 370 5260 274080 72.3599 55.724 7110.32 1676.68 8915.2 8915.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000512 1024 410 700 32720 1.44387 1.8832 24.4596 101.509 129.369 129.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 3.2e-05 2048 195 1120 497920 119.653 56.1127 1548.32 1691.22 3415.5 3415.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 0.000512 512 140 1300 24320 1.9457 0.944192 20.911 49.6507 73.6042 73.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 750 0.000512 512 150 260 27520 1.55062 0.825344 4.79066 26.1708 33.4648 33.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 3.2e-05 1024 110 580 529920 56.1883 26.9528 411.116 838.561 1333.01 1333.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1740 0.001024 2048 380 820 17232 1.65725 34.6085 52.4577 88.7792 88.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 6.4e-05 512 260 2220 291840 11.7612 6.72736 394.285 209.455 622.385 622.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 0.000256 512 100 1400 75264 1.45437 1.70928 50.9132 80.4876 134.638 134.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 0.000512 512 430 700 33984 1.15296 0.831488 12.7261 26.3423 41.1515 41.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 6.4e-05 4096 370 5260 274176 72.1506 55.6533 6611.61 1677.4 8416.92 8417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000512 1024 410 700 32736 1.44234 1.88006 22.9018 101.554 127.85 127.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 3.2e-05 2048 195 1120 497664 119.114 56.0159 1385.77 1674.45 3235.55 3235.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 0.000512 512 140 1300 24576 1.92448 0.938624 19.5625 49.662 72.2437 72.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 0.000512 512 150 260 27648 1.54448 0.828992 4.3905 26.2227 33.1186 33.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 3.2e-05 1024 110 580 529920 56.0686 26.8923 382.431 837.343 1302.93 1303.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1740 0.001024 2048 380 820 17248 1.66294 35.1355 52.5248 89.3787 89.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 6.4e-05 512 260 2220 292096 11.7967 6.72966 402.03 209.466 630.186 630.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 0.000256 512 100 1400 75264 1.45994 1.71293 52.0191 79.2909 134.556 134.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 0.000512 512 430 700 34048 1.15338 0.831488 13.083 26.3433 41.5124 41.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 6.4e-05 4096 370 5260 273952 72.3532 55.7158 6692.06 1676.78 8497.02 8497.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000512 1024 410 700 32704 1.44403 1.88739 23.4287 101.566 128.398 128.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 3.2e-05 2048 195 1120 496384 119.69 56.0466 1407.33 1674.41 3257.67 3257.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000512 512 140 1300 24192 1.95571 0.946176 19.8421 49.7508 72.6521 72.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 0.000512 512 150 260 27776 1.55978 0.831648 4.49872 26.3593 33.3814 33.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 3.2e-05 1024 110 580 528640 56.2424 26.9212 389.051 837.316 1309.72 1309.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1740 0.001024 2048 380 820 17216 1.65722 34.9397 52.9081 89.5595 89.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 6.4e-05 512 260 2220 292864 11.7586 6.71792 384.028 211.622 614.284 614.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 0.000256 512 100 1400 75136 1.45334 1.70509 49.8697 81.9978 135.098 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 0.000512 512 430 700 34048 1.14963 0.829568 12.9831 26.5375 41.602 41.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 6.4e-05 4096 370 5260 274176 72.116 55.5909 6726.05 1691.62 8545.49 8545.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000512 1024 410 700 32640 1.43798 1.87802 23.6064 101.929 128.92 128.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 3.2e-05 2048 195 1120 497664 119.296 56.0285 1430.97 1691.5 3297.99 3298.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000512 512 140 1300 24576 1.95997 0.95264 19.4112 51.2798 73.7603 73.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 0.000512 512 150 260 27648 1.55677 0.830848 4.5567 26.55 33.6217 33.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 3.2e-05 1024 110 580 530432 55.9594 26.8872 396.345 845.914 1325.29 1325.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1740 0.001024 2048 380 820 17208 1.65856 44.0361 52.4594 98.2071 98.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 6.4e-05 512 260 2220 292608 11.7768 6.72765 501.676 209.72 730.059 730.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 0.000256 512 100 1400 75312 1.45862 1.71008 65.1722 81.1602 149.572 149.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 0.000512 512 430 700 33984 1.15302 0.830784 16.3356 26.2882 44.7076 44.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 6.4e-05 4096 370 5260 273888 72.2391 55.722 8289.21 1676.51 10093.8 10093.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000512 1024 410 700 32544 1.44179 1.88147 29.1625 101.458 134.016 134.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 3.2e-05 2048 195 1120 497664 119.333 56.0965 1741.83 1676.43 3593.88 3594.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000512 512 140 1300 24192 1.92362 0.93184 24.8347 49.4263 77.2704 77.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 0.000512 512 150 260 27072 1.56064 0.824864 5.5167 26.1056 34.1432 34.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 3.2e-05 1024 110 580 529920 56.0587 26.9449 483.93 848.767 1415.89 1416.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1740 0.001024 2048 380 820 17136 1.66256 31.0177 52.4107 85.145 85.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 6.4e-05 512 260 2220 290304 11.767 6.70925 347.914 208.81 575.361 575.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 0.000256 512 100 1400 74880 1.45334 1.70803 45.3691 80.799 129.398 129.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 0.000512 512 430 700 33408 1.15088 0.825344 11.3714 26.1271 39.5724 39.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 6.4e-05 4096 370 5260 273600 72.0927 55.65 5740.29 1675.31 7543.45 7543.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 0.000512 1024 410 700 32544 1.44179 1.88416 20.4104 101.512 125.323 125.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 3.2e-05 2048 195 1120 493056 119.372 55.8715 1197.9 1668.83 3042.17 3042.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000512 512 140 1300 23040 1.88342 0.897312 16.7612 47.633 67.3297 67.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 0.000512 512 150 260 26496 1.54109 0.808544 3.92563 25.7466 32.153 32.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 3.2e-05 1024 110 580 525312 56.0811 26.88 334.281 838.969 1256.39 1256.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1740 0.001024 2048 380 820 17200 1.65779 43.5413 52.458 97.713 97.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 6.4e-05 512 260 2220 291840 11.7846 6.72662 482.364 209.822 710.862 711.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 0.000256 512 100 1400 75200 1.45302 1.71123 62.5125 80.0273 145.776 145.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 0.000512 512 430 700 33600 1.15386 0.825344 15.5868 26.1873 43.8515 43.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 6.4e-05 4096 370 5260 273920 72.1025 55.6685 8038.9 1677.25 9844.04 9844.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000512 1024 410 700 32640 1.43808 1.87802 28.0985 101.468 132.952 133.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 3.2e-05 2048 195 1120 496640 119.509 56.0271 1684.35 1677.23 3537.31 3537.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000512 512 140 1300 24320 1.93965 0.946176 24.1279 49.681 76.8508 76.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 0.000512 512 150 260 26880 1.5456 0.817152 5.26838 25.9868 33.7495 33.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 3.2e-05 1024 110 580 529920 55.977 26.9306 467.228 838.713 1389.04 1389.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1740 0.001024 2048 380 820 17120 1.65978 30.0934 52.4585 84.265 84.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 6.4e-05 512 260 2220 291840 11.7824 6.71446 339.841 209.859 568.355 568.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 0.000256 512 100 1400 74880 1.44506 1.70349 43.9325 81.1063 128.26 128.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 0.000512 512 430 700 33280 1.14368 0.819872 10.9599 26.0226 39.0448 39.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 6.4e-05 4096 370 5260 273920 71.9706 55.5858 5588.97 1677.51 7394.14 7394.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 0.000512 1024 410 700 32320 1.43542 1.87187 19.7476 101.36 124.486 124.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 3.2e-05 2048 195 1120 496640 119.192 55.9998 1171.82 1677.17 3024.37 3024.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000512 512 140 1300 23040 2.03846 0.944128 16.1702 49.7296 69.0353 69.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 0.000512 512 150 260 26880 1.55251 0.818912 3.81779 26.0359 32.3628 32.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 3.2e-05 1024 110 580 527360 56.0795 26.8888 325.913 838.958 1248.02 1248.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1740 0.001024 2048 380 820 17184 1.65872 40.4793 52.4506 94.643 94.7016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 6.4e-05 512 260 2220 291840 11.7397 6.71181 454.124 209.462 682.199 682.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 0.000256 512 100 1400 75072 1.44573 1.70602 58.2237 81.032 142.478 142.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 0.000512 512 430 700 33792 1.15267 0.82768 14.7047 26.2362 43.0217 43.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 6.4e-05 4096 370 5260 273792 71.9481 55.5829 7542.89 1676.48 9347.02 9347.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 0.000512 1024 410 700 32448 1.43645 1.8719 26.2814 101.353 131.013 131.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 3.2e-05 2048 195 1120 497664 118.594 55.9391 1577.36 1690.8 3442.88 3443.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000512 512 140 1300 24576 1.93002 0.939584 22.8366 49.6925 75.5539 75.6734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 0.000512 512 150 260 26880 1.54675 0.81904 5.00144 25.9873 33.4897 33.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 3.2e-05 1024 110 580 528384 55.954 26.8657 435.516 837.24 1355.76 1355.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1740 0.001024 2048 380 820 17088 1.65888 28.3948 52.4069 82.5144 82.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 6.4e-05 512 260 2220 288768 11.7637 6.68493 323.296 208.326 550.234 550.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 0.000256 512 100 1400 74496 1.44646 1.70189 41.7458 80.6154 125.581 125.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 0.000512 512 430 700 33024 1.1511 0.819872 10.4883 26.0205 38.5825 38.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 6.4e-05 4096 370 5260 273408 72.0537 55.5895 5350.48 1673.49 7151.72 7151.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 0.000512 1024 410 700 32256 1.43798 1.87584 18.8898 101.436 123.711 123.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 3.2e-05 2048 195 1120 491520 118.955 55.6242 1110.31 1664.78 2949.86 2950.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000512 512 140 1300 21504 2.02624 0.895296 14.4805 47.6704 65.2287 65.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 0.000512 512 150 260 26112 1.57318 0.8192 3.50691 26.0359 32.0621 32.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 3.2e-05 1024 110 580 522240 55.9244 26.7325 308.632 832.665 1224.14 1224.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1740 0.001024 2048 380 820 17200 1.66106 41.5023 52.461 95.6768 95.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 6.4e-05 512 260 2220 291200 11.8204 6.73187 469.248 209.398 697.355 697.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 0.000256 512 100 1400 75200 1.45914 1.70992 61.2752 81.0521 145.566 145.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 0.000512 512 430 700 33600 1.15821 0.828832 15.2959 26.2278 43.6089 43.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 6.4e-05 4096 370 5260 274000 72.5003 55.7316 7838.04 1676.07 9642.45 9642.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 0.000512 1024 410 700 32400 1.44384 1.88006 27.4028 101.334 132.134 132.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 3.2e-05 2048 195 1120 496000 119.795 56.1377 1641.86 1673.87 3491.85 3491.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000512 512 140 1300 24000 1.95405 0.944864 23.1989 49.6716 75.9282 76.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 0.000512 512 150 260 27200 1.54963 0.821152 5.20861 25.9697 33.678 33.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 3.2e-05 1024 110 580 528000 56.2176 26.9517 455.035 839.017 1377.41 1377.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1740 0.001024 2048 380 820 17000 1.65194 29.3063 52.2431 83.2565 83.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 6.4e-05 512 260 2220 288000 11.8461 6.7072 328.459 208.618 555.793 555.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 0.000256 512 100 1400 74800 1.45091 1.70803 43.227 80.7379 127.195 127.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 0.000512 512 430 700 32800 1.15677 0.821248 10.6968 26.0512 38.8252 38.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 6.4e-05 4096 370 5260 273600 72.2556 55.7189 5487.13 1676.16 7291.38 7291.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 0.000512 1024 410 700 32400 1.44115 1.88211 19.5055 101.521 124.423 124.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 3.2e-05 2048 195 1120 492800 119.027 55.8711 1145.17 1680.21 3000.46 3000.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000512 512 140 1300 22400 2.03405 0.94944 15.5636 49.7589 68.4622 68.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 0.000512 512 150 260 27200 1.55053 0.819552 3.72992 26.066 32.297 32.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 3.2e-05 1024 110 580 524800 55.9945 26.8002 319.071 833.715 1235.77 1235.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1740 0.001024 2048 380 820 17136 1.65306 0 52.3189 53.9869 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1740 0.001024 2048 380 820 17024 1.65254 0 52.3709 54.0366 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1740 0.001024 2048 380 820 17160 1.65651 50.192 52.4533 104.355 104.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 6.4e-05 512 260 2220 289920 11.799 6.72115 572.825 208.961 800.469 800.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 0.000256 512 100 1400 75120 1.45606 1.71008 74.9042 79.4357 157.581 157.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 0.000512 512 430 700 33600 1.15696 0.831488 18.6974 26.3205 47.1065 47.2011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 6.4e-05 4096 370 5260 273600 72.2385 55.7126 9541.65 1675.64 11345.4 11345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 0.000512 1024 410 700 32640 1.44442 1.82269 33.6218 101.517 138.48 138.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 3.2e-05 2048 195 1120 495360 118.927 55.9853 1990.17 1685.11 3850.38 3850.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000512 512 140 1300 23040 1.99942 0.948224 27.6167 49.7067 80.4305 80.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 0.000512 512 150 260 26880 1.55306 0.821248 6.35859 26.006 34.8726 34.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 3.2e-05 1024 110 580 526080 56.1197 26.8718 552.136 835.141 1470.46 1470.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1740 0.001024 2048 380 820 17040 1.65498 33.8596 52.4456 88.015 88.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 6.4e-05 512 260 2220 288000 11.8565 6.71491 383.9 209.043 611.671 611.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 0.000256 512 100 1400 74880 1.44794 1.70682 50.5559 79.392 133.172 133.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 0.000512 512 430 700 32640 1.15264 0.819712 12.4332 26.0695 40.574 40.6665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 6.4e-05 4096 370 5260 273600 72.0401 55.6612 6452.99 1675.93 8256.73 8256.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 0.000512 1024 410 700 32160 1.4263 1.85642 22.6796 99.9794 126.016 126.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 3.2e-05 2048 195 1120 491520 119.947 56.2034 1337.5 1670.32 3184.16 3184.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000512 512 140 1300 23040 1.99331 0.946176 18.7338 49.7803 71.6115 71.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 0.000512 512 150 260 26880 1.55843 0.82192 4.48502 26.0849 33.0804 33.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 3.2e-05 1024 110 580 522240 56.3415 26.8435 370.403 837.123 1290.9 1291.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1740 0.001024 2048 380 820 17152 1.65696 48.8646 52.4527 103.027 103.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 6.4e-05 512 260 2220 290816 11.7291 6.70925 557.589 209.145 785.326 785.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 0.000256 512 100 1400 75008 1.45024 1.70419 72.8188 80.565 156.608 156.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 0.000512 512 430 700 33792 1.15283 0.833312 18.2764 26.3487 46.7094 46.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 6.4e-05 4096 370 5260 273920 72.067 55.593 9315.82 1677.31 11120.9 11121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 0.000512 1024 410 700 32512 1.44205 1.88358 32.8262 101.567 137.793 137.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 3.2e-05 2048 195 1120 495616 118.909 55.9227 1935.23 1671.49 3781.74 3781.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000512 512 140 1300 24576 1.97072 0.958464 28.5846 51.0995 82.7686 82.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 0.000512 512 150 260 27648 1.56109 0.830464 6.3721 26.3565 35.2499 35.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 3.2e-05 1024 110 580 528384 55.8071 26.8171 537.241 835.846 1455.91 1456.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1740 0.001024 2048 380 820 16896 1.65094 32.7414 52.1131 86.5571 86.6139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 6.4e-05 512 260 2220 290816 11.7432 6.71142 373.772 209.258 601.639 601.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 0.000256 512 100 1400 74752 1.45101 1.70595 48.8058 80.7078 132.744 132.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 0.000512 512 430 700 32768 1.13645 0.807168 12.1403 25.7453 39.9255 40.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 6.4e-05 4096 370 5260 272384 72.0297 55.5563 6212.98 1672.68 8013.35 8013.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 0.000512 1024 410 700 31744 1.42794 1.85242 21.7926 100.008 125.149 125.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 3.2e-05 2048 195 1120 491520 120.144 55.9698 1288.65 1672.18 3137.13 3137.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000512 512 140 1300 20480 1.99504 0.897568 16.1308 47.7309 66.9119 67.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 0.000512 512 150 260 24576 1.52752 0.77984 4.01008 25.0696 31.521 31.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 3.2e-05 1024 110 580 524288 56.1004 26.9052 358.483 836.204 1277.88 1278.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1740 0.001024 2048 380 820 17088 1.65888 43.278 52.4123 97.4008 97.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 6.4e-05 512 260 2220 288768 11.751 6.69066 482.549 208.33 709.482 709.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 0.000256 512 100 1400 74496 1.44794 1.69827 62.7117 80.5301 146.46 146.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 0.000512 512 430 700 33024 1.15082 0.8192 15.7692 26.0225 43.864 43.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 6.4e-05 4096 370 5260 273408 72.0404 55.6181 8137.18 1673.59 9938.55 9938.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 0.000512 1024 410 700 32256 1.43974 1.80682 28.275 101.441 133.037 133.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 3.2e-05 2048 195 1120 491520 118.975 55.7683 1683.75 1668.84 3527.53 3527.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000512 512 140 1300 21504 1.94877 0.897632 21.9719 47.6689 72.6421 72.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 0.000512 512 150 260 26112 1.57584 0.818112 5.17194 26.0368 33.7351 33.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 3.2e-05 1024 110 580 522240 55.9558 27.1811 463.663 832.62 1379.61 1379.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1740 0.001024 2048 380 820 16896 1.66096 29.5093 52.4086 83.6335 83.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 6.4e-05 512 260 2220 282624 11.7646 6.61683 334.226 206.39 559.155 559.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 0.000256 512 100 1400 74496 1.44832 1.70854 44.3991 80.221 127.849 127.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 0.000512 512 430 700 32256 1.1585 0.827616 10.9653 26.1486 39.2 39.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 6.4e-05 4096 370 5260 273408 72.0384 55.5861 5665.82 1674.5 7468.05 7468.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 0.000512 1024 410 700 31488 1.43146 1.8599 19.7844 100.13 123.277 123.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 3.2e-05 2048 195 1120 479232 119.718 55.0973 1150.28 1648.84 2974.13 2974.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000512 512 140 1300 18432 2.14384 0.907264 13.2121 48.8424 65.2605 65.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 0.000512 512 150 260 24576 1.53142 0.787936 3.81872 25.1329 31.4053 31.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 3.2e-05 1024 110 580 516096 55.7275 26.4415 324.296 824.61 1231.26 1231.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1740 0.001024 2048 380 820 17000 1.65069 45.2014 52.234 99.1408 99.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 6.4e-05 512 260 2220 288000 11.8478 6.7031 507.856 208.588 735.154 735.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 0.000256 512 100 1400 74800 1.44944 1.71008 65.9412 80.6332 149.803 149.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 0.000512 512 430 700 32800 1.15539 0.822304 16.3462 26.046 44.4681 44.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 6.4e-05 4096 370 5260 273600 72.2682 55.7148 8359.44 1675.97 10163.5 10163.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 0.000512 1024 410 700 32400 1.44221 1.88221 29.5106 101.517 134.425 134.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 3.2e-05 2048 195 1120 492800 119.083 55.7898 1735.54 1666.98 3577.59 3577.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000512 512 140 1300 22400 2.03344 0.944928 23.6549 49.7558 76.5473 76.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 0.000512 512 150 260 27200 1.55165 0.8192 5.54378 26.0611 34.1034 34.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 3.2e-05 1024 110 580 524800 56.0609 26.8063 483.873 833.633 1400.56 1400.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1740 0.001024 2048 380 820 16800 1.65421 32.8436 52.1745 86.7231 86.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 6.4e-05 512 260 2220 281600 11.8285 6.62733 362.116 206.345 587.07 587.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 0.000256 512 100 1400 74400 1.45162 1.70598 47.1709 80.2156 130.612 130.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 0.000512 512 430 700 32000 1.16525 0.827392 11.6843 26.1574 39.9346 40.0241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 6.4e-05 4096 370 5260 273600 72.1642 55.6686 6052.67 1675.13 7855.73 7855.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 0.000512 1024 410 700 32000 1.43155 1.86026 21.0631 100.139 124.565 124.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 3.2e-05 2048 195 1120 486400 117.852 55.2118 1220.8 1648.52 3042.57 3042.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000512 512 140 1300 19200 2.16685 0.9512 14.7828 49.8628 67.9172 68.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 0.000512 512 150 260 25600 1.59034 0.82992 4.18915 26.1635 32.9028 33.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 3.2e-05 1024 110 580 512000 56.0757 26.4742 335.999 828.623 1247.36 1247.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1740 0.001024 2048 380 840 17216 1.66682 33.493 52.5087 87.7204 87.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 6.4e-05 512 260 2208 292864 11.7492 6.71709 371.921 209.758 600.305 600.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 0.000256 512 100 1392 75328 1.45299 1.70803 47.5552 81.4962 132.283 132.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 0.000512 512 430 696 33792 1.15325 0.832576 11.8732 26.2808 40.2397 40.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 6.4e-05 4096 370 5280 274048 72.0401 55.5775 6287.76 1677.44 8092.92 8093.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000512 1024 410 696 32576 1.4401 1.88048 21.4614 101.526 126.382 126.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 930 3.2e-05 2048 195 1128 496640 120.219 55.9988 2307.46 1676.71 4160.57 4160.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 0.000512 512 140 1296 24576 2.03402 0.935936 18.5522 51.039 72.7182 72.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 750 0.000512 512 150 264 28672 1.52445 0.831488 6.97094 26.3001 35.7535 35.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 3.2e-05 1024 110 576 532480 55.7547 26.8805 375.587 838.56 1296.97 1297.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1740 0.001024 2048 380 840 17200 1.66704 34.9635 52.4554 89.1372 89.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 6.4e-05 512 260 2208 292480 11.8084 6.72707 392.648 209.63 620.969 621.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 0.000256 512 100 1392 75360 1.46026 1.71008 50.7316 81.4241 135.398 135.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 0.000512 512 430 696 33760 1.14995 0.83072 12.6318 26.2511 40.9655 41.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 6.4e-05 4096 370 5280 273920 72.3811 55.7097 6609.7 1675.66 8413.57 8413.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000512 1024 410 696 32560 1.44099 1.88102 22.6325 101.479 127.507 127.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 3.2e-05 2048 195 1128 496640 120.028 56.1393 1431.14 1675.76 3283.25 3283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 0.000512 512 140 1296 24320 1.93974 0.94432 19.4155 49.6348 72.0955 72.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 750 0.000512 512 150 264 28480 1.52643 0.824864 4.55744 26.1538 33.1974 33.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 3.2e-05 1024 110 576 532480 55.9074 26.9455 382.086 838.066 1303.19 1303.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1740 0.001024 2048 380 840 17184 1.66701 34.7279 52.4212 88.8683 88.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 6.4e-05 512 260 2208 291840 11.7528 6.71744 388.218 209.229 616.087 616.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 0.000256 512 100 1392 75264 1.45203 1.70666 50.3213 79.9891 133.542 133.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 0.000512 512 430 696 33792 1.15011 0.82944 12.6191 26.3125 41.0124 41.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 6.4e-05 4096 370 5280 273984 72.192 55.6586 6518.37 1675.59 8321.92 8322.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000512 1024 410 696 32544 1.44179 1.88339 22.5395 101.503 127.438 127.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 3.2e-05 2048 195 1128 496128 119.548 56.0864 1359.1 1672.59 3207.54 3207.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 0.000512 512 140 1296 23808 1.96154 0.943936 18.9359 49.6355 71.6345 71.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 0.000512 512 150 264 28416 1.52982 0.825504 4.46035 26.191 33.1375 33.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 3.2e-05 1024 110 576 531456 55.7063 26.8923 375.173 836.479 1294.44 1294.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1740 0.001024 2048 380 840 17088 1.66102 23.3483 52.3014 77.3643 77.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 6.4e-05 512 260 2208 291840 11.7468 6.71098 251.777 209.321 479.716 479.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1580 0.000256 512 100 1392 75072 1.44957 1.70918 32.7762 76.6464 112.654 112.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 0.000512 512 430 696 33408 1.15482 0.829856 8.19011 26.2192 36.493 36.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 6.4e-05 4096 370 5280 273792 71.9624 55.5909 4211.13 1675.24 6014.03 6014.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 0.000512 1024 410 696 32256 1.43235 1.87094 14.7435 101.318 119.437 119.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 3.2e-05 2048 195 1128 494592 119.762 55.9768 944.609 1672.96 2793.51 2793.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 0.000512 512 140 1296 23040 2.08096 0.944384 12.2576 49.6771 65.1196 65.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 750 0.000512 512 150 264 27648 1.53395 0.818112 3.00982 25.9745 31.4683 31.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 3.2e-05 1024 110 576 531456 55.5952 26.8917 242.714 839.98 1165.38 1165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1740 0.001024 2048 380 840 17192 1.66531 40.0202 52.5071 94.246 94.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 6.4e-05 512 260 2208 292096 11.7799 6.73178 450.192 209.414 678.283 678.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 0.000256 512 100 1392 75264 1.45776 1.70938 58.426 79.7605 141.426 141.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 0.000512 512 430 696 33824 1.1584 0.833472 14.672 26.3385 43.1046 43.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 6.4e-05 4096 370 5280 273728 72.3214 55.7032 7547.06 1676.39 9351.58 9351.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000512 1024 410 696 32592 1.44477 1.88733 26.374 101.557 131.334 131.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 3.2e-05 2048 195 1128 494592 119.975 56.0292 1568.39 1674.15 3418.72 3418.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000512 512 140 1296 24192 1.95459 0.945632 22.458 49.7487 75.2677 75.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 0.000512 512 150 264 28672 1.53731 0.833344 5.25104 26.3505 34.1004 34.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 3.2e-05 1024 110 576 530432 55.9404 26.9185 432.989 839.337 1355.37 1355.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1740 0.001024 2048 380 840 17136 1.67072 26.0646 52.5165 80.3038 80.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 6.4e-05 512 260 2208 292096 11.7459 6.72736 284.648 209.479 512.765 512.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 0.000256 512 100 1392 75040 1.4505 1.71005 37.209 80.9032 121.345 121.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 0.000512 512 430 696 33152 1.15165 0.82112 9.22205 26.0793 37.3722 37.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 6.4e-05 4096 370 5280 273728 72.1552 55.652 4757.62 1676.87 6562.41 6562.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000512 1024 410 696 32256 1.43552 1.86995 16.6431 101.331 121.354 121.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 3.2e-05 2048 195 1128 494592 119.781 56.0128 999.713 1674.19 2849.9 2850.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 0.000512 512 140 1296 23296 1.93296 0.920768 14.0588 49.1966 66.2624 66.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 0.000512 512 150 264 27776 1.53325 0.81968 3.41062 26.0908 31.9814 32.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 3.2e-05 1024 110 576 530432 55.8039 26.8908 277.039 837.388 1197.31 1197.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1740 0.001024 2048 380 840 17152 1.66566 38.3246 52.4212 92.4672 92.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 6.4e-05 512 260 2208 292864 11.7308 6.71334 410.326 209.756 638.688 638.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 0.000256 512 100 1392 75136 1.45082 1.70662 53.4045 80.0646 136.699 136.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 0.000512 512 430 696 33792 1.15402 0.830528 14.0741 26.2996 42.459 42.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 6.4e-05 4096 370 5280 273920 72.0733 55.593 7205.38 1676.73 9009.89 9010
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000512 1024 410 696 32512 1.44099 1.8351 25.2573 101.478 130.082 130.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 3.2e-05 2048 195 1128 495616 119.834 56.0635 1531.83 1676.75 3384.69 3384.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000512 512 140 1296 24576 1.95648 0.956032 21.0982 51.0641 75.2375 75.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 0.000512 512 150 264 28672 1.52998 0.830432 5.12048 26.3084 33.9225 34.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 3.2e-05 1024 110 576 532480 55.6734 26.882 423.194 838.486 1344.42 1344.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1740 0.001024 2048 380 840 17024 1.66099 25.6251 52.2114 79.5491 79.6119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 6.4e-05 512 260 2208 290816 11.7473 6.70925 264.995 208.969 492.582 492.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 0.000256 512 100 1392 75008 1.44794 1.70803 34.8897 78.651 116.766 116.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 0.000512 512 430 696 33792 1.156 0.835616 9.35034 26.3236 37.7655 37.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 6.4e-05 4096 370 5280 273920 72.0652 55.5894 4710.8 1675.88 6514.44 6514.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 0.000512 1024 410 696 32512 1.44384 1.8816 17.1701 101.523 122.087 122.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 3.2e-05 2048 195 1128 491520 120.134 55.8775 1009.31 1671.18 2856.69 2856.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000512 512 140 1296 24576 1.96723 0.956032 13.9163 51.0811 68.0812 68.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 0.000512 512 150 264 28672 1.53805 0.833536 3.55165 26.3329 32.389 32.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 3.2e-05 1024 110 576 528384 55.7839 26.9517 281.876 835.24 1200.05 1200.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1740 0.001024 2048 380 840 17136 1.66582 42.9999 52.3518 97.0743 97.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 6.4e-05 512 260 2208 292608 11.7831 6.7337 477.714 209.497 705.888 706.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 0.000256 512 100 1392 75312 1.45613 1.71053 62.0782 79.7933 145.11 145.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 0.000512 512 430 696 33696 1.15699 0.831488 15.5361 26.2678 43.8909 43.9849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 6.4e-05 4096 370 5280 273600 72.314 55.7072 8006.88 1674.67 9809.7 9809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000512 1024 410 696 32400 1.44272 1.88189 27.8919 101.402 132.694 132.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 3.2e-05 2048 195 1128 495360 120.077 56.1319 1670.63 1675.49 3522.53 3522.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000512 512 140 1296 23040 1.9641 0.937984 22.6156 49.4028 75.0804 75.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 0.000512 512 150 264 28224 1.52906 0.823296 5.49034 26.0777 34.0484 34.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 3.2e-05 1024 110 576 532224 55.8169 26.946 463.64 837.428 1384.02 1384.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1740 0.001024 2048 380 840 16992 1.66918 30.695 52.1658 84.5822 84.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 6.4e-05 512 260 2208 290304 11.7575 6.71699 333.827 208.805 561.266 561.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 0.000256 512 100 1392 74880 1.44384 1.70394 43.5869 80.5555 127.362 127.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 0.000512 512 430 696 33408 1.15344 0.82448 11.0024 26.1161 39.196 39.2894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 6.4e-05 4096 370 5280 273600 72.0916 55.6588 5592.01 1675.3 7395.17 7395.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 0.000512 1024 410 696 32256 1.44384 1.88256 19.5845 101.503 124.485 124.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 3.2e-05 2048 195 1128 493056 119.422 55.9279 1161.08 1668.77 3005.39 3005.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000512 512 140 1296 20736 1.97146 0.899072 14.5204 47.6384 65.1846 65.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 0.000512 512 150 264 27648 1.51456 0.806368 3.92586 25.7446 32.1213 32.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 3.2e-05 1024 110 576 529920 55.5734 26.847 322.887 834.581 1240.07 1240.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1740 0.001024 2048 380 840 17120 1.66726 41.5528 52.3897 95.6631 95.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 6.4e-05 512 260 2208 291840 11.784 6.72154 454.47 209.817 682.951 683.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 0.000256 512 100 1392 75200 1.45024 1.70614 58.6853 79.7691 141.685 141.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 0.000512 512 430 696 33600 1.14976 0.823456 14.6987 26.186 42.9578 43.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 6.4e-05 4096 370 5280 273920 72.1299 55.6574 7625.79 1677.21 9430.9 9430.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000512 1024 410 696 32480 1.4377 1.87802 26.5431 101.465 131.393 131.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 3.2e-05 2048 195 1128 496640 119.515 56.0428 1590.31 1681.4 3447.45 3447.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000512 512 140 1296 24320 1.93914 0.945504 22.7232 49.6805 75.4502 75.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 0.000512 512 150 264 28160 1.51734 0.816416 5.24125 25.9844 33.69 33.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 3.2e-05 1024 110 576 532480 55.734 26.9166 440.732 838.706 1362.27 1362.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1740 0.001024 2048 380 840 16960 1.65683 29.114 52.1724 82.9956 83.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 6.4e-05 512 260 2208 291840 11.7658 6.71968 326.419 209.882 554.949 555.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 0.000256 512 100 1392 74880 1.44589 1.70195 42.1798 78.7367 124.138 124.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 0.000512 512 430 696 33280 1.14893 0.821344 10.5986 26.024 38.6956 38.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 6.4e-05 4096 370 5280 273920 71.9758 55.593 5422.4 1677.63 7227.71 7227.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 0.000512 1024 410 696 32320 1.43565 1.86822 19.0838 101.359 123.822 123.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 3.2e-05 2048 195 1128 496640 119.21 56.0388 1133.25 1677.24 2985.93 2986.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000512 512 140 1296 23040 2.07267 0.946304 15.6766 49.7356 68.586 68.7022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 0.000512 512 150 264 28160 1.52426 0.81856 3.92726 26.0432 32.4419 32.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 3.2e-05 1024 110 576 532480 55.5324 26.8807 315.462 843.785 1241.85 1242.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1740 0.001024 2048 380 840 17088 1.66298 50.4438 52.337 104.495 104.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 6.4e-05 512 260 2208 291840 11.7264 6.71238 579.623 209.459 807.678 807.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 0.000256 512 100 1392 75072 1.45136 1.70803 75.11 80.4161 158.754 158.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 0.000512 512 430 696 33408 1.15146 0.827712 18.8271 26.2412 47.1482 47.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 6.4e-05 4096 370 5280 273792 71.9399 55.5915 9638.93 1676.42 11443 11443.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 0.000512 1024 410 696 32256 1.43427 1.86842 33.8883 101.351 138.616 138.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 3.2e-05 2048 195 1128 494592 119.494 56.0229 2011.93 1674.13 3861.77 3861.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000512 512 140 1296 23040 1.9873 0.94272 27.846 49.69 80.6199 80.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 0.000512 512 150 264 27648 1.5249 0.820544 6.6761 25.9934 35.14 35.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 3.2e-05 1024 110 576 531456 55.5319 26.8636 559.399 837.162 1479.14 1479.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1740 0.001024 2048 380 840 16896 1.66093 32.6451 52.5452 86.905 86.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 6.4e-05 512 260 2208 288768 11.7674 6.68218 375.544 210.361 604.517 604.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 0.000256 512 100 1392 74496 1.44384 1.70365 48.5769 79.3693 131.164 131.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 0.000512 512 430 696 33024 1.15046 0.819136 12.247 26.2759 40.5897 40.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 6.4e-05 4096 370 5280 273408 72.0668 55.5873 6255.8 1689.88 8073.45 8073.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 0.000512 1024 410 696 32256 1.43974 1.87802 22.001 101.933 127.323 127.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 3.2e-05 2048 195 1128 491520 118.927 55.6191 1287.26 1681.17 3143.16 3143.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000512 512 140 1296 21504 1.94934 0.901408 17.2803 48.9569 69.2431 69.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 0.000512 512 150 264 27648 1.5383 0.820096 4.45558 26.2865 33.2316 33.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 3.2e-05 1024 110 576 528384 55.4536 26.7304 361.056 840.724 1284.16 1284.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1740 0.001024 2048 380 840 17100 1.66298 50.8859 52.3435 104.947 105.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 6.4e-05 512 260 2208 291200 11.8338 6.73357 572.494 209.44 800.664 800.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 0.000256 512 100 1392 75200 1.45613 1.71229 74.7086 78.7003 156.65 156.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 0.000512 512 430 696 33600 1.1631 0.828576 18.7298 26.2327 47.0498 47.1461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 6.4e-05 4096 370 5280 274000 72.487 55.7262 9540.63 1676.39 11345.4 11345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 0.000512 1024 410 696 32400 1.44397 1.87488 33.666 101.342 138.398 138.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 3.2e-05 2048 195 1128 496000 119.694 56.1204 1984.65 1674.07 3834.72 3834.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000512 512 140 1296 24000 1.96589 0.948224 28.5976 49.6716 81.3385 81.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 0.000512 512 150 264 28000 1.53149 0.819648 6.70214 25.9767 35.1612 35.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 3.2e-05 1024 110 576 531200 55.8749 26.9569 551.27 837.103 1471.39 1471.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1740 0.001024 2048 380 840 17000 1.66365 34.3821 52.3449 88.4459 88.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 6.4e-05 512 260 2208 288000 11.8454 6.70598 381.267 208.446 608.428 608.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 0.000256 512 100 1392 74800 1.45155 1.70813 50.1115 78.9575 132.303 132.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 0.000512 512 430 696 32800 1.15658 0.823424 12.4852 26.0328 40.5957 40.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 6.4e-05 4096 370 5280 273600 72.2691 55.7158 6457.82 1674.8 8260.72 8260.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 0.000512 1024 410 696 32400 1.44419 1.88006 22.8097 101.479 127.687 127.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 3.2e-05 2048 195 1128 492800 119.014 55.7984 1338.86 1665.88 3179.75 3179.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000512 512 140 1296 22400 2.03814 0.944512 17.9951 49.7396 70.8816 70.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 0.000512 512 150 264 27200 1.55034 0.822656 4.48381 26.0422 33.032 33.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 3.2e-05 1024 110 576 524800 56.0377 26.8042 369.309 833.122 1285.47 1285.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1740 0.001024 2048 380 840 17136 1.66496 48.7096 52.5093 102.938 102.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 6.4e-05 512 260 2208 292096 11.7459 6.72566 559.51 209.484 787.627 787.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 0.000256 512 100 1392 75040 1.44998 1.70845 72.5442 79.4082 155.185 155.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 0.000512 512 430 696 33152 1.1496 0.819712 18.0146 26.0811 46.1628 46.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 6.4e-05 4096 370 5280 273728 72.0995 55.6642 9357.28 1676.87 11162 11162.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000512 1024 410 696 32256 1.43635 1.86982 32.6905 101.332 137.4 137.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 3.2e-05 2048 195 1128 494592 119.694 56.0204 1947.87 1678.22 3802.01 3802.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000512 512 140 1296 23296 1.92509 0.918208 27.172 49.1968 79.3672 79.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 0.000512 512 150 264 27776 1.53382 0.818144 6.41776 26.0929 34.9955 35.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 3.2e-05 1024 110 576 530432 55.8265 27.1523 540.373 837.196 1460.74 1460.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1740 0.001024 2048 380 840 17024 1.66707 32.8017 52.5115 87.0337 87.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 6.4e-05 512 260 2208 290304 11.8242 6.71747 368.635 209.52 596.859 597.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 0.000256 512 100 1392 74368 1.44998 1.70358 47.7178 78.1529 129.098 129.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 0.000512 512 430 696 33152 1.15379 0.825344 12.0013 26.1463 40.2268 40.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 6.4e-05 4096 370 5280 273280 71.9511 55.5931 6158.14 1674.87 7960.67 7960.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 0.000512 1024 410 696 31808 1.43088 1.8615 21.5674 100.134 125.065 125.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 3.2e-05 2048 195 1128 494592 119.595 55.943 1286.27 1674.41 3136.41 3136.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000512 512 140 1296 21504 1.95478 0.8704 16.8284 47.0356 66.846 66.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 0.000512 512 150 264 26880 1.51226 0.800448 4.32026 25.5591 32.3306 32.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 3.2e-05 1024 110 576 530432 55.7176 26.8661 357.111 837.308 1277.2 1277.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1740 0.001024 2048 380 840 17040 1.65853 45.7563 52.2303 99.7011 99.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 6.4e-05 512 260 2208 289920 11.8035 6.72006 542.02 208.779 769.479 769.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 0.000256 512 100 1392 75120 1.4545 1.71069 70.2914 80.2693 153.801 153.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 0.000512 512 430 696 33600 1.15568 0.831424 17.7118 26.2952 46.0943 46.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 6.4e-05 4096 370 5280 273600 72.2386 55.7134 9025.05 1674.07 10827.2 10827.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 0.000512 1024 410 696 32400 1.44573 1.88211 31.8015 101.469 136.668 136.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 3.2e-05 2048 195 1128 491520 120.128 55.936 1871.89 1668.63 3716.78 3716.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000512 512 140 1296 23040 2.00195 0.945952 25.8835 49.6881 78.6824 78.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 0.000512 512 150 264 27840 1.53693 0.818304 6.20096 25.9867 34.6798 34.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 3.2e-05 1024 110 576 529920 55.7119 26.8757 525.182 834.396 1442.35 1442.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1740 0.001024 2048 380 840 16800 1.65078 31.7674 51.91 85.3832 85.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 6.4e-05 512 260 2208 288000 11.8678 6.71712 348.894 208.877 576.518 576.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 0.000256 512 100 1392 74880 1.44672 1.70771 45.8825 79.1444 128.257 128.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 0.000512 512 430 696 32640 1.15542 0.821504 11.2793 26.0543 39.4121 39.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 6.4e-05 4096 370 5280 273600 72.0585 55.6605 5813.81 1674.84 7616.47 7616.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 0.000512 1024 410 696 31680 1.42781 1.85878 20.3978 99.9396 123.697 123.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 3.2e-05 2048 195 1128 491520 119.984 56.0579 1206.6 1670.91 3053.75 3053.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000512 512 140 1296 23040 2.00144 0.948 17.4122 49.7627 70.2852 70.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 0.000512 512 150 264 26880 1.55699 0.8192 4.22061 26.0698 32.7957 32.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 3.2e-05 1024 110 576 529920 55.6026 26.8449 338.702 834.706 1256.04 1256.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1740 0.001024 2048 380 840 17024 1.65878 44.7488 52.2495 98.7066 98.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 6.4e-05 512 260 2208 290816 11.7342 6.70758 517.931 209.13 745.663 745.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 0.000256 512 100 1392 75008 1.44589 1.7064 67.6057 80.2864 151.117 151.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 0.000512 512 430 696 33792 1.15462 0.833792 17.0385 26.3434 45.4694 45.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 6.4e-05 4096 370 5280 273920 72.0386 55.5832 8637.69 1677.25 10442.7 10442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 0.000512 1024 410 696 32512 1.43974 1.88186 30.4998 101.574 135.465 135.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 3.2e-05 2048 195 1128 491520 120.096 55.8879 1788.67 1671.6 3636.44 3636.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000512 512 140 1296 24576 1.96461 0.956064 26.4501 51.1071 80.6353 80.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 0.000512 512 150 264 28672 1.52995 0.835328 6.18003 26.3558 35.0325 35.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 3.2e-05 1024 110 576 528384 55.8001 26.813 499.737 835.811 1418.34 1418.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1740 0.001024 2048 380 840 16896 1.66093 31.1854 52.2636 85.163 85.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 6.4e-05 512 260 2208 290816 11.7479 6.71437 350.698 209.25 578.568 578.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 0.000256 512 100 1392 74752 1.44858 1.70486 45.7743 80.4298 129.43 129.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 0.000512 512 430 696 32768 1.1368 0.80896 11.3621 25.7451 39.1496 39.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 6.4e-05 4096 370 5280 272384 72.0212 55.542 5851.06 1672.73 7651.45 7651.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 0.000512 1024 410 696 31744 1.42746 1.85664 20.3837 100.008 123.747 123.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 3.2e-05 2048 195 1128 491520 120.091 56.1646 1210.72 1672.15 3059.32 3059.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000512 512 140 1296 20480 2.06736 0.900896 15.3806 47.735 66.2419 66.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 0.000512 512 150 264 26624 1.48966 0.779584 3.99901 25.0695 31.4696 31.5786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 3.2e-05 1024 110 576 524288 56.0892 26.8227 334.336 836.245 1253.68 1253.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1740 0.001024 2048 380 825 17248 1.66502 36.6408 52.9529 91.3134 91.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 6.4e-05 512 260 2225 292864 11.7278 6.71482 423.299 211.598 653.498 653.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 0.000256 512 100 1400 75392 1.45162 1.70765 54.2761 82.0687 139.577 139.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 0.000512 512 430 700 34176 1.14723 0.831712 13.5432 26.5106 42.1326 42.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 6.4e-05 4096 370 5275 274048 72.0015 55.5643 7073.4 1692.14 8893.21 8893.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000512 1024 410 700 32448 1.43805 1.87824 24.5423 101.966 129.896 129.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 930 3.2e-05 2048 195 1125 494592 120.504 56.045 2510.91 1691.49 4379.14 4379.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 0.000512 512 140 1300 25088 1.93802 0.93632 21.5457 51.2608 75.8368 75.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 750 0.000512 512 150 250 28416 1.52992 0.831392 7.46925 26.5215 36.4776 36.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 3.2e-05 1024 110 600 530432 55.9474 26.8803 436.274 845.787 1365.07 1365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1740 0.001024 2048 380 825 17240 1.66835 33.389 52.4955 87.6091 87.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 6.4e-05 512 260 2225 292480 11.8213 6.72563 379.847 209.791 608.343 608.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 0.000256 512 100 1400 75360 1.45869 1.70838 48.8818 80.7038 132.827 132.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 0.000512 512 430 700 34080 1.14544 0.830464 12.1442 26.27 40.4946 40.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 6.4e-05 4096 370 5275 273920 72.4407 55.6956 6351.6 1677 8156.85 8156.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000512 1024 410 700 32480 1.44589 1.88621 21.9586 101.518 126.881 126.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 3.2e-05 2048 195 1125 494080 120.945 56.2427 1371.07 1676.98 3225.44 3225.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 0.000512 512 140 1300 24320 1.94368 0.940192 18.6612 49.652 71.3558 71.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 750 0.000512 512 150 250 28160 1.53283 0.826848 4.18909 26.1713 32.8514 32.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 3.2e-05 1024 110 600 531200 56.0528 26.9517 376.474 838.75 1298.42 1298.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1740 0.001024 2048 380 825 17200 1.67235 21.9997 52.498 76.2218 76.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 6.4e-05 512 260 2225 291840 11.7887 6.72758 245.634 209.826 474.139 474.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1580 0.000256 512 100 1400 75200 1.45613 1.71018 31.8437 73.0114 108.094 108.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 0.000512 512 430 700 33920 1.15018 0.827264 8.03229 26.1885 36.2998 36.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 6.4e-05 4096 370 5275 273920 72.1458 55.6707 4092.36 1677.23 5897.52 5897.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 0.000512 1024 410 700 32320 1.43946 1.8777 14.3882 101.468 119.244 119.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 930 3.2e-05 2048 195 1125 494080 120.347 56.0408 943.59 1677.05 2797.21 2797.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 0.000512 512 140 1300 24320 2.01702 0.923904 12.4373 49.6778 65.2156 65.3474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 750 0.000512 512 150 250 27520 1.53395 0.818944 6.11299 25.9829 34.5767 34.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 3.2e-05 1024 110 600 529920 55.9819 27.1552 258.693 838.825 1180.84 1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1740 0.001024 2048 380 825 17232 1.66563 35.6372 52.4861 89.8417 89.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 6.4e-05 512 260 2225 291840 11.7595 6.70925 403.748 209.408 631.791 631.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 0.000256 512 100 1400 75360 1.45024 1.70803 52.0693 80.3246 135.627 135.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 0.000512 512 430 700 34176 1.15293 0.830848 13.067 26.3326 41.4799 41.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 6.4e-05 4096 370 5275 273984 72.1656 55.6593 6768.22 1677.16 8573.32 8573.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 0.000512 1024 410 700 32448 1.44573 1.88182 23.5254 101.546 128.468 128.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 3.2e-05 2048 195 1125 493056 120.439 56.0871 1405.43 1677.39 3259.54 3259.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 0.000512 512 140 1300 24576 1.92534 0.942208 20.2433 49.6577 72.9281 73.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 0.000512 512 150 250 28416 1.52682 0.828128 4.49427 26.2152 33.1974 33.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 3.2e-05 1024 110 600 529920 55.9784 26.8898 400.71 837.167 1320.93 1321.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1740 0.001024 2048 380 825 17184 1.66998 23.7676 52.4467 77.9367 77.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 6.4e-05 512 260 2225 291840 11.7443 6.71565 261.685 209.288 489.591 489.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1580 0.000256 512 100 1400 75264 1.44947 1.70851 33.6848 80.8451 117.758 117.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 0.000512 512 430 700 33792 1.1505 0.82944 8.44605 26.2169 36.7384 36.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 6.4e-05 4096 370 5275 273792 72.0001 55.5807 4372.44 1674.97 6175.12 6175.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 0.000512 1024 410 700 32256 1.43434 1.87299 15.274 101.307 119.96 120.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 3.2e-05 2048 195 1125 491520 120.57 55.9186 971.803 1672.71 2821.2 2821.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 0.000512 512 140 1300 24576 1.92938 0.938528 13.3441 49.665 66.0321 66.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 750 0.000512 512 150 250 27648 1.52909 0.818592 3.03677 25.9715 31.4846 31.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 3.2e-05 1024 110 600 528384 55.9703 26.8578 258.132 836.619 1177.77 1177.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1740 0.001024 2048 380 825 17248 1.66707 37.5519 52.5535 91.8246 91.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 6.4e-05 512 260 2225 292096 11.7833 6.72678 433.939 209.439 662.04 662.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 0.000256 512 100 1400 75376 1.45661 1.71142 56.3338 80.9391 140.509 140.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 0.000512 512 430 700 34048 1.15533 0.833312 14.0336 26.3396 42.462 42.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 6.4e-05 4096 370 5275 273728 72.2965 55.6916 7236.91 1676.58 9041.59 9041.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000512 1024 410 700 32480 1.44541 1.88506 25.5691 101.562 130.531 130.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 3.2e-05 2048 195 1125 492800 120.591 56.0326 1513.81 1676.67 3367.29 3367.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000512 512 140 1300 24192 1.95318 0.946688 21.7623 49.7468 74.5694 74.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 0.000512 512 150 250 28224 1.54182 0.832352 4.81667 26.3527 33.6754 33.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 3.2e-05 1024 110 600 528640 56.1442 26.923 427.006 839.522 1349.78 1349.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1740 0.001024 2048 380 825 17136 1.66627 24.6661 52.4125 78.796 78.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 6.4e-05 512 260 2225 292096 11.7554 6.72176 275.437 209.506 503.579 503.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 0.000256 512 100 1400 75264 1.45104 1.70803 35.8973 81.2678 120.396 120.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 0.000512 512 430 700 33600 1.14323 0.820992 8.91946 26.0748 37.0604 37.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 6.4e-05 4096 370 5275 273728 72.1283 55.6589 4563.07 1677.08 6368.04 6368.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 0.000512 1024 410 700 32256 1.43587 1.86662 16.2515 101.333 120.959 121.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 3.2e-05 2048 195 1125 491008 120.656 56.0266 959.651 1676.92 2813.43 2813.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 0.000512 512 140 1300 23296 1.93232 0.9216 13.4425 49.1951 65.6454 65.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 0.000512 512 150 250 27776 1.53117 0.821216 3.17974 26.0893 31.7513 31.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 3.2e-05 1024 110 600 526848 56.1148 26.8964 272.62 837.385 1193.2 1193.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1740 0.001024 2048 380 825 17216 1.66726 38.5236 52.4477 92.6929 92.7499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 6.4e-05 512 260 2225 292864 11.7453 6.71501 428.713 209.611 656.938 657.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 0.000256 512 100 1400 75264 1.45178 1.70416 55.7682 79.2877 138.285 138.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 0.000512 512 430 700 34048 1.15286 0.829888 14.4929 26.2803 42.856 42.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 6.4e-05 4096 370 5275 273920 72.0671 55.5889 7447.44 1675.56 9250.77 9250.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000512 1024 410 700 32384 1.43776 1.88048 26.5031 101.435 131.331 131.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 3.2e-05 2048 195 1125 493568 120.343 56.0614 1571.99 1675.59 3424.18 3424.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000512 512 140 1300 24576 1.96259 0.955136 21.7294 51.0383 75.8409 75.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 0.000512 512 150 250 28160 1.5408 0.829568 5.0055 26.2923 33.8008 33.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 3.2e-05 1024 110 600 530432 55.8676 26.8902 448.185 837.956 1369.09 1369.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1740 0.001024 2048 380 825 17152 1.6695 26.2737 52.4476 80.4453 80.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 6.4e-05 512 260 2225 290816 11.7478 6.70835 274.911 209.072 502.597 502.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 0.000256 512 100 1400 75008 1.4481 1.70326 36.156 80.0444 119.426 119.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 0.000512 512 430 700 33792 1.15546 0.83184 9.55856 26.324 37.9689 38.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 6.4e-05 4096 370 5275 273920 72.0965 55.5909 4884.72 1675.89 6688.41 6688.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 0.000512 1024 410 700 32256 1.4424 1.88426 17.6433 101.52 122.564 122.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 3.2e-05 2048 195 1125 491520 120.104 55.8529 1042.28 1670.09 2888.52 2888.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000512 512 140 1300 24576 1.97232 0.95888 14.2732 51.0812 68.4432 68.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 0.000512 512 150 250 27648 1.56461 0.833568 3.38813 26.3344 32.2542 32.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 3.2e-05 1024 110 600 528384 55.8172 26.828 298.27 839.803 1220.91 1221.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1740 0.001024 2048 380 825 17208 1.66525 43.3942 52.4871 97.6028 97.6622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 6.4e-05 512 260 2225 292608 11.7822 6.72918 481.115 209.709 709.497 709.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 0.000256 512 100 1400 75312 1.45613 1.712 62.088 80.2124 145.541 145.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 0.000512 512 430 700 33984 1.15718 0.83296 15.5181 26.2866 43.8954 43.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 6.4e-05 4096 370 5275 273600 72.3201 55.7002 7997.74 1676.31 9802.18 9802.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 0.000512 1024 410 700 32400 1.44214 1.88234 28.0968 104.282 135.776 135.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 3.2e-05 2048 195 1125 493056 120.688 56.0935 1663.38 1676.3 3516.66 3516.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000512 512 140 1300 24192 1.92426 0.95232 23.8609 49.4205 76.3151 76.4355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 0.000512 512 150 250 28224 1.53133 0.825856 5.32842 26.1004 33.9183 34.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 3.2e-05 1024 110 600 529920 56.1055 26.9695 473.299 838.277 1394.85 1394.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1740 0.001024 2048 380 825 17136 1.67686 30.5234 52.4455 84.6991 84.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 6.4e-05 512 260 2225 290304 11.7649 6.71098 344.934 208.804 572.37 572.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 0.000256 512 100 1400 74880 1.45126 1.70794 44.6484 79.8684 127.748 127.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 0.000512 512 430 700 33408 1.1535 0.823424 11.134 26.1173 39.3288 39.4187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 6.4e-05 4096 370 5275 273600 72.0881 55.6484 5717.4 1675.33 7520.58 7520.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 0.000512 1024 410 700 32256 1.44106 1.87174 20.2606 101.508 125.153 125.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 3.2e-05 2048 195 1125 488448 120.658 55.9664 1179.29 1670.77 3026.88 3027.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000512 512 140 1300 23040 1.88365 0.90048 16.5856 47.6374 67.1628 67.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 0.000512 512 150 250 27648 1.51504 0.80752 3.87942 25.7447 32.0786 32.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 3.2e-05 1024 110 600 525312 56.0901 26.8433 337.691 834.603 1255.41 1255.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1740 0.001024 2048 380 825 17200 1.66566 41.1101 52.4977 95.3242 95.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 6.4e-05 512 260 2225 291840 11.7764 6.72397 466.203 209.82 694.682 694.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 0.000256 512 100 1400 75200 1.44998 1.70598 60.1929 81.1956 144.615 144.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 0.000512 512 430 700 33920 1.14822 0.827392 15.1071 26.1866 43.367 43.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 6.4e-05 4096 370 5275 273920 72.1105 55.6752 7752.24 1677.25 9557.38 9557.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 0.000512 1024 410 700 32320 1.4377 1.88157 27.3486 101.465 132.203 132.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 3.2e-05 2048 195 1125 494080 120.212 56.0517 1622.87 1677.21 3476.53 3476.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000512 512 140 1300 24320 1.9415 0.944128 23.2228 49.6818 75.9491 76.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 0.000512 512 150 250 27520 1.53034 0.8168 5.12627 25.9834 33.5857 33.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 3.2e-05 1024 110 600 529920 55.9948 26.9178 461.671 838.716 1383.48 1383.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1740 0.001024 2048 380 825 17120 1.67542 29.3894 52.4979 83.6171 83.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 6.4e-05 512 260 2225 291840 11.7742 6.7153 329.303 209.881 557.841 557.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1580 0.000256 512 100 1400 74880 1.44659 1.70394 42.3949 81.2565 126.874 126.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 0.000512 512 430 700 33280 1.1465 0.817504 10.564 26.0244 38.6533 38.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 6.4e-05 4096 370 5275 273920 71.9633 55.6096 5429.18 1677.66 7234.52 7234.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 0.000512 1024 410 700 32000 1.43539 1.87203 19.2162 101.358 123.952 124.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 3.2e-05 2048 195 1125 491520 120.548 55.9779 1129.9 1677.27 2983.89 2984.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000512 512 140 1300 23040 1.99274 0.94208 15.8195 49.7338 68.6485 68.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 0.000512 512 150 250 26880 1.55149 0.816 3.60461 26.0387 32.1426 32.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 3.2e-05 1024 110 600 527360 56.016 26.9986 322.348 838.862 1244.41 1244.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1740 0.001024 2048 380 825 17184 1.66525 49.432 52.4467 103.599 103.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 6.4e-05 512 260 2225 291840 11.7263 6.7144 570.873 209.289 798.763 798.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 0.000256 512 100 1400 75264 1.44794 1.70486 73.6483 80.7431 157.616 157.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 0.000512 512 430 700 33792 1.15392 0.82944 18.4249 26.2143 46.7244 46.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 6.4e-05 4096 370 5275 273792 71.9135 55.5827 9395.69 1675.04 11198.3 11198.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 0.000512 1024 410 700 32256 1.43485 1.87533 33.4092 101.308 138.102 138.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 3.2e-05 2048 195 1125 491520 120.282 55.9757 1951.03 1672.75 3800.24 3800.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000512 512 140 1300 24576 1.92989 0.945696 29.0264 49.6715 81.7314 81.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 0.000512 512 150 250 27648 1.53094 0.8192 6.34928 25.9759 34.8098 34.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 3.2e-05 1024 110 600 528384 55.9151 26.8646 558.963 836.485 1478.43 1478.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1740 0.001024 2048 380 825 17088 1.66298 32.3971 52.4892 86.605 86.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 6.4e-05 512 260 2225 288768 11.7654 6.68624 379.787 208.507 606.91 607.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 0.000256 512 100 1400 74880 1.44934 1.70189 49.1252 80.3351 132.685 132.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 0.000512 512 430 700 33024 1.14736 0.819584 12.1979 26.0469 40.312 40.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 6.4e-05 4096 370 5275 273408 72.069 55.5927 6326.29 1674.98 8129.04 8129.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 0.000512 1024 410 700 32256 1.43958 1.87744 22.5003 101.486 127.376 127.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 3.2e-05 2048 195 1125 485376 120.701 55.6485 1296.63 1668.36 3141.54 3141.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000512 512 140 1300 21504 1.95149 0.899072 16.9715 47.6882 67.6664 67.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 0.000512 512 150 250 27648 1.53341 0.821248 4.37181 26.0588 32.9151 33.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 3.2e-05 1024 110 600 522240 55.9431 26.7341 370.313 833.33 1286.51 1286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1740 0.001024 2048 380 825 17200 1.66912 49.8516 52.5484 104.123 104.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 6.4e-05 512 260 2225 291200 11.8273 6.73008 568.475 209.611 796.799 796.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 0.000256 512 100 1400 75200 1.4575 1.71206 73.8447 80.8781 157.963 158.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 0.000512 512 430 700 34000 1.15443 0.829152 18.5004 26.2541 46.8384 46.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 6.4e-05 4096 370 5275 274000 72.5014 55.7394 9470.48 1677.73 11276.6 11276.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 0.000512 1024 410 700 32200 1.44442 1.87597 33.2741 104.689 141.355 141.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 3.2e-05 2048 195 1125 492800 120.537 56.1193 1960.3 1675.34 3812.48 3812.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000512 512 140 1300 24000 1.96355 0.944544 28.5835 49.6937 81.3421 81.4674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 0.000512 512 150 250 28000 1.5313 0.81808 6.51123 25.9988 34.99 35.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 3.2e-05 1024 110 600 528000 56.2106 26.9543 557.805 837.754 1478.91 1479.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1740 0.001024 2048 380 825 17000 1.65683 34.2364 52.2728 88.2203 88.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 6.4e-05 512 260 2225 288000 11.855 6.70685 375.749 208.587 603.05 603.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1580 0.000256 512 100 1400 74800 1.45203 1.70803 49.1702 80.3992 132.8 132.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 0.000512 512 430 700 33600 1.14662 0.820704 12.4289 26.0492 40.5454 40.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 6.4e-05 4096 370 5275 273600 72.2753 55.6823 6334.34 1675.98 8138.38 8138.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 0.000512 1024 410 700 32000 1.44282 1.8847 22.492 102.253 128.148 128.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 3.2e-05 2048 195 1125 486400 120.823 55.7963 1295.19 1667.04 3139.04 3139.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000512 512 140 1300 22400 2.03709 0.94288 17.8491 49.7589 70.7451 70.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 0.000512 512 150 250 27200 1.54854 0.82064 4.28832 26.0569 32.8458 32.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 3.2e-05 1024 110 600 524800 56.0148 26.796 370.612 837.51 1291.12 1291.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1740 0.001024 2048 380 825 17136 1.66128 46.2582 52.3663 100.339 100.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 6.4e-05 512 260 2225 292096 11.7412 6.72563 550.403 209.326 778.353 778.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 0.000256 512 100 1400 75264 1.45053 1.70819 71.2508 80.0685 154.548 154.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 0.000512 512 430 700 33600 1.14326 0.819904 17.7953 26.057 45.9153 46.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 6.4e-05 4096 370 5275 273728 72.1262 55.652 9112.55 1675.72 10916.2 10916.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 0.000512 1024 410 700 32256 1.43613 1.868 32.3719 101.291 137.042 137.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 3.2e-05 2048 195 1125 491008 120.565 56.0207 1895.65 1673.02 3745.45 3745.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000512 512 140 1300 23296 1.92822 0.921216 26.6043 49.1828 78.7909 78.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 0.000512 512 150 250 27776 1.53053 0.82096 6.13066 26.0738 34.6852 34.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 3.2e-05 1024 110 600 526848 56.1347 26.8963 543.799 836.729 1463.75 1463.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1740 0.001024 2048 380 825 17024 1.66298 31.2873 52.4042 85.409 85.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 6.4e-05 512 260 2225 290304 11.8175 6.72006 361.2 209.554 589.455 589.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 0.000256 512 100 1400 74816 1.44384 1.70259 46.7716 78.5121 128.506 128.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 0.000512 512 430 700 33152 1.15507 0.825504 11.5364 26.15 39.7751 39.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 6.4e-05 4096 370 5275 273280 71.9863 55.5908 5949.06 1675.04 7751.79 7751.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 0.000512 1024 410 700 31808 1.43085 1.85862 21.1245 100.132 124.615 124.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 3.2e-05 2048 195 1125 487424 121.213 56.0514 1231.05 1674.65 3083.16 3083.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000512 512 140 1300 21504 1.95347 0.86848 16.2804 47.0331 66.2972 66.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 0.000512 512 150 250 26880 1.51357 0.80064 4.03504 25.5601 32.0393 32.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 3.2e-05 1024 110 600 523264 56.3918 26.8595 352.515 837.505 1273.47 1273.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1740 0.001024 2048 380 825 17160 1.66573 44.3905 52.489 98.5971 98.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 6.4e-05 512 260 2225 289920 11.7984 6.71789 532.041 208.963 759.678 759.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 0.000256 512 100 1400 75120 1.45613 1.71418 69.3324 80.7003 153.277 153.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 0.000512 512 430 700 34080 1.15747 0.828992 17.388 26.318 45.7912 45.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 6.4e-05 4096 370 5275 273600 72.2535 55.7093 8808.23 1675.52 10611.8 10611.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 0.000512 1024 410 700 32400 1.44406 1.88006 31.4157 101.515 136.328 136.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 3.2e-05 2048 195 1125 491520 120.177 55.998 1837.44 1670.18 3683.99 3684.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000512 512 140 1300 23040 1.99754 0.944128 25.3417 49.7092 78.1492 78.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 0.000512 512 150 250 27840 1.528 0.817152 5.93664 26.0076 34.4175 34.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 3.2e-05 1024 110 600 526080 56.2692 26.8825 524.834 837.27 1455.7 1455.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1740 0.001024 2048 380 825 17040 1.66461 31.4349 52.448 85.6027 85.6617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 6.4e-05 512 260 2225 288000 11.8748 6.71366 353.82 208.865 581.438 581.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 0.000256 512 100 1400 74880 1.44998 1.70598 46.3649 81.0006 130.593 130.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 0.000512 512 430 700 33600 1.14362 0.821248 11.7157 26.0536 39.8338 39.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 6.4e-05 4096 370 5275 273600 72.077 55.6626 5883.69 1674.87 7686.4 7686.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 0.000512 1024 410 700 31680 1.42979 1.85408 20.695 99.9364 123.99 124.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 3.2e-05 2048 195 1125 491520 120.003 55.9265 1225.71 1672.06 3073.88 3074.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000512 512 140 1300 23040 2.0784 0.94816 17.4708 49.7627 70.4218 70.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 0.000512 512 150 250 26880 1.55437 0.8208 4.0784 26.0648 32.6507 32.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 3.2e-05 1024 110 600 522240 56.3756 26.846 347.007 834.705 1265.12 1265.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1740 0.001024 2048 380 825 17152 1.66845 45.0272 52.4914 99.2385 99.2982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 6.4e-05 512 260 2225 290816 11.7366 6.70934 510.365 209.14 738.108 738.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 0.000256 512 100 1400 75008 1.44589 1.70598 66.2371 81.0059 150.466 150.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 0.000512 512 430 700 33792 1.15587 0.833984 16.5478 26.3447 44.9817 45.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 6.4e-05 4096 370 5275 273920 72.0935 55.5968 8450.93 1677.31 10256 10256.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 0.000512 1024 410 700 32256 1.44051 1.88429 29.8517 101.57 134.816 134.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 3.2e-05 2048 195 1125 491520 120.117 55.8632 1752.18 1671.59 3599.94 3600.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000512 512 140 1300 24576 1.96685 0.958464 26.2365 51.1017 80.4172 80.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 0.000512 512 150 250 27648 1.5561 0.833536 5.63648 26.3642 34.5227 34.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 3.2e-05 1024 110 600 528384 55.8231 26.8276 501.22 837.995 1422.05 1422.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1740 0.001024 2048 380 825 16896 1.6576 30.9188 52.1022 84.7299 84.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 6.4e-05 512 260 2225 290816 11.7621 6.70906 360.226 209.057 587.911 588.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 0.000256 512 100 1400 74752 1.45158 1.70416 46.7942 80.7544 130.777 130.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 0.000512 512 430 700 32768 1.13866 0.809632 11.3834 25.7231 39.1526 39.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 6.4e-05 4096 370 5275 272384 72.0179 55.5574 6018.82 1671.16 7817.67 7817.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 0.000512 1024 410 700 31744 1.42746 1.8527 21.2111 99.9597 124.528 124.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 3.2e-05 2048 195 1125 491520 120.113 55.9923 1249.88 1673.94 3100.12 3100.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000512 512 140 1300 20480 2.06765 0.901408 15.792 47.7084 66.6253 66.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 0.000512 512 150 250 24576 1.53046 0.779904 3.70861 25.0474 31.2004 31.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 3.2e-05 1024 110 600 524288 56.1072 26.8282 351.823 835.471 1270.42 1270.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1740 0.001024 2048 380 832 17248 1.66032 32.8013 52.5406 87.0548 87.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 6.4e-05 512 260 2208 292352 11.7575 6.71949 367.191 209.765 595.593 595.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1580 0.000256 512 100 1408 75328 1.45082 1.70605 47.6093 80.2615 131.104 131.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 0.000512 512 430 704 33536 1.15168 0.831136 12.0007 26.2896 40.3727 40.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 6.4e-05 4096 370 5280 273920 72.063 55.5745 6194.79 1677.48 8000.01 8000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 0.000512 1024 410 704 32512 1.43811 1.8767 21.4248 101.527 126.341 126.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 930 3.2e-05 2048 195 1120 496640 119.714 55.9651 1369.78 1676.79 3222.44 3222.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 0.000512 512 140 1312 24576 1.96064 0.935936 18.507 51.0431 72.6026 72.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 750 0.000512 512 150 256 27392 1.5585 0.830208 6.22461 26.298 35.0392 35.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 3.2e-05 1024 110 576 532480 55.7255 26.878 371.443 838.561 1292.8 1292.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1740 0.001024 2048 380 832 17216 1.66074 21.5682 52.5424 75.8237 75.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 6.4e-05 512 260 2208 291840 11.7897 6.71718 236.828 209.789 465.288 465.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1580 0.000256 512 100 1408 75136 1.44998 1.70842 31.0694 64.2808 98.582 98.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 0.000512 512 430 704 33536 1.15376 0.830464 7.86602 26.303 36.2598 36.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 6.4e-05 4096 370 5280 273664 72.1348 55.5868 3982.58 1676.93 5787.34 5787.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 0.000512 1024 410 704 32384 1.43728 1.88211 14.1022 101.485 118.979 119.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 930 3.2e-05 2048 195 1120 495616 120.654 56.0251 2029.61 1679.41 3885.9 3886.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 0.000512 512 140 1312 24576 2.13501 0.933888 12.2714 51.0577 66.5583 66.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 750 0.000512 512 150 256 27136 1.56586 0.830496 6.81738 26.3205 35.6667 35.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 820 3.2e-05 1024 110 576 532480 55.9614 26.9005 558.417 838.665 1480.14 1480.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1740 0.001024 2048 380 832 17240 1.65869 33.7628 52.5025 87.9784 88.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 6.4e-05 512 260 2208 292480 11.799 6.72973 377.234 209.638 605.565 605.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 0.000256 512 100 1408 75360 1.46029 1.71034 49.241 79.1603 131.646 131.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 0.000512 512 430 704 33440 1.15565 0.829728 12.3675 26.2494 40.7038 40.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 6.4e-05 4096 370 5280 273760 72.4162 55.7056 6339.28 1675.65 8143.16 8143.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 0.000512 1024 410 704 32480 1.44026 1.88598 22.0194 101.477 126.894 126.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 3.2e-05 2048 195 1120 496640 120.042 56.2094 1321.62 1675.64 3173.71 3173.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 0.000512 512 140 1312 23680 1.96669 0.943296 18.5855 49.624 71.276 71.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 750 0.000512 512 150 256 27200 1.55888 0.825728 4.16976 26.1492 32.8361 32.9451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 3.2e-05 1024 110 576 532480 55.8079 26.9488 365.746 838.054 1286.75 1286.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1740 0.001024 2048 380 832 17200 1.65971 22.4599 52.4953 76.6677 76.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 6.4e-05 512 260 2208 291840 11.7925 6.72768 242.813 209.618 471.112 471.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1580 0.000256 512 100 1408 75200 1.45226 1.70822 31.9764 69.2388 104.448 104.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 0.000512 512 430 704 33280 1.15549 0.825312 8.06803 26.1597 36.3093 36.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 6.4e-05 4096 370 5280 273600 72.2082 55.6809 4079.46 1675.6 5883.06 5883.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 0.000512 1024 410 704 32320 1.43917 1.87974 14.3433 101.419 119.154 119.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 3.2e-05 2048 195 1120 496640 119.71 56.0748 920.163 1676.98 2773.13 2773.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 0.000512 512 140 1312 23040 2.11734 0.938208 11.8417 49.6601 64.7158 64.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 750 0.000512 512 150 256 26880 1.55021 0.816 2.8255 25.9587 31.2795 31.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 3.2e-05 1024 110 576 532480 55.7179 26.9206 253.778 837.909 1174.52 1174.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1740 0.001024 2048 380 832 17232 1.65766 37.3495 52.5896 91.6503 91.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 6.4e-05 512 260 2208 291840 11.7542 6.71757 406.307 209.451 634.384 634.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 0.000256 512 100 1408 75264 1.45408 1.7063 53.3183 80.7926 137.344 137.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 0.000512 512 430 704 33600 1.15805 0.831488 13.5938 26.3393 42.0214 42.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 6.4e-05 4096 370 5280 273792 72.1649 55.6503 6857.91 1677.34 8663.17 8663.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 0.000512 1024 410 704 32544 1.43997 1.88006 24.0319 101.554 128.979 129.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 3.2e-05 2048 195 1120 496128 119.278 55.9555 1429.87 1674.3 3279.59 3279.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000512 512 140 1312 23808 1.95466 0.940544 20.3872 49.6558 73.0895 73.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 0.000512 512 150 256 27264 1.55942 0.82544 4.57699 26.2169 33.3107 33.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 3.2e-05 1024 110 576 531456 55.6965 28.1054 395.773 837.263 1317.02 1317.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1740 0.001024 2048 380 832 17184 1.66144 23.5133 52.4965 77.7238 77.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 6.4e-05 512 260 2208 291840 11.7476 6.71533 263.521 209.286 491.432 491.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 0.000256 512 100 1408 75072 1.44899 1.70394 34.7192 80.827 118.772 118.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 0.000512 512 430 704 33408 1.1575 0.828416 8.86986 26.218 37.1733 37.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 6.4e-05 4096 370 5280 273408 72.0111 55.5922 4356.21 1675.07 6158.99 6159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 0.000512 1024 410 704 32256 1.43382 1.87037 15.6831 101.306 120.366 120.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 3.2e-05 2048 195 1120 494592 119.585 55.9514 911.264 1674.25 2761.24 2761.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 0.000512 512 140 1312 23040 2.11578 0.94304 13.0004 49.6657 65.8794 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 750 0.000512 512 150 256 26880 1.5488 0.820096 3.12694 25.9706 31.598 31.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 3.2e-05 1024 110 576 531456 55.5541 26.8635 255.912 836.519 1175.04 1175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1740 0.001024 2048 380 832 17192 1.65606 34.9626 52.4593 89.1297 89.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 6.4e-05 512 260 2208 292096 11.7907 6.71965 400.181 209.458 628.306 628.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 0.000256 512 100 1408 75264 1.45616 1.71162 52.4581 80.9882 136.687 136.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 0.000512 512 430 704 33600 1.15734 0.83168 13.2776 26.3414 41.7077 41.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 6.4e-05 4096 370 5280 273728 72.319 55.708 6709.58 1676.75 8514.47 8514.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 0.000512 1024 410 704 32480 1.44784 1.88797 23.4956 101.569 128.471 128.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 3.2e-05 2048 195 1120 494592 120.116 56.0297 1403.9 1674.39 3254.63 3254.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000512 512 140 1312 24192 1.95232 0.945248 20.0204 49.7484 72.8214 72.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 0.000512 512 150 256 27328 1.56666 0.835392 4.45363 26.3517 33.336 33.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 3.2e-05 1024 110 576 530432 55.9548 26.9215 390.328 837.358 1310.74 1310.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1740 0.001024 2048 380 832 17136 1.65693 22.9294 52.41 77.05 77.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 6.4e-05 512 260 2208 292096 11.7525 6.72982 257.767 209.308 485.716 485.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 0.000256 512 100 1408 75040 1.45283 1.70758 33.8935 79.7781 116.905 116.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 0.000512 512 430 704 33152 1.15098 0.823776 8.5697 26.0572 36.7068 36.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 6.4e-05 4096 370 5280 273728 72.134 55.6673 4312.89 1675.5 6116.3 6116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 0.000512 1024 410 704 32256 1.43565 1.86954 15.3708 101.292 120.043 120.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 3.2e-05 2048 195 1120 494592 119.743 56.0167 907.249 1672.84 2756.04 2756.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000512 512 140 1312 23296 1.92819 0.922976 12.6613 49.1681 64.838 64.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 0.000512 512 150 256 26880 1.5583 0.82144 2.99226 26.0674 31.5707 31.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 3.2e-05 1024 110 576 530432 55.8187 26.896 251.577 836.618 1171.1 1171.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1740 0.001024 2048 380 832 16968 1.64989 19.267 52.097 73.0669 73.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 6.4e-05 512 260 2208 290304 11.8504 6.73568 211.165 209.294 439.205 439.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 0.000256 512 100 1408 74928 1.46054 1.71008 28.1875 79.3518 110.782 110.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 0.000512 512 430 704 32928 1.14957 0.815744 7.08339 25.9353 35.0844 35.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 6.4e-05 4096 370 5280 272832 72.4193 55.7285 3533.19 1672.96 5334.4 5334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 0.000512 1024 410 704 31920 1.4377 1.86454 12.6997 100.153 116.229 116.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 3.2e-05 2048 195 1120 494592 119.932 56.0376 749.875 1672.53 2598.57 2598.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 0.000512 512 140 1312 21504 2.09024 0.923648 9.91917 49.2505 62.3381 62.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 750 0.000512 512 150 256 25536 1.55386 0.799616 2.54195 25.4959 30.5212 30.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 3.2e-05 1024 110 576 526848 56.1971 26.9258 207.106 836.367 1126.79 1126.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1740 0.001024 2048 380 832 17216 1.6624 36.3258 52.5294 90.5714 90.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 6.4e-05 512 260 2208 291840 11.7671 6.71376 386.876 209.765 615.284 615.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 0.000256 512 100 1408 75136 1.4496 1.70416 50.8191 80.7772 134.824 134.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 0.000512 512 430 704 33536 1.15251 0.829984 13.2564 26.3025 41.6425 41.7328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 6.4e-05 4096 370 5280 273664 72.1432 55.6093 6741.22 1676.74 8545.82 8545.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 0.000512 1024 410 704 32384 1.4393 1.87597 24.0474 101.479 128.912 128.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 3.2e-05 2048 195 1120 495616 119.806 55.959 1438.4 1676.74 3291.1 3291.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000512 512 140 1312 24576 1.96163 0.953536 20.0162 51.0502 74.1389 74.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 0.000512 512 150 256 27136 1.56752 0.829344 4.5441 26.3143 33.3813 33.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 3.2e-05 1024 110 576 532480 55.6555 26.8799 399.687 838.548 1320.95 1321.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1740 0.001024 2048 380 832 17152 1.65971 24.5693 52.489 78.7733 78.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 6.4e-05 512 260 2208 290816 11.7283 6.70557 247.46 208.955 475.01 475.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 0.000256 512 100 1408 75008 1.44794 1.70803 33.0279 74.3216 110.575 110.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 0.000512 512 430 704 33280 1.1599 0.831808 9.01645 26.3232 37.4299 37.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 6.4e-05 4096 370 5280 273408 72.1492 55.593 4503.97 1675.77 6307.59 6307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 0.000512 1024 410 704 32256 1.44179 1.88173 16.4501 101.526 121.372 121.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 3.2e-05 2048 195 1120 491520 120.084 55.9018 959.233 1671.93 2807.33 2807.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000512 512 140 1312 24576 1.97494 0.95408 13.2262 51.0747 67.3829 67.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 0.000512 512 150 256 26624 1.58224 0.833536 3.16602 26.3345 32.045 32.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 3.2e-05 1024 110 576 528384 55.7708 26.8206 267.595 835.186 1185.56 1185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1740 0.001024 2048 380 832 17088 1.65955 20.8917 52.5383 75.146 75.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 6.4e-05 512 260 2208 288768 11.7549 6.68477 206.35 208.499 433.449 433.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 0.000256 512 100 1408 74496 1.44589 1.70547 27.6726 79.8104 110.711 110.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 0.000512 512 430 704 33024 1.15533 0.819904 7.54573 26.0445 35.6675 35.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 6.4e-05 4096 370 5280 272640 72.1629 55.6111 3706.93 1674.86 5509.68 5509.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 0.000512 1024 410 704 32256 1.43994 1.87955 13.8218 101.484 118.698 118.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 3.2e-05 2048 195 1120 491520 118.976 55.6634 797.768 1666.88 2639.48 2639.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 0.000512 512 140 1312 21504 2.14685 0.903424 9.9193 47.6895 60.8174 60.9368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 0.000512 512 150 256 26112 1.57606 0.8192 2.55453 26.0562 31.1347 31.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 3.2e-05 1024 110 576 528384 55.4372 26.829 223.363 833.23 1139.05 1139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1740 0.001024 2048 380 832 17208 1.6575 50.6666 52.5425 104.917 104.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 6.4e-05 512 260 2208 292608 11.7639 6.73485 578.38 209.718 806.753 806.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 0.000256 512 100 1408 75312 1.45818 1.70803 75.7544 79.3979 158.39 158.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 0.000512 512 430 704 33408 1.15418 0.83216 19.0658 26.2883 47.4416 47.5361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 6.4e-05 4096 370 5280 273600 72.2869 55.6999 9645.04 1676.51 11449.7 11449.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 0.000512 1024 410 704 32400 1.43974 1.87411 34.2927 101.457 139.137 139.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 3.2e-05 2048 195 1120 495360 119.989 56.0699 2016.63 1676.36 3869.25 3869.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000512 512 140 1312 23040 1.96608 0.934176 27.8764 49.4248 80.3593 80.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 0.000512 512 150 256 27072 1.5536 0.823776 6.44 26.1056 35.0513 35.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 3.2e-05 1024 110 576 532224 55.7724 26.9416 562.439 840.409 1485.75 1485.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1740 0.001024 2048 380 832 17136 1.65936 32.6129 52.4948 86.8202 86.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 6.4e-05 512 260 2208 290304 11.7614 6.7113 373.764 208.804 601.197 601.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 0.000256 512 100 1408 74880 1.44589 1.70422 49.2629 79.0645 131.551 131.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 0.000512 512 430 704 32832 1.15322 0.823552 12.4162 26.1196 40.6124 40.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 6.4e-05 4096 370 5280 273600 72.0856 55.659 6232.69 1675.28 8035.83 8035.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 0.000512 1024 410 704 32256 1.44179 1.88205 21.8333 101.502 126.733 126.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 3.2e-05 2048 195 1120 493056 119.406 55.9636 1275.62 1668.9 3120.08 3120.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000512 512 140 1312 20736 1.98522 0.89904 16.683 47.6364 67.3599 67.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 0.000512 512 150 256 26496 1.53818 0.808544 4.19517 25.7493 32.4248 32.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 3.2e-05 1024 110 576 529920 55.5915 26.8387 359.593 837.863 1280.08 1280.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1740 0.001024 2048 380 832 17064 1.65555 27.5998 52.5294 81.8409 81.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 6.4e-05 512 260 2208 290304 11.8076 6.7233 309.778 208.998 537.47 537.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 0.000256 512 100 1408 74736 1.45459 1.70653 40.7639 79.1693 123.168 123.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 0.000512 512 430 704 31968 1.15392 0.812384 10.0652 25.8017 37.9309 38.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 6.4e-05 4096 370 5280 273024 72.3845 55.711 5103.23 1675.29 6906.72 6906.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 0.000512 1024 410 704 31968 1.43194 1.85962 18.3391 100.008 121.713 121.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 3.2e-05 2048 195 1120 490752 120.379 55.9942 1049.65 1670.17 2896.38 2896.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000512 512 140 1312 20736 2.0743 0.935936 14.0668 49.509 66.7409 66.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 0.000512 512 150 256 25920 1.56733 0.810176 3.49469 25.8121 31.815 31.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 3.2e-05 1024 110 576 525312 56.2013 26.8657 292.879 835.293 1211.43 1211.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1740 0.001024 2048 380 832 17200 1.66022 48.4329 52.4815 102.628 102.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 6.4e-05 512 260 2208 291840 11.7729 6.72563 545.373 209.569 773.597 773.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 0.000256 512 100 1408 75200 1.44998 1.71005 71.3556 80.3983 154.987 155.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 0.000512 512 430 704 33280 1.15235 0.826848 18.0703 26.1598 46.3078 46.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 6.4e-05 4096 370 5280 273600 72.1338 55.6949 9077.58 1675.21 10880.7 10880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 0.000512 1024 410 704 32320 1.43565 1.88022 32.2028 101.407 136.999 137.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 3.2e-05 2048 195 1120 496640 119.4 56.0742 1889.21 1678.89 3743.76 3743.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000512 512 140 1312 23040 1.99363 0.944384 26.9451 49.647 79.6915 79.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 0.000512 512 150 256 26880 1.54883 0.81824 6.00954 25.9587 34.464 34.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 3.2e-05 1024 110 576 532480 55.6591 26.9253 526.08 837.603 1446.45 1446.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1740 0.001024 2048 380 832 17120 1.6608 33.201 52.4979 87.4122 87.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 6.4e-05 512 260 2208 291840 11.7802 6.7031 363.4 209.701 591.744 591.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 0.000256 512 100 1408 74880 1.44589 1.70416 47.5519 79.342 130.116 130.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 0.000512 512 430 704 32640 1.15235 0.8192 11.8633 26.0011 39.9388 40.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 6.4e-05 4096 370 5280 273280 72.0533 55.5671 6101.32 1676.21 7905.26 7905.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 0.000512 1024 410 704 32000 1.43498 1.87376 21.3622 101.315 126.057 126.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 3.2e-05 2048 195 1120 496640 119.267 56.0087 1267.19 1675.98 3118.64 3118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000512 512 140 1312 23040 1.9983 0.946176 17.8762 49.7037 70.6801 70.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 0.000512 512 150 256 26880 1.55024 0.8208 4.13427 26.0173 32.653 32.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 3.2e-05 1024 110 576 532480 55.5449 26.8886 351.268 838.179 1272.08 1272.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1740 0.001024 2048 380 832 17040 1.66038 26.7805 52.545 81.0379 81.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 6.4e-05 512 260 2208 288000 11.8653 6.71642 303.641 209.071 531.454 531.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 0.000256 512 100 1408 74880 1.45008 1.70842 40.1381 80.225 123.591 123.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 0.000512 512 430 704 32640 1.15434 0.820192 10.0796 26.0798 38.2319 38.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 6.4e-05 4096 370 5280 272640 72.1626 55.6537 5135.84 1676.35 6940.11 6940.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 0.000512 1024 410 704 31680 1.4336 1.85645 17.9139 99.984 121.262 121.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 3.2e-05 2048 195 1120 491520 119.957 55.9031 1052.94 1670.77 2899.76 2899.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000512 512 140 1312 23040 2.08061 0.944576 15.094 49.7796 68.0583 68.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 0.000512 512 150 256 26880 1.55677 0.821728 3.62582 26.0899 32.2291 32.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 3.2e-05 1024 110 576 529920 55.6074 26.8443 294.758 835.499 1212.9 1213.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1740 0.001024 2048 380 832 17184 1.65898 43.6408 52.4954 97.8492 97.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 6.4e-05 512 260 2208 291840 11.7284 6.71315 514.424 209.346 742.372 742.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 0.000256 512 100 1408 75072 1.44794 1.70557 67.5862 79.3109 150.12 150.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 0.000512 512 430 704 33408 1.15363 0.827264 17.1589 26.2123 45.4516 45.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 6.4e-05 4096 370 5280 273408 72.0159 55.5804 8542.46 1675.04 10345.2 10345.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 0.000512 1024 410 704 32256 1.4336 1.87187 30.2497 101.311 134.939 135.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 3.2e-05 2048 195 1120 494592 119.487 55.9731 1784.05 1676.11 3635.81 3635.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000512 512 140 1312 23040 1.98806 0.943168 24.7556 49.6663 77.5069 77.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 0.000512 512 150 256 26880 1.54848 0.818656 5.76947 25.9703 34.2345 34.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 3.2e-05 1024 110 576 531456 55.5132 27.0823 500.001 836.581 1419.37 1419.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1740 0.001024 2048 380 832 17088 1.66093 30.79 52.5027 85.0041 85.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 6.4e-05 512 260 2208 288768 11.7682 6.68662 337.768 208.355 564.735 564.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 0.000256 512 100 1408 74496 1.44998 1.7017 44.076 80.3298 127.631 127.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 0.000512 512 430 704 33024 1.15498 0.8192 11.3032 26.0268 39.4028 39.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 6.4e-05 4096 370 5280 272640 72.1624 55.5957 5563.25 1673.75 7364.87 7364.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 0.000512 1024 410 704 32256 1.43808 1.87738 20.09 101.448 124.923 125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 3.2e-05 2048 195 1120 491520 118.961 55.6749 1158.85 1668.42 3002.09 3002.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000512 512 140 1312 21504 2.0167 0.900352 15.7208 47.6699 66.4592 66.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 0.000512 512 150 256 26112 1.57472 0.818592 3.61082 26.04 32.1741 32.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 3.2e-05 1024 110 576 528384 55.4079 26.7325 325.27 832.778 1240.38 1240.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1740 0.001024 2048 380 832 16992 1.664 27.1843 52.4873 81.3886 81.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 6.4e-05 512 260 2208 285696 11.7638 6.6488 285.93 207.338 511.84 511.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 0.000256 512 100 1408 74880 1.448 1.70608 38.1967 77.7173 119.143 119.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 0.000512 512 430 704 32256 1.15254 0.811456 9.51728 25.8274 37.4097 37.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 6.4e-05 4096 370 5280 273024 72.0574 55.5843 4810.9 1675.83 6614.48 6614.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 0.000512 1024 410 704 31680 1.43411 1.87187 16.9338 101.308 121.623 121.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 3.2e-05 2048 195 1120 488448 118.439 55.392 994.933 1656.61 2825.57 2825.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000512 512 140 1312 18432 2.20874 0.903168 11.5841 47.7234 62.5799 62.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 0.000512 512 150 256 25344 1.51517 0.780288 3.28493 25.0672 30.7762 30.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 3.2e-05 1024 110 576 525312 55.2334 26.5548 278.621 832.13 1192.73 1192.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1740 0.001024 2048 380 832 17100 1.65453 45.3863 52.2853 99.3789 99.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 6.4e-05 512 260 2208 291200 11.8308 6.73395 506.096 209.443 734.264 734.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 0.000256 512 100 1408 75200 1.4591 1.71174 66.5969 80.4554 150.297 150.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 0.000512 512 430 704 33200 1.15734 0.827744 16.7294 26.2323 45.0481 45.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 6.4e-05 4096 370 5280 273600 72.5329 55.7404 8418.5 1676.41 10223.3 10223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 0.000512 1024 410 704 32200 1.44384 1.87738 30.0045 101.337 134.735 134.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 3.2e-05 2048 195 1120 496000 119.659 56.1069 1754.95 1674.12 3605.03 3605.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000512 512 140 1312 24000 1.95344 0.944448 25.8121 49.6722 78.5407 78.6618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 0.000512 512 150 256 26400 1.56669 0.820224 5.46771 25.9768 33.9627 34.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 3.2e-05 1024 110 576 531200 55.8811 26.9639 489.499 837.246 1409.78 1409.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1740 0.001024 2048 380 832 17000 1.65888 31.0108 52.3287 85.0479 85.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 6.4e-05 512 260 2208 288000 11.8558 6.7088 349.872 208.613 577.203 577.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 0.000256 512 100 1408 74800 1.45238 1.70598 46.4505 80.0262 129.708 129.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 0.000512 512 430 704 32800 1.15344 0.820096 11.7415 26.051 39.8655 39.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 6.4e-05 4096 370 5280 272800 72.3948 55.7076 5945 1676.14 7749.35 7749.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 0.000512 1024 410 704 32000 1.44502 1.88845 20.9419 101.515 125.863 125.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 3.2e-05 2048 195 1120 492800 119.012 55.842 1224.36 1667.2 3066.59 3066.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000512 512 140 1312 22400 2.03475 0.948224 17.1241 49.7506 70.0095 70.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 0.000512 512 150 256 25600 1.58832 0.819776 3.85098 26.0598 32.4498 32.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 3.2e-05 1024 110 576 524800 56.0241 26.7995 339.833 837.491 1260.33 1260.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1740 0.001024 2048 380 832 16800 1.65478 27.1932 52.0629 80.9636 81.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 6.4e-05 512 260 2208 288000 11.9784 6.73971 291.235 209.759 519.873 520.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 0.000256 512 100 1408 74400 1.45818 1.70515 38.492 79.2301 120.959 121.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 0.000512 512 430 704 32400 1.16038 0.826848 9.69478 26.1202 37.904 38.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 6.4e-05 4096 370 5280 272400 72.5805 55.7684 4890.74 1676.68 6695.87 6695.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 0.000512 1024 410 704 31800 1.43926 1.86163 17.4379 100.066 120.88 120.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 3.2e-05 2048 195 1120 489600 121.66 56.1282 1008.31 1675.95 2862.25 2862.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000512 512 140 1312 24000 2.05315 0.954368 15.2748 49.8242 68.2671 68.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 0.000512 512 150 256 26400 1.57494 0.829184 3.48 26.1417 32.1556 32.2677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 3.2e-05 1024 110 576 528000 56.2898 26.9619 282.959 838.14 1204.55 1204.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1740 0.001024 2048 380 832 17136 1.65542 42.8012 52.4472 96.9596 97.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 6.4e-05 512 260 2208 292096 11.7509 6.72314 493.934 209.458 722.02 722.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 0.000256 512 100 1408 75040 1.45203 1.71011 64.6234 79.362 147.221 147.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 0.000512 512 430 704 33152 1.1505 0.819424 16.3453 26.0723 44.4893 44.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 6.4e-05 4096 370 5280 273728 72.1244 55.6664 8265.29 1676.71 10069.9 10070
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 0.000512 1024 410 704 32256 1.43264 1.86851 29.1926 101.328 133.896 133.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 3.2e-05 2048 195 1120 494592 119.667 56.023 1716.96 1674.11 3566.96 3567.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000512 512 140 1312 23296 1.93178 0.915392 24.1632 49.1843 76.3482 76.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 0.000512 512 150 256 26880 1.55571 0.817696 5.5305 26.0857 34.1203 34.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 3.2e-05 1024 110 576 530432 55.8294 27.5273 477.656 837.112 1398.31 1398.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1740 0.001024 2048 380 832 17024 1.65827 30.6774 52.4098 84.7976 84.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 6.4e-05 512 260 2208 290304 11.8124 6.71334 343.735 209.379 571.797 571.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 0.000256 512 100 1408 74368 1.44627 1.70413 44.7936 80.2369 128.254 128.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 0.000512 512 430 704 33152 1.15654 0.828192 11.5025 26.1305 39.7159 39.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 6.4e-05 4096 370 5280 273280 71.9528 55.5848 5774.93 1674.1 7576.68 7576.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 0.000512 1024 410 704 31808 1.42947 1.85958 20.5454 100.094 123.998 124.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 3.2e-05 2048 195 1120 494592 119.628 56.0742 1201.99 1673.32 3051.2 3051.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000512 512 140 1312 21504 1.95811 0.866272 15.8027 47.0126 65.7966 65.9118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 0.000512 512 150 256 25088 1.56157 0.799648 3.77824 25.5409 31.8088 31.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 3.2e-05 1024 110 576 530432 55.7245 26.8682 336.275 852.857 1271.91 1272.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1740 0.001024 2048 380 832 16800 1.64819 26.3682 52.0928 80.1621 80.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 6.4e-05 512 260 2208 290304 11.8284 6.72022 284.214 209.385 512.302 512.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 0.000256 512 100 1408 73920 1.44365 1.69744 36.8553 79.0692 119.136 119.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 0.000512 512 430 704 32256 1.13427 0.801408 9.4801 25.5974 37.1106 37.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 6.4e-05 4096 370 5280 272832 72.1454 55.6475 4722.22 1673.8 6523.93 6524.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 0.000512 1024 410 704 31584 1.42806 1.8536 16.9722 99.9235 120.249 120.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 3.2e-05 2048 195 1120 494592 119.932 56.0947 983.729 1672.93 2832.88 2833.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000512 512 140 1312 21504 2.02387 0.925728 13.3419 49.308 65.7514 65.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 0.000512 512 150 256 24192 1.58355 0.802912 3.26925 25.6132 31.404 31.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 3.2e-05 1024 110 576 526848 56.1479 26.9084 273.657 836.662 1193.57 1193.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1740 0.001024 2048 380 832 17160 1.65683 43.9771 52.5424 98.2293 98.2875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 6.4e-05 512 260 2208 289920 11.7984 6.72154 473.237 208.98 700.892 701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 0.000256 512 100 1408 75120 1.4537 1.71085 62.7994 80.3155 146.348 146.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 0.000512 512 430 704 33120 1.15856 0.831328 15.9972 26.3232 44.4088 44.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 6.4e-05 4096 370 5280 273120 72.3422 55.7219 8145.58 1675.74 9949.48 9949.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 0.000512 1024 410 704 32400 1.44048 1.8863 28.5847 101.517 133.502 133.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 3.2e-05 2048 195 1120 491520 120.145 56.0086 1672.88 1670.4 3519.61 3519.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000512 512 140 1312 23040 2.00458 0.943392 23.8028 49.7068 76.6175 76.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 0.000512 512 150 256 26880 1.55392 0.82032 5.38582 26.0101 33.899 34.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 3.2e-05 1024 110 576 529920 55.697 26.8739 464.65 837.282 1384.68 1384.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1740 0.001024 2048 380 832 17040 1.65834 31.0303 52.5442 85.2862 85.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 6.4e-05 512 260 2208 288000 11.8682 6.71683 340.368 209.071 568.184 568.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 0.000256 512 100 1408 74880 1.44998 1.71014 45.2825 79.1846 127.699 127.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 0.000512 512 430 704 32640 1.15363 0.823296 11.1433 26.0794 39.3004 39.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 6.4e-05 4096 370 5280 272640 72.1582 55.6833 5732.85 1676.53 7537.33 7537.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 0.000512 1024 410 704 31680 1.42966 1.85744 20.0875 99.9905 123.436 123.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 3.2e-05 2048 195 1120 491520 119.973 55.8937 1193.18 1673.89 3043.14 3043.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000512 512 140 1312 23040 2.00374 0.944128 16.8009 49.7852 69.6901 69.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 0.000512 512 150 256 26880 1.55789 0.823296 4.09693 26.0873 32.6966 32.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 3.2e-05 1024 110 576 529920 55.6049 26.8465 335.414 835.559 1253.61 1253.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1740 0.001024 2048 380 832 16920 1.65683 26.2774 52.5412 80.5287 80.5864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 6.4e-05 512 260 2208 288000 11.9085 6.72941 284.341 209.123 512.262 512.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 0.000256 512 100 1408 74880 1.45494 1.71158 37.867 79.3678 120.474 120.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 0.000512 512 430 704 31680 1.13645 0.797696 9.4111 25.5069 36.9548 37.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 6.4e-05 4096 370 5280 272160 72.2539 55.6679 4811.53 1671.66 6611.21 6611.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 0.000512 1024 410 704 31680 1.43091 1.84864 16.9144 99.8266 120.091 120.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 3.2e-05 2048 195 1120 483840 121.943 55.9862 974.721 1670.79 2823.62 2823.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000512 512 140 1312 17280 2.17206 0.825344 11.0377 45.2255 59.4142 59.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 0.000512 512 150 256 25920 1.54422 0.798432 3.55965 25.5233 31.5565 31.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 3.2e-05 1024 110 576 529920 55.7201 26.8882 278.011 835.619 1196.42 1196.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1740 0.001024 2048 380 832 17152 1.66125 42.7994 52.5465 97.0604 97.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 6.4e-05 512 260 2208 290816 11.7405 6.70582 481.461 209.165 709.237 709.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 0.000256 512 100 1408 75008 1.44998 1.70595 63.6695 79.2456 146.143 146.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 0.000512 512 430 704 33280 1.15421 0.83264 16.0888 26.3464 44.5215 44.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 6.4e-05 4096 370 5280 273408 72.1522 55.5909 8082.28 1677.51 9887.64 9887.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 0.000512 1024 410 704 32256 1.44349 1.8816 28.7969 101.575 133.769 133.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 3.2e-05 2048 195 1120 491520 120.098 55.9353 1677.69 1683.42 3537.33 3537.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000512 512 140 1312 24576 1.97011 0.954976 24.9076 51.0986 79.0903 79.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 0.000512 512 150 256 26624 1.58154 0.831488 5.38774 26.3639 34.2943 34.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 3.2e-05 1024 110 576 528384 55.8096 26.8268 469.081 850.916 1402.82 1402.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1740 0.001024 2048 380 832 16896 1.64989 31.639 52.1417 85.4831 85.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 6.4e-05 512 260 2208 290816 11.765 6.7072 330.138 209.025 557.79 557.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 0.000256 512 100 1408 74752 1.44947 1.70458 43.5282 80.7671 127.523 127.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 0.000512 512 430 704 31744 1.14506 0.80896 10.6537 25.7176 38.4243 38.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 6.4e-05 4096 370 5280 272384 72.0117 55.5475 5473.06 1670.88 7271.6 7271.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 0.000512 1024 410 704 31744 1.42614 1.85238 19.507 99.9556 122.813 122.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 3.2e-05 2048 195 1120 491520 120.176 55.8462 1140.73 1670.29 2987.23 2987.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000512 512 140 1312 20480 2.0705 0.896448 14.4961 47.7093 65.3256 65.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 0.000512 512 150 256 24576 1.53085 0.779104 3.72858 25.0411 31.2119 31.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 3.2e-05 1024 110 576 524288 56.0815 26.8196 316.04 835.314 1234.44 1234.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1740 0.001024 2048 380 832 16896 1.66061 26.2519 52.4931 80.4582 80.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 6.4e-05 512 260 2208 282624 11.7695 6.62317 286.869 206.385 511.805 511.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 0.000256 512 100 1408 74496 1.45203 1.70275 38.8839 78.4794 120.593 120.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 0.000512 512 430 704 32256 1.16131 0.827392 9.84048 26.147 38.0763 38.1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 6.4e-05 4096 370 5280 271872 72.2211 55.593 5006.34 1674.45 6808.71 6808.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 0.000512 1024 410 704 31488 1.4336 1.86304 17.5106 100.134 121.012 121.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 3.2e-05 2048 195 1120 479232 119.716 55.0625 1007.34 1650.53 2832.84 2832.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000512 512 140 1312 18432 2.15466 0.906336 11.7462 48.8434 63.8053 63.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 0.000512 512 150 256 24576 1.53702 0.783872 3.37069 25.1328 30.9547 31.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 3.2e-05 1024 110 576 516096 55.7254 26.4345 280.224 824.619 1187.19 1187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1740 0.001024 2048 380 840 17216 1.66832 33.8622 52.5125 88.0956 88.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 6.4e-05 512 260 2240 292352 11.7576 6.7152 379.478 209.761 607.872 608.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 0.000256 512 100 1400 75264 1.44982 1.7072 49.163 80.9016 133.297 133.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 0.000512 512 430 720 33664 1.15411 0.830784 12.4661 26.2857 40.8384 40.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 6.4e-05 4096 370 5280 274048 72.0181 55.5889 6300.73 1677.45 8105.91 8106.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000512 1024 410 720 32384 1.43974 1.88006 22.4241 101.527 127.343 127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 930 3.2e-05 2048 195 1120 489472 121.434 56.0481 1387.7 1676.77 3242.15 3242.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 0.000512 512 140 1320 24576 1.96102 0.935424 19.2064 51.0319 73.2853 73.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 750 0.000512 512 150 280 25856 1.59168 0.83008 6.61165 26.2931 35.4545 35.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 3.2e-05 1024 110 600 526336 56.2879 26.8727 394.592 838.637 1316.58 1316.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1740 0.001024 2048 380 840 17152 1.66224 22.6914 52.4233 76.8311 76.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 6.4e-05 512 260 2240 291840 11.7783 6.71389 243.45 209.793 471.894 472.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 0.000256 512 100 1400 75136 1.44765 1.70342 31.8054 71.1036 106.132 106.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 0.000512 512 430 720 33536 1.15792 0.82944 8.09843 26.3012 36.4873 36.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 6.4e-05 4096 370 5280 273920 72.0879 55.5855 4048.39 1676.95 5853.12 5853.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000512 1024 410 720 32256 1.43974 1.87392 14.6693 101.487 119.542 119.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 930 3.2e-05 2048 195 1120 489472 121.841 56.1152 2048.06 1678.34 3904.55 3904.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 0.000512 512 140 1320 24576 2.09072 0.933888 12.5556 51.0518 66.7874 66.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 750 0.000512 512 150 280 25600 1.59606 0.828032 6.54691 26.3138 35.415 35.5267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 820 3.2e-05 1024 110 600 526336 56.2222 26.8759 268.175 838.687 1190.15 1190.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1740 0.001024 2048 380 840 17200 1.66746 37.3781 52.4882 91.5883 91.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 6.4e-05 512 260 2240 292480 11.7928 6.73059 425.855 209.764 654.305 654.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 0.000256 512 100 1400 75280 1.45562 1.7121 55.7732 79.5113 138.524 138.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 0.000512 512 430 720 33600 1.1552 0.830272 14.163 26.2649 42.5153 42.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 6.4e-05 4096 370 5280 273920 72.3204 55.7097 7196.37 1676.96 9001.47 9001.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000512 1024 410 720 32320 1.44157 1.88397 25.5243 101.517 130.436 130.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 3.2e-05 2048 195 1120 488960 121.625 56.1123 1495.54 1676.9 3350.37 3350.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 0.000512 512 140 1320 23680 1.96518 0.941728 21.0972 49.6426 73.805 73.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 750 0.000512 512 150 280 25600 1.59456 0.827392 4.9767 26.1697 33.6961 33.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 3.2e-05 1024 110 600 526080 56.3989 26.9477 428.095 838.578 1350.21 1350.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1740 0.001024 2048 380 840 17120 1.66912 24.9528 52.3387 79.0149 79.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 6.4e-05 512 260 2240 291840 11.7931 6.72618 275.81 209.622 504.122 504.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 0.000256 512 100 1400 75040 1.45254 1.70854 36.0437 81.6477 120.925 121.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 0.000512 512 430 720 33280 1.15606 0.827392 9.21072 26.159 37.4522 37.5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 6.4e-05 4096 370 5280 273920 72.1304 55.6763 4548.65 1675.58 6352.15 6352.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000512 1024 410 720 32160 1.43888 1.88048 16.6274 101.422 121.439 121.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 3.2e-05 2048 195 1120 488960 121.46 56.0619 1021.92 1675.42 2875.06 2875.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 0.000512 512 140 1320 23040 2.11248 0.942816 13.4253 49.6576 66.2959 66.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 750 0.000512 512 150 280 24960 1.58973 0.81872 3.29318 25.9608 31.7946 31.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 3.2e-05 1024 110 600 524800 56.4384 26.923 274.85 837.908 1196.32 1196.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1740 0.001024 2048 380 840 17040 1.65619 20.906 52.2313 74.8481 74.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 6.4e-05 512 260 2240 289920 11.7936 6.7215 225.878 208.79 453.347 453.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1580 0.000256 512 100 1400 75120 1.45882 1.71008 29.8387 81.0733 114.154 114.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 0.000512 512 430 720 33600 1.15923 0.830752 7.77888 26.2971 36.1674 36.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 6.4e-05 4096 370 5280 273600 72.2529 55.7097 3702.63 1674.15 5504.84 5504.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 0.000512 1024 410 720 32160 1.44294 1.88006 13.6151 101.471 118.479 118.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 930 3.2e-05 2048 195 1120 483840 122.056 55.9892 880.476 1668.72 2727.43 2727.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 0.000512 512 140 1320 23040 2.15539 0.92592 11.367 49.678 64.2855 64.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 750 0.000512 512 150 280 24960 1.60195 0.82 6.88384 25.9829 35.4213 35.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 3.2e-05 1024 110 600 522240 56.5377 26.8698 246.415 834.497 1164.51 1164.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1740 0.001024 2048 380 840 17184 1.66672 35.5066 52.4191 89.6454 89.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 6.4e-05 512 260 2240 291840 11.7654 6.72154 396.045 209.239 623.929 624.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 0.000256 512 100 1400 75264 1.45194 1.708 51.1791 80.2985 134.708 134.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 0.000512 512 430 720 33792 1.15162 0.832928 13.0618 26.311 41.4556 41.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 6.4e-05 4096 370 5280 273984 72.1535 55.6544 6597.05 1675.71 8400.69 8400.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000512 1024 410 720 32352 1.44282 1.88298 23.5625 101.502 128.465 128.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 3.2e-05 2048 195 1120 488448 121.395 55.9964 1368.73 1672.64 3218.95 3219.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000512 512 140 1320 23808 1.9569 0.94384 19.4104 49.6235 72.0936 72.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 0.000512 512 150 280 25728 1.58477 0.82944 4.44189 26.1891 33.1803 33.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 3.2e-05 1024 110 600 525312 56.2737 26.9051 397.157 836.461 1316.99 1317.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1740 0.001024 2048 380 840 17088 1.66464 23.2589 52.3035 77.2786 77.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 6.4e-05 512 260 2240 291840 11.7596 6.71635 260.057 209.328 488.019 488.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 0.000256 512 100 1400 75072 1.45011 1.70931 33.8698 81.6068 118.71 118.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 0.000512 512 430 720 33408 1.15638 0.827648 8.66019 26.2221 36.9667 37.0629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 6.4e-05 4096 370 5280 273792 71.9303 55.595 4293.99 1675.29 6096.91 6097.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 0.000512 1024 410 720 32064 1.4336 1.86701 15.6283 101.316 120.316 120.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 3.2e-05 2048 195 1120 488448 121.07 55.9299 893.157 1674.97 2745.32 2745.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 0.000512 512 140 1320 23040 2.12019 0.94208 12.6766 49.6677 65.5634 65.6852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 0.000512 512 150 280 25344 1.58752 0.8184 3.02461 25.975 31.5359 31.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 3.2e-05 1024 110 600 525312 56.1517 26.8688 259.546 836.689 1179.45 1179.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1740 0.001024 2048 380 840 16992 1.66298 19.3547 52.1513 73.2237 73.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 6.4e-05 512 260 2240 290304 11.7492 6.71651 214.9 208.76 442.282 442.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 0.000256 512 100 1400 74880 1.45229 1.70554 28.1012 78.5039 109.834 109.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 0.000512 512 430 720 33408 1.15274 0.828864 7.2632 26.1102 35.4566 35.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 6.4e-05 4096 370 5280 273600 72.089 55.6503 3530.62 1674.83 5333.3 5333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 0.000512 1024 410 720 32256 1.44355 1.88294 13.0854 101.489 117.973 118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 3.2e-05 2048 195 1120 483840 121.766 55.8899 797.98 1668.31 2644.14 2644.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 0.000512 512 140 1320 20736 2.06726 0.896 9.51514 47.6326 60.2651 60.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 750 0.000512 512 150 280 24192 1.59648 0.812256 2.55158 25.7392 30.8275 30.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 3.2e-05 1024 110 600 520704 56.4428 26.8404 212.655 834.223 1130.35 1130.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1740 0.001024 2048 380 840 17192 1.66614 47.2731 52.5183 101.51 101.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 6.4e-05 512 260 2240 292096 11.7705 6.72973 561.361 209.461 789.477 789.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 0.000256 512 100 1400 75264 1.45818 1.71008 73.0664 80.047 156.352 156.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 0.000512 512 430 720 33824 1.16006 0.833568 18.7023 26.3414 47.1355 47.2258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 6.4e-05 4096 370 5280 273952 72.2373 55.71 9333.64 1676.74 11138.4 11138.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000512 1024 410 720 32368 1.44598 1.88221 34.4984 101.562 139.462 139.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 3.2e-05 2048 195 1120 487424 121.579 56.038 1960.83 1678.04 3816.68 3816.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000512 512 140 1320 24192 1.95923 0.946176 28.4281 49.7435 81.2317 81.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 0.000512 512 150 280 25984 1.60326 0.830656 6.57306 26.3558 35.4946 35.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 3.2e-05 1024 110 600 525056 56.3447 26.9247 577.456 837.205 1498.12 1498.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1740 0.001024 2048 380 840 17136 1.66624 30.4018 52.5119 84.6311 84.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 6.4e-05 512 260 2240 292096 11.7682 6.72314 362.532 209.476 590.662 590.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 0.000256 512 100 1400 75040 1.45066 1.70848 46.9367 80.0381 130.207 130.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 0.000512 512 430 720 33152 1.15027 0.821248 11.9843 26.0736 40.128 40.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 6.4e-05 4096 370 5280 273728 72.1203 55.6636 5888.21 1677.08 7693.19 7693.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 0.000512 1024 410 720 32032 1.43696 1.87168 21.4132 101.338 126.131 126.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 3.2e-05 2048 195 1120 487424 121.353 56.0176 1227.99 1677.8 3083.35 3083.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000512 512 140 1320 23296 1.93216 0.9216 17.6801 49.188 69.8762 69.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 0.000512 512 150 280 25088 1.59597 0.823296 4.12179 26.0916 32.7654 32.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 3.2e-05 1024 110 600 523264 56.4213 26.8943 357.99 848.965 1290.46 1290.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1740 0.001024 2048 380 840 16968 1.65888 26.0795 52.2122 80.0037 80.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 6.4e-05 512 260 2240 290304 11.8561 6.73824 294.177 209.533 522.463 522.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 0.000256 512 100 1400 74928 1.45712 1.70957 38.2892 81.1913 122.718 122.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 0.000512 512 430 720 32928 1.15651 0.819424 9.70346 25.966 37.7491 37.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 6.4e-05 4096 370 5280 273504 72.3405 55.7359 4785.71 1674.91 6588.81 6588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 0.000512 1024 410 720 31920 1.4399 1.86061 17.5722 100.208 121.153 121.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 3.2e-05 2048 195 1120 483840 122.379 56.0914 994.092 1674.54 2847.29 2847.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 0.000512 512 140 1320 21504 2.02582 0.923296 13.6915 49.2252 66.0193 66.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 0.000512 512 150 280 24192 1.57814 0.799328 3.39853 25.5274 31.4319 31.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 3.2e-05 1024 110 600 521472 56.7911 26.9251 292.069 837.495 1213.47 1213.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1740 0.001024 2048 380 840 17152 1.66093 45.7678 52.4317 99.9137 99.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 6.4e-05 512 260 2240 291840 11.7687 6.72262 517.588 209.805 746.045 746.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 0.000256 512 100 1400 75136 1.44605 1.70563 68.4455 80.1764 151.844 151.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 0.000512 512 430 720 33536 1.15331 0.83072 17.5276 26.3041 45.9112 46.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 6.4e-05 4096 370 5280 273920 72.0238 55.5991 8685.03 1677.16 10489.9 10490
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000512 1024 410 720 32256 1.43574 1.87776 32.1149 101.489 136.989 137.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 3.2e-05 2048 195 1120 489472 121.107 55.9699 1824.36 1677.03 3678.66 3678.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000512 512 140 1320 24576 1.96586 0.952544 27.0265 51.058 81.1605 81.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 0.000512 512 150 280 25600 1.59443 0.827072 6.07296 26.3157 34.9427 35.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 3.2e-05 1024 110 600 526336 56.1645 26.8836 536.358 840.538 1460.13 1460.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1740 0.001024 2048 380 840 17024 1.66342 29.6468 52.2592 83.6236 83.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 6.4e-05 512 260 2240 290816 11.7554 6.70925 325.397 209.167 553.193 553.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 0.000256 512 100 1400 75008 1.45203 1.70803 42.4961 79.997 125.731 125.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 0.000512 512 430 720 33280 1.1552 0.835584 11.2485 26.3462 39.6873 39.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 6.4e-05 4096 370 5280 273920 72.0931 55.6072 5477.51 1677.45 7282.77 7282.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 0.000512 1024 410 720 32256 1.44432 1.77462 20.4194 101.577 125.286 125.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 3.2e-05 2048 195 1120 487424 121.12 55.9361 1165.47 1673.65 3016.38 3016.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000512 512 140 1320 24576 1.9751 0.957984 17.2119 51.0977 71.3984 71.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 0.000512 512 150 280 25600 1.60563 0.832096 4.07251 26.3621 33.0027 33.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 3.2e-05 1024 110 600 524288 56.096 26.8245 341.095 836.014 1260.23 1260.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1740 0.001024 2048 380 840 16896 1.65437 24.1741 52.0787 77.9599 78.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 6.4e-05 512 260 2240 288768 11.7695 6.68618 262.006 208.476 489.094 489.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 0.000256 512 100 1400 74496 1.44806 1.70515 34.294 79.646 117.164 117.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 0.000512 512 430 720 33024 1.14557 0.819392 9.04771 26.039 37.1527 37.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 6.4e-05 4096 370 5280 273408 72.0592 55.6251 4471.93 1674.67 6274.39 6274.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 0.000512 1024 410 720 31872 1.44141 1.8768 16.5183 101.484 121.392 121.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 3.2e-05 2048 195 1120 485376 120.658 55.7695 938.901 1666.15 2781.67 2781.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000512 512 140 1320 21504 2.02317 0.897024 12.315 47.6839 63.0756 63.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 0.000512 512 150 280 24576 1.6073 0.817856 3.29629 26.0537 31.9076 32.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 3.2e-05 1024 110 600 522240 55.9341 26.7323 273.017 833.224 1189.09 1189.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1740 0.001024 2048 380 840 17136 1.66243 45.7782 52.3569 99.8494 99.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 6.4e-05 512 260 2240 292608 11.7746 6.72909 540.629 209.501 768.795 768.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 0.000256 512 100 1400 75168 1.45565 1.70486 70.5856 81.224 155.044 155.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 0.000512 512 430 720 33696 1.1561 0.827456 18.0762 26.2619 46.4202 46.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 6.4e-05 4096 370 5280 273888 72.2398 55.691 8941.21 1674.73 10744 10744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000512 1024 410 720 32256 1.44102 1.88112 32.5773 101.405 137.379 137.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 3.2e-05 2048 195 1120 488448 121.588 56.0875 1862.39 1674.57 3714.82 3714.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000512 512 140 1320 23040 1.97165 0.930016 26.2331 49.3947 78.6818 78.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 0.000512 512 150 280 25344 1.58982 0.824928 6.15488 26.0773 34.777 34.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 3.2e-05 1024 110 600 525312 56.4454 26.9742 544.353 837.366 1465.33 1465.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1740 0.001024 2048 380 840 16992 1.65987 31.707 52.2109 85.6284 85.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 6.4e-05 512 260 2240 290304 11.7715 6.70829 353.879 208.977 581.496 581.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 0.000256 512 100 1400 74880 1.44906 1.70394 45.958 80.9013 130.081 130.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 0.000512 512 430 720 33408 1.15536 0.82432 11.7877 26.1397 40.0041 40.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 6.4e-05 4096 370 5280 273600 72.0772 55.6421 5791.49 1676.67 7595.98 7596.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 0.000512 1024 410 720 32256 1.44202 1.88416 21.3534 101.557 126.309 126.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 3.2e-05 2048 195 1120 483840 121.646 56.084 1196.74 1670.3 3044.96 3045.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000512 512 140 1320 20736 2.05315 0.899296 15.4895 47.6517 66.2476 66.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 0.000512 512 150 280 24192 1.59395 0.80832 3.9407 25.7668 32.2391 32.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 3.2e-05 1024 110 600 520704 56.438 26.8446 349.413 835.27 1268.15 1268.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1740 0.001024 2048 380 840 16848 1.65104 28.1691 52.0133 81.886 81.9451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 6.4e-05 512 260 2240 290304 11.8071 6.71978 309.695 209.002 537.38 537.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 0.000256 512 100 1400 74736 1.45613 1.70976 40.3633 79.8349 123.434 123.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 0.000512 512 430 720 32832 1.1465 0.811776 10.3006 25.802 38.1576 38.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 6.4e-05 4096 370 5280 273024 72.3439 55.724 5111.69 1675.32 6915.18 6915.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 0.000512 1024 410 720 31536 1.43264 1.8592 18.4924 100.011 121.867 121.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 3.2e-05 2048 195 1120 483840 121.895 55.9455 1057.04 1672.71 2907.78 2907.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000512 512 140 1320 20736 2.14381 0.937984 13.7604 49.511 66.5128 66.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 0.000512 512 150 280 24192 1.60106 0.81136 3.6728 25.8087 32.0275 32.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 3.2e-05 1024 110 600 518400 56.8387 26.8657 305.98 835.31 1225.18 1225.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1740 0.001024 2048 380 840 16704 1.64899 24.9936 51.8288 78.5221 78.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 6.4e-05 512 260 2240 285696 11.7506 6.6489 274.404 207.568 500.533 500.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 0.000256 512 100 1400 74880 1.44976 1.70467 36.3678 79.5444 119.137 119.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 0.000512 512 430 720 32256 1.15008 0.812064 9.14995 25.8563 37.0657 37.1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 6.4e-05 4096 370 5280 273024 72.0492 55.5899 4573.05 1677.61 6378.41 6378.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 0.000512 1024 410 720 31680 1.43702 1.86982 17.0537 101.358 121.794 121.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 3.2e-05 2048 195 1120 479232 120.774 55.3206 931.688 1659.84 2767.82 2767.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000512 512 140 1320 18432 2.18307 0.905216 11.4143 48.8012 63.4584 63.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 0.000512 512 150 280 23040 1.56461 0.780288 3.2033 25.0911 30.7688 30.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 3.2e-05 1024 110 600 516096 56.0061 26.559 272.401 829.355 1184.51 1184.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1740 0.001024 2048 380 840 17120 1.66134 45.0377 52.3898 99.14 99.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 6.4e-05 512 260 2240 291840 11.7805 6.7255 511.943 209.816 740.422 740.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 0.000256 512 100 1400 75040 1.44934 1.70643 66.3326 81.2114 150.772 150.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 0.000512 512 430 720 33280 1.1553 0.827392 16.8525 26.1834 45.1172 45.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 6.4e-05 4096 370 5280 273920 72.1243 55.6732 8397.1 1677.22 10202.2 10202.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000512 1024 410 720 32160 1.43846 1.88067 30.4105 101.556 135.357 135.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 3.2e-05 2048 195 1120 488960 121.307 56.064 1745.05 1682.76 3605.37 3605.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000512 512 140 1320 23040 1.99062 0.942432 24.7445 49.6759 77.5095 77.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 0.000512 512 150 280 24960 1.59168 0.817152 5.80502 25.9861 34.3306 34.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 3.2e-05 1024 110 600 524800 56.4396 26.921 507.696 838.6 1429.86 1430.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1740 0.001024 2048 380 840 16960 1.6585 30.7187 52.1655 84.5944 84.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 6.4e-05 512 260 2240 291840 11.77 6.71949 352.158 209.847 580.659 580.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 0.000256 512 100 1400 74880 1.44781 1.70598 45.5346 81.2163 129.976 130.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 0.000512 512 430 720 32640 1.14784 0.817152 11.4453 26.0194 39.5304 39.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 6.4e-05 4096 370 5280 273920 71.9641 55.5907 5761.63 1677.45 7566.75 7566.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 0.000512 1024 410 720 32000 1.4336 1.86982 20.9142 101.357 125.647 125.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 3.2e-05 2048 195 1120 486400 121.727 56.0885 1184.71 1677.21 3039.92 3040.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000512 512 140 1320 23040 2.07354 0.944384 17.2035 49.7211 70.0979 70.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 0.000512 512 150 280 24320 1.60413 0.821024 3.98285 26.0344 32.5778 32.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 3.2e-05 1024 110 600 522240 56.5945 26.8902 346.478 838.766 1268.92 1269.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1740 0.001024 2048 380 840 16800 1.65075 27.1565 51.9535 80.8132 80.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 6.4e-05 512 260 2240 288000 11.8773 6.71334 291.965 209.046 519.755 519.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 0.000256 512 100 1400 74880 1.45408 1.70598 38.2511 79.8765 121.358 121.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 0.000512 512 430 720 32640 1.15526 0.818176 9.68461 26.0747 37.8303 37.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 6.4e-05 4096 370 5280 273600 72.0822 55.6557 4810.85 1676.16 6614.86 6614.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 0.000512 1024 410 720 31680 1.43046 1.85702 17.3094 99.9807 120.653 120.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 3.2e-05 2048 195 1120 483840 121.678 56.1275 989.547 1672.24 2839.79 2839.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000512 512 140 1320 23040 2.00701 0.948224 14.5511 49.7826 67.4438 67.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 0.000512 512 150 280 24960 1.60061 0.821248 3.62502 26.0895 32.2645 32.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 3.2e-05 1024 110 600 522240 56.3439 26.8476 289.123 835.451 1207.96 1208.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1740 0.001024 2048 380 840 16640 1.6463 24.8295 51.7473 78.2751 78.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 6.4e-05 512 260 2240 286720 11.6018 6.62733 281.342 206.54 506.274 506.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 0.000256 512 100 1400 74240 1.44355 1.70176 36.4238 80.1246 119.765 119.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 0.000512 512 430 720 32000 1.16122 0.823264 9.38272 26.1303 37.6 37.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 6.4e-05 4096 370 5280 272640 72.0016 55.5375 4783.28 1671.66 6582.59 6582.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 0.000512 1024 410 720 31360 1.43293 1.85958 17.12 100.087 120.574 120.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 3.2e-05 2048 195 1120 481280 123.057 56.019 971.076 1677.76 2828.1 2828.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000512 512 140 1320 20480 2.0056 0.872448 12.6456 47.0907 62.7697 62.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 0.000512 512 150 280 23040 1.65168 0.824416 3.35616 26.1443 32.1074 32.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 3.2e-05 1024 110 600 522240 56.6365 26.8934 280.251 838.998 1202.97 1203.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1740 0.001024 2048 380 840 17088 1.66234 43.4134 52.3302 97.4581 97.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 6.4e-05 512 260 2240 291840 11.7333 6.71491 478.523 209.422 706.549 706.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 0.000256 512 100 1400 75072 1.44902 1.70454 62.1508 81.1491 146.523 146.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 0.000512 512 430 720 33408 1.15667 0.827392 15.9825 26.2308 44.2953 44.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 6.4e-05 4096 370 5280 273792 71.9482 55.5927 8005.09 1676.2 9808.95 9809.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 0.000512 1024 410 720 32064 1.4336 1.87114 28.6768 101.348 133.403 133.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 3.2e-05 2048 195 1120 488448 121.003 56.2463 1646.09 1686.86 3510.39 3510.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000512 512 140 1320 23040 1.99546 0.943648 23.5403 49.6825 76.3197 76.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 0.000512 512 150 280 25344 1.58208 0.81744 5.47459 25.9861 33.9874 34.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 3.2e-05 1024 110 600 525312 56.1553 26.8636 475.481 850.947 1409.64 1409.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1740 0.001024 2048 380 840 16896 1.65683 30.2204 52.0478 83.9766 84.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 6.4e-05 512 260 2240 288768 11.7615 6.68538 339.972 208.351 566.94 567.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 0.000256 512 100 1400 74496 1.44694 1.70598 43.9271 78.5224 125.677 125.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 0.000512 512 430 720 33024 1.15056 0.819584 11.3095 26.026 39.4105 39.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 6.4e-05 4096 370 5280 273408 72.0607 55.5946 5641.13 1673.71 7442.61 7442.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 0.000512 1024 410 720 31872 1.43974 1.87539 20.5315 101.446 125.366 125.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 3.2e-05 2048 195 1120 485376 120.693 55.6564 1167.72 1665.06 3009.33 3009.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000512 512 140 1320 21504 1.96413 0.899616 15.5032 47.6636 66.1896 66.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 0.000512 512 150 280 24576 1.60749 0.821152 4.02035 26.0404 32.6203 32.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 3.2e-05 1024 110 600 522240 55.9293 26.7294 341.264 832.737 1256.85 1257.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1740 0.001024 2048 380 840 16704 1.65043 25.4934 51.8235 79.0194 79.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 6.4e-05 512 260 2240 285696 11.7529 6.64576 280.684 207.535 516.812 516.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 0.000256 512 100 1400 74880 1.45216 1.70803 36.9369 79.5531 119.721 119.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 0.000512 512 430 720 32256 1.15414 0.813792 9.23466 25.8515 37.1534 37.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 6.4e-05 4096 370 5280 273024 72.045 55.5737 4647.91 1677.48 6453.12 6453.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 0.000512 1024 410 720 31680 1.4336 1.86845 17.3195 101.355 122.049 122.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 3.2e-05 2048 195 1120 479232 120.82 55.3225 948.46 1659.86 2784.66 2784.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000512 512 140 1320 18432 2.24922 0.903712 11.5226 47.7485 62.5817 62.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 0.000512 512 150 280 23040 1.56493 0.78192 3.24019 25.0921 30.8096 30.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 3.2e-05 1024 110 600 516096 56.0495 26.5556 277.973 829.35 1190.12 1190.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1740 0.001024 2048 380 840 16512 1.63894 23.8594 51.5204 77.0718 77.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 6.4e-05 512 260 2240 282624 11.7741 6.6353 258.734 206.401 483.702 483.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 0.000256 512 100 1400 74496 1.44998 1.70634 34.2579 77.6437 115.132 115.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 0.000512 512 430 720 32256 1.16147 0.828544 8.7296 26.1485 36.9637 37.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 6.4e-05 4096 370 5280 273408 72.0342 55.591 4341.12 1674.53 6143.37 6143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 0.000512 1024 410 720 31488 1.43398 1.85875 16.0208 100.129 119.514 119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 3.2e-05 2048 195 1120 479232 119.7 55.3021 890.008 1648.96 2727.92 2728.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000512 512 140 1320 18432 2.21456 0.903168 10.7989 48.8418 62.9144 63.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 0.000512 512 150 280 21504 1.61648 0.786432 3.02416 25.134 30.687 30.7956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 3.2e-05 1024 110 600 516096 55.7259 26.4356 260.825 840.966 1184.14 1184.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1740 0.001024 2048 380 840 17100 1.66262 43.7384 52.447 97.8991 97.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 6.4e-05 512 260 2240 291200 11.8257 6.73123 496.026 209.565 724.303 724.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 0.000256 512 100 1400 75200 1.45635 1.70976 65.2639 81.2066 149.71 149.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 0.000512 512 430 720 33600 1.15901 0.829088 16.53 26.2491 44.8666 44.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 6.4e-05 4096 370 5280 274000 72.474 55.7384 8223.8 1677.4 10029.5 10029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 0.000512 1024 410 720 32200 1.44493 1.87408 29.9095 101.376 134.675 134.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 3.2e-05 2048 195 1120 486400 121.977 56.1947 1703.75 1675.11 3557.22 3557.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000512 512 140 1320 24000 1.95869 0.94656 24.9766 49.6818 77.7239 77.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 0.000512 512 150 280 24800 1.60195 0.819744 5.53491 25.9881 34.0772 34.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 3.2e-05 1024 110 600 524800 56.468 26.954 498.992 837.607 1420.21 1420.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1740 0.001024 2048 380 840 17000 1.66218 32.6697 52.3825 86.7671 86.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 6.4e-05 512 260 2240 288000 11.8566 6.70688 336.845 208.591 564.162 564.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 0.000256 512 100 1400 74800 1.45347 1.70672 44.2659 80.7815 128.28 128.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 0.000512 512 430 720 32800 1.15594 0.81952 11.1843 26.0471 39.3076 39.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 6.4e-05 4096 370 5280 273600 72.2708 55.7157 5579.4 1675.98 7383.47 7383.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 0.000512 1024 410 720 32000 1.44589 1.88621 20.3284 101.516 125.249 125.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 3.2e-05 2048 195 1120 480000 122.163 55.8235 1143.35 1667.04 2988.57 2988.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000512 512 140 1320 22400 2.0368 0.947296 16.0995 49.7508 68.9873 69.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 0.000512 512 150 280 24000 1.62019 0.822272 3.91997 26.0611 32.5541 32.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 3.2e-05 1024 110 600 518400 56.5881 26.8016 335.983 833.684 1253.24 1253.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1740 0.001024 2048 380 840 16800 1.65654 26.9994 52.0684 80.7765 80.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 6.4e-05 512 260 2240 288000 11.9877 6.73792 291.509 209.552 519.937 520.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 0.000256 512 100 1400 74400 1.45654 1.70304 38.2501 80.9507 122.428 122.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 0.000512 512 430 720 32400 1.16122 0.825248 9.75501 26.0923 37.9315 38.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 6.4e-05 4096 370 5280 273600 72.4558 55.7444 5022.56 1675.13 6825.99 6826.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 0.000512 1024 410 720 31800 1.43565 1.86208 17.7869 100.019 121.176 121.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 3.2e-05 2048 195 1120 480000 123.672 56.1771 997.322 1676.02 2853.38 2853.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000512 512 140 1320 24000 2.05494 0.949984 15.3857 49.7925 68.338 68.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 0.000512 512 150 280 24000 1.63267 0.826432 3.53299 26.1079 32.2294 32.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 3.2e-05 1024 110 600 518400 57.3063 26.9547 290.213 837.398 1212.06 1212.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1740 0.001024 2048 380 840 16800 1.66298 25.172 52.327 79.2168 79.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 6.4e-05 512 260 2240 281600 11.8349 6.63158 261.835 206.355 486.815 486.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 0.000256 512 100 1400 74400 1.44979 1.70573 35.0527 79.2333 117.512 117.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 0.000512 512 430 720 32000 1.15994 0.825408 8.96963 26.1555 37.2119 37.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 6.4e-05 4096 370 5280 273600 72.1655 55.6712 4442.14 1675.19 6245.28 6245.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 0.000512 1024 410 720 31200 1.43686 1.86368 15.9958 100.143 119.512 119.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 3.2e-05 2048 195 1120 473600 121.118 55.1668 900.365 1649.42 2726.25 2726.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000512 512 140 1320 19200 2.24634 0.9544 11.6491 49.8577 64.8656 64.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 0.000512 512 150 280 22400 1.67747 0.826176 3.34154 26.1682 32.1428 32.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 3.2e-05 1024 110 600 512000 56.0376 26.4772 263.491 824.466 1170.67 1170.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1740 0.001024 2048 380 864 17152 1.6664 38.1256 52.4718 92.3156 92.3758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 6.4e-05 512 260 2208 292352 11.7487 6.71539 403.655 209.594 631.874 632.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1580 0.000256 512 100 1392 75264 1.44998 1.70915 52.7877 79.7922 135.812 135.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 0.000512 512 430 720 33408 1.15331 0.830112 13.503 26.2603 41.8474 41.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 6.4e-05 4096 370 5280 274048 72.0003 55.595 6794.59 1676.07 8598.36 8598.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 0.000512 1024 410 720 32448 1.43709 1.8776 24.2658 101.483 129.135 129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 3.2e-05 2048 195 1152 485376 122.071 56.0966 1511.32 1691.71 3381.41 3381.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 0.000512 512 140 1296 23552 2.00051 0.93728 20.0111 51.0198 74.1243 74.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 750 0.000512 512 150 288 27904 1.54518 0.830656 7.8569 26.2722 36.628 36.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 3.2e-05 1024 110 576 527360 56.0758 26.878 416.694 851.62 1361.3 1361.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1740 0.001024 2048 380 864 17088 1.66733 23.9533 52.436 78.1069 78.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 6.4e-05 512 260 2208 291840 11.7816 6.71949 261.922 209.812 490.396 490.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1580 0.000256 512 100 1392 75136 1.45472 1.70758 34.3422 80.9374 118.514 118.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 0.000512 512 430 720 33280 1.15955 0.831488 8.81338 26.3072 37.2137 37.3043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 6.4e-05 4096 370 5280 273920 72.0502 55.5882 4334.01 1677.14 6138.91 6139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 0.000512 1024 410 720 32384 1.43914 1.87933 15.8616 101.486 120.739 120.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 930 3.2e-05 2048 195 1152 485376 122.591 55.9618 2233.26 1694.34 4106.36 4106.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 0.000512 512 140 1296 23552 2.01008 0.937664 13.1133 51.0657 67.2811 67.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 750 0.000512 512 150 288 27648 1.55971 0.829728 7.42253 26.3168 36.2555 36.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 3.2e-05 1024 110 576 526336 56.2043 26.8735 280.749 839.592 1203.61 1203.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1740 0.001024 2048 380 864 17088 1.66912 20.1365 52.5208 74.3776 74.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 6.4e-05 512 260 2208 291840 11.7267 6.71824 216.47 209.496 444.569 444.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1580 0.000256 512 100 1392 75072 1.44998 1.7041 28.4181 80.4486 112.092 112.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 0.000512 512 430 720 33024 1.15674 0.829184 7.2192 26.2406 35.5409 35.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 6.4e-05 4096 370 5280 273792 71.9051 55.6019 3588.05 1676.67 5392.34 5392.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 0.000512 1024 410 720 32256 1.43306 1.86749 13.1274 101.353 117.85 117.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 930 3.2e-05 2048 195 1152 482304 122.846 55.9654 2183.26 1674.35 4036.63 4036.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 0.000512 512 140 1296 23040 2.124 0.925696 10.6071 49.698 63.5105 63.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 750 0.000512 512 150 288 26880 1.54842 0.8192 8.48678 25.9967 36.982 37.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 820 3.2e-05 1024 110 576 525312 56.3984 26.8546 599.838 837.55 1520.84 1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1740 0.001024 2048 380 864 17160 1.67107 36.2569 52.5228 90.5034 90.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 6.4e-05 512 260 2208 292480 11.8069 6.72765 393.405 209.627 621.732 621.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 0.000256 512 100 1392 75280 1.45843 1.71213 51.3405 80.0516 134.635 134.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 0.000512 512 430 720 33440 1.15181 0.828416 13.0824 26.2563 41.4179 41.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 6.4e-05 4096 370 5280 273920 72.311 55.7199 6577.35 1675.68 8381.17 8381.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 0.000512 1024 410 720 32400 1.4432 1.88157 23.4572 101.475 128.33 128.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 3.2e-05 2048 195 1152 485120 122.664 56.1222 1384.46 1691.53 3254.97 3255.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 0.000512 512 140 1296 23040 1.99248 0.944224 18.629 49.6403 71.3636 71.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 750 0.000512 512 150 288 27520 1.55574 0.82944 4.84214 26.149 33.5038 33.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 3.2e-05 1024 110 576 527360 56.3181 26.9415 387.316 848.686 1332.34 1332.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1740 0.001024 2048 380 864 17120 1.66874 23.687 52.5634 77.9693 78.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 6.4e-05 512 260 2208 291840 11.7818 6.72134 257.017 209.83 485.508 485.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1580 0.000256 512 100 1392 75040 1.45357 1.7079 33.774 66.2229 103.229 103.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 0.000512 512 430 720 33280 1.15683 0.827392 8.66893 26.1884 36.9404 37.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 6.4e-05 4096 370 5280 273920 72.1166 55.6709 4288.47 1677.23 6093.59 6093.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 0.000512 1024 410 720 32320 1.44061 1.87798 15.5835 101.468 120.441 120.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 3.2e-05 2048 195 1152 483840 122.566 56.0906 966.134 1677.05 2822.03 2822.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 0.000512 512 140 1296 23040 2.15968 0.94208 12.4671 49.6852 65.4135 65.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 750 0.000512 512 150 288 26880 1.54691 0.8192 3.20416 25.983 31.6873 31.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 3.2e-05 1024 110 576 527360 56.1722 26.9196 253.638 838.78 1175.69 1175.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1740 0.001024 2048 380 864 17040 1.66298 19.8584 52.4047 73.9803 74.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 6.4e-05 512 260 2208 289920 11.8038 6.7152 212.434 208.79 439.903 440.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1580 0.000256 512 100 1392 75120 1.45645 1.71197 28.3036 80.212 111.758 111.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 0.000512 512 430 720 33120 1.15952 0.831488 7.28726 26.2947 35.6703 35.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 6.4e-05 4096 370 5280 273600 72.2626 55.7181 3505.76 1674.1 5307.95 5308.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 0.000512 1024 410 720 32160 1.44794 1.87178 12.8525 101.472 117.718 117.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 3.2e-05 2048 195 1152 480000 122.901 55.9431 806.326 1670.32 2655.68 2655.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 0.000512 512 140 1296 23040 2.09398 0.944672 10.5388 49.6826 63.4168 63.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 750 0.000512 512 150 288 26880 1.55904 0.821088 2.81539 25.9833 31.3059 31.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 3.2e-05 1024 110 576 522240 56.4987 26.8658 227.495 834.426 1145.47 1145.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1740 0.001024 2048 380 864 17136 1.66912 47.2966 52.4777 101.495 101.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 6.4e-05 512 260 2208 291840 11.742 6.72144 539.544 209.281 767.446 767.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 0.000256 512 100 1392 75264 1.45133 1.70752 70.428 79.2692 152.926 153.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 0.000512 512 430 720 33408 1.15712 0.830656 18.0116 26.3246 46.4231 46.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 6.4e-05 4096 370 5280 273984 72.107 55.6692 9074.18 1676.02 10878.1 10878.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 0.000512 1024 410 720 32448 1.44515 1.88416 33.6033 101.508 138.513 138.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 3.2e-05 2048 195 1152 483840 122.265 55.9744 1922.91 1677.45 3778.79 3778.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000512 512 140 1296 23040 1.98934 0.942688 26.4545 49.6427 79.1828 79.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 0.000512 512 150 288 27648 1.54854 0.825696 6.73238 26.197 35.435 35.5416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 3.2e-05 1024 110 576 526848 56.1355 26.8946 547.847 836.513 1467.59 1467.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1740 0.001024 2048 380 864 17088 1.6655 30.3186 52.4576 84.495 84.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 6.4e-05 512 260 2208 291840 11.7385 6.7135 349.89 209.234 577.731 577.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 0.000256 512 100 1392 75072 1.44998 1.70515 45.6371 80.3771 129.241 129.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 0.000512 512 430 720 33024 1.14982 0.827392 11.5261 26.2093 39.8141 39.9024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 6.4e-05 4096 370 5280 273792 71.8953 55.5921 5722.75 1674.79 7525.14 7525.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 0.000512 1024 410 720 32256 1.43581 1.86778 20.9221 101.307 125.602 125.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 3.2e-05 2048 195 1152 482304 122.283 56.0867 1202.58 1672.5 3053.65 3053.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 0.000512 512 140 1296 23040 1.9935 0.942176 16.9615 49.6637 69.7106 69.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 0.000512 512 150 288 26880 1.54832 0.8192 4.35766 25.9616 32.8214 32.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 3.2e-05 1024 110 576 525312 56.1355 26.8584 340.161 836.433 1259.78 1259.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1740 0.001024 2048 380 864 16992 1.66707 26.037 52.3791 80.1344 80.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 6.4e-05 512 260 2208 290304 11.758 6.71184 283.57 208.954 511.156 511.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 0.000256 512 100 1392 74880 1.44624 1.70803 36.9726 78.0854 118.285 118.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 0.000512 512 430 720 32832 1.152 0.825344 9.50032 26.1352 37.7114 37.8057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 6.4e-05 4096 370 5280 273600 72.0796 55.6524 4616.91 1676.45 6421.21 6421.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 0.000512 1024 410 720 32256 1.44285 1.88086 17.0534 101.544 121.992 122.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 3.2e-05 2048 195 1152 479232 122.643 55.9165 966.41 1671.62 2816.78 2816.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 0.000512 512 140 1296 20736 1.98269 0.901184 12.5846 47.6567 63.2826 63.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 750 0.000512 512 150 288 26496 1.54304 0.808672 3.71779 25.7654 31.9662 32.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 3.2e-05 1024 110 576 525312 56.0478 26.9772 275.349 835.155 1193.72 1193.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1740 0.001024 2048 380 864 16896 1.66038 22.0258 52.2044 75.9421 76.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 6.4e-05 512 260 2208 288768 11.7605 6.69142 238.016 208.309 464.94 465.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1580 0.000256 512 100 1392 74496 1.44387 1.70394 31.3197 72.5266 107.064 107.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 0.000512 512 430 720 32256 1.15507 0.819488 7.96349 26.0175 36.0553 36.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 6.4e-05 4096 370 5280 273408 72.0609 55.5887 3895.45 1673.25 5696.47 5696.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 0.000512 1024 410 720 32256 1.44042 1.87558 14.5178 101.437 119.343 119.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 3.2e-05 2048 195 1152 479232 121.915 55.662 923.261 1665.45 2766.48 2766.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 0.000512 512 140 1296 21504 2.03677 0.899008 11.4602 47.673 62.2202 62.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 750 0.000512 512 150 288 26112 1.57299 0.820544 2.98384 26.0306 31.5389 31.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 3.2e-05 1024 110 576 522240 55.9247 26.7347 230.948 832.463 1146.26 1146.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1740 0.001024 2048 380 864 17136 1.66502 46.3053 52.484 100.508 100.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 6.4e-05 512 260 2208 292096 11.7722 6.73226 503.859 209.222 731.752 731.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 0.000256 512 100 1392 75264 1.45661 1.70867 65.7787 78.2253 147.244 147.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 0.000512 512 430 720 33376 1.15901 0.833312 16.8282 26.3115 45.234 45.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 6.4e-05 4096 370 5280 273728 72.2947 55.7029 8365.6 1674.98 10168.7 10168.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 0.000512 1024 410 720 32368 1.44592 1.88826 31.0075 101.509 135.924 136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 3.2e-05 2048 195 1152 483840 122.506 56.056 1780.97 1672.4 3632.13 3632.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000512 512 140 1296 23296 1.99446 0.943968 25.0442 49.7235 77.8611 77.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 0.000512 512 150 288 27776 1.55782 0.833536 6.29949 26.3279 35.1478 35.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 3.2e-05 1024 110 576 526848 56.2384 26.923 508.123 836.289 1427.76 1427.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1740 0.001024 2048 380 864 17024 1.66259 29.4199 52.3938 83.5279 83.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 6.4e-05 512 260 2208 292096 11.7619 6.72829 331.314 209.502 559.464 559.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 0.000256 512 100 1392 75040 1.44998 1.70835 43.1659 80.4484 126.846 126.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 0.000512 512 430 720 32704 1.15146 0.820832 10.9251 26.0773 39.0764 39.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 6.4e-05 4096 370 5280 273728 72.1123 55.6528 5313.74 1677.05 7118.67 7118.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 0.000512 1024 410 720 32032 1.43498 1.86909 19.7182 101.336 124.428 124.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 3.2e-05 2048 195 1152 483840 122.243 56.2229 1130.03 1674.45 2983.14 2983.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000512 512 140 1296 21504 2.07702 0.921696 15.3059 49.1996 67.6566 67.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 0.000512 512 150 288 26880 1.55494 0.821056 4.17693 26.0898 32.7724 32.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 3.2e-05 1024 110 576 526848 56.1286 26.8984 320.235 853.3 1256.75 1256.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1740 0.001024 2048 380 864 16968 1.66256 24.2238 52.3509 78.2885 78.3469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 6.4e-05 512 260 2208 290304 11.8518 6.7335 267.009 209.371 495.121 495.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 0.000256 512 100 1392 74928 1.45677 1.70874 35.2089 80.4483 118.897 118.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 0.000512 512 430 720 32256 1.15558 0.819072 8.99363 25.9449 37.0115 37.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 6.4e-05 4096 370 5280 272832 72.426 55.7143 4358.55 1673.61 6160.4 6160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 0.000512 1024 410 720 31920 1.43578 1.86461 15.9517 100.166 119.491 119.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 3.2e-05 2048 195 1152 483840 122.43 56.0609 928.416 1673.2 2780.29 2780.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000512 512 140 1296 21504 2.0848 0.923072 12.5289 49.2142 64.9035 65.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 0.000512 512 150 288 25536 1.54832 0.79872 3.39341 25.5077 31.3798 31.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 3.2e-05 1024 110 576 526848 56.2035 26.936 262.468 840.132 1185.93 1186.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1740 0.001024 2048 380 864 16800 1.65478 21.4835 52.0774 75.2677 75.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 6.4e-05 512 260 2208 290304 11.8105 6.71635 240.405 209.547 468.635 468.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 0.000256 512 100 1392 74368 1.44467 1.70189 31.3551 80.3191 114.89 114.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 0.000512 512 430 720 32256 1.15574 0.826592 7.99549 26.1509 36.2302 36.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 6.4e-05 4096 370 5280 273280 71.9633 55.5901 3932.16 1674.9 5734.72 5734.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 0.000512 1024 410 720 31808 1.43146 1.86 14.8019 100.128 118.292 118.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 3.2e-05 2048 195 1152 480256 122.882 55.9601 830.338 1674.39 2683.76 2683.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 0.000512 512 140 1296 17920 2.22374 0.868352 9.68509 47.0343 59.9695 60.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 0.000512 512 150 288 25088 1.55606 0.799424 3.06746 25.5575 31.1119 31.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 3.2e-05 1024 110 576 523264 56.3726 26.8657 235.284 840.529 1159.24 1159.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1740 0.001024 2048 380 864 17088 1.66285 43.7002 52.4267 97.843 97.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 6.4e-05 512 260 2208 291840 11.7752 6.71728 485.248 209.793 713.698 713.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 0.000256 512 100 1392 75136 1.45222 1.70803 63.3807 80.3883 147.002 147.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 0.000512 512 430 720 33280 1.15638 0.8288 16.4653 26.3021 44.8532 44.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 6.4e-05 4096 370 5280 273920 72.0655 55.6089 8073.12 1676.95 9877.86 9877.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 0.000512 1024 410 720 32384 1.44077 1.87789 29.6815 101.484 134.555 134.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 3.2e-05 2048 195 1152 485376 122.012 56.0804 1729.84 1676.82 3584.95 3585.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000512 512 140 1296 23552 2.00682 0.954304 24.1954 51.0657 78.378 78.4926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 0.000512 512 150 288 27648 1.55862 0.830944 6.17891 26.3139 35.0138 35.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 3.2e-05 1024 110 576 526336 56.1688 26.888 489.687 838.502 1411.44 1411.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1740 0.001024 2048 380 864 17024 1.66518 29.1944 52.4289 83.3405 83.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 6.4e-05 512 260 2208 290816 11.7445 6.71334 308.978 209.147 536.742 536.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 0.000256 512 100 1392 75008 1.4447 1.70746 40.7306 80.2876 124.243 124.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 0.000512 512 430 720 33280 1.15715 0.832896 10.7084 26.3463 39.1421 39.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 6.4e-05 4096 370 5280 273920 72.0723 55.5965 5203.64 1677.27 7008.68 7008.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 0.000512 1024 410 720 32256 1.44179 1.88006 19.4773 101.571 124.443 124.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 3.2e-05 2048 195 1152 483328 121.96 56.0814 1118.75 1673.77 2970.74 2970.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000512 512 140 1296 22528 2.13059 0.956416 14.9532 51.0986 69.2949 69.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 0.000512 512 150 288 27648 1.56333 0.83232 4.23325 26.3561 33.1147 33.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 3.2e-05 1024 110 576 524288 56.1005 26.8274 314.078 836.001 1233.19 1233.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1740 0.001024 2048 380 864 16896 1.65683 24.6395 52.2218 78.5696 78.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 6.4e-05 512 260 2208 288768 11.7616 6.68736 247.656 208.364 474.631 474.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 0.000256 512 100 1392 74496 1.44723 1.70189 32.8168 77.8431 113.883 113.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 0.000512 512 430 720 32256 1.15632 0.821344 8.88077 26.0272 36.9858 37.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 6.4e-05 4096 370 5280 273408 72.0609 55.5992 4333.31 1673.75 6134.83 6134.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 0.000512 1024 410 720 32256 1.44166 1.88006 16.4563 101.445 121.296 121.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 3.2e-05 2048 195 1152 479232 121.838 55.6831 931.741 1666.32 2775.77 2775.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000512 512 140 1296 21504 2.12166 0.896448 12.0346 47.6748 62.8871 63.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 0.000512 512 150 288 26112 1.57296 0.820832 3.30173 26.0365 31.867 31.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 3.2e-05 1024 110 576 522240 55.9039 26.7387 263.599 832.753 1179.18 1179.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1740 0.001024 2048 380 864 16896 1.66298 22.0856 52.3852 76.1867 76.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 6.4e-05 512 260 2208 290816 11.7527 6.7105 219.681 209.062 447.369 447.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 0.000256 512 100 1392 74752 1.44794 1.70355 28.8395 80.1217 112.185 112.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 0.000512 512 430 720 31744 1.14307 0.806528 7.70086 25.7263 35.4757 35.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 6.4e-05 4096 370 5280 272384 72.0155 55.5581 3805.63 1671.18 5604.49 5604.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 0.000512 1024 410 720 31744 1.4279 1.85165 14.3419 99.9576 117.651 117.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 3.2e-05 2048 195 1152 483328 121.974 55.9886 825.171 1670.45 2679.22 2679.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000512 512 140 1296 20480 2.20352 0.898464 10.088 47.713 61.0596 61.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 0.000512 512 150 288 24576 1.53037 0.779232 3.12659 25.0455 30.612 30.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 3.2e-05 1024 110 576 524288 56.0922 26.8227 232.843 858.38 1174.33 1174.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1740 0.001024 2048 380 864 17064 1.66298 44.8245 52.3894 98.9265 98.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 6.4e-05 512 260 2208 292608 11.7726 6.72989 486.304 209.728 714.698 714.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 0.000256 512 100 1392 75168 1.45818 1.70854 63.4634 80.5807 147.283 147.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 0.000512 512 430 720 33408 1.15501 0.82944 16.6672 26.2891 45.0391 45.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 6.4e-05 4096 370 5280 273600 72.2796 55.6892 8083.97 1676.46 9888.51 9888.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 0.000512 1024 410 720 32256 1.44211 1.88134 29.2252 101.456 134.076 134.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 3.2e-05 2048 195 1152 483840 122.584 56.1362 1685.56 1676.39 3540.86 3541.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000512 512 140 1296 23040 1.96998 0.934112 23.9001 49.4236 76.3839 76.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 0.000512 512 150 288 27648 1.54259 0.821248 6.13891 26.1059 34.7391 34.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 3.2e-05 1024 110 576 527616 56.2154 26.9496 472.746 838.246 1394.34 1394.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1740 0.001024 2048 380 864 16992 1.66502 31.7442 52.3426 85.803 85.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 6.4e-05 512 260 2208 290304 11.7653 6.70925 336.968 208.807 564.405 564.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 0.000256 512 100 1392 74880 1.44438 1.70598 43.9428 80.1509 127.314 127.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 0.000512 512 430 720 32832 1.15328 0.826368 11.2948 26.1172 39.49 39.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 6.4e-05 4096 370 5280 273600 72.0722 55.6663 5575 1675.3 7378.14 7378.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 0.000512 1024 410 720 32256 1.44374 1.88416 20.3187 101.502 125.221 125.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 3.2e-05 2048 195 1152 479232 122.703 56.0271 1157.01 1671.25 3007.18 3007.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000512 512 140 1296 20736 1.9777 0.897024 14.8862 47.638 65.5534 65.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 0.000512 512 150 288 26496 1.54342 0.80896 4.30992 25.7456 32.5427 32.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 3.2e-05 1024 110 576 525312 56.0615 26.8392 328.461 834.646 1246.19 1246.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1740 0.001024 2048 380 864 16848 1.65997 26.7777 52.1486 80.6387 80.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 6.4e-05 512 260 2208 290304 11.7886 6.7257 285.525 208.854 513.047 513.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 0.000256 512 100 1392 74736 1.44998 1.70707 37.2907 80.1626 120.681 120.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 0.000512 512 430 720 31968 1.15136 0.8112 9.37811 25.7802 37.2212 37.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 6.4e-05 4096 370 5280 273024 72.3432 55.7098 4713.52 1674.13 6515.81 6515.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 0.000512 1024 410 720 31536 1.4336 1.8647 17.3123 99.9701 120.652 120.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 3.2e-05 2048 195 1152 476928 123.702 56.1849 977.074 1669.01 2826.17 2826.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000512 512 140 1296 20736 2.21494 0.93568 12.8699 49.498 65.6745 65.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 0.000512 512 150 288 25920 1.57392 0.811328 3.63331 25.7931 31.944 32.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 3.2e-05 1024 110 576 525312 56.1902 26.8709 278.455 834.671 1196.37 1196.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1740 0.001024 2048 380 864 16704 1.65478 25.8191 51.9402 79.4675 79.5239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 6.4e-05 512 260 2208 285696 11.7453 6.64803 278.957 207.301 504.812 504.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 0.000256 512 100 1392 74880 1.4505 1.70765 37.1946 79.9153 120.339 120.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 0.000512 512 430 720 32256 1.15066 0.811008 9.69283 25.8231 37.5783 37.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 6.4e-05 4096 370 5280 273024 72.0596 55.5744 4718.5 1675.58 6521.83 6521.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 0.000512 1024 410 720 31680 1.43389 1.87146 17.4916 101.301 122.168 122.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 3.2e-05 2048 195 1152 470016 123.053 55.3841 963.501 1656.47 2798.61 2798.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000512 512 140 1296 18432 2.24192 0.9008 11.43 47.7268 62.4587 62.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 0.000512 512 150 288 25344 1.51395 0.783584 3.61318 25.0635 31.1029 31.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 3.2e-05 1024 110 576 516096 56.002 26.5606 273.79 828.41 1184.95 1185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1740 0.001024 2048 380 864 17120 1.67082 44.94 52.5527 99.2178 99.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 6.4e-05 512 260 2208 291840 11.7938 6.72358 475.381 209.774 703.834 703.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 0.000256 512 100 1392 75040 1.45203 1.71008 62.0164 78.3501 143.602 143.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 0.000512 512 430 720 33280 1.15962 0.825344 16.1417 26.1819 44.4094 44.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 6.4e-05 4096 370 5280 273920 72.081 55.6883 8018.94 1676.84 9823.66 9823.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 0.000512 1024 410 720 32320 1.43974 1.88109 28.9528 101.459 133.807 133.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 3.2e-05 2048 195 1152 483840 122.417 56.0556 1664.39 1676.76 3519.81 3519.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000512 512 140 1296 23040 1.98944 0.94208 23.108 49.6814 75.8807 76.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 0.000512 512 150 288 26880 1.54736 0.8192 5.80662 25.9781 34.2836 34.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 3.2e-05 1024 110 576 527360 56.1538 26.9186 464.455 838.433 1386.15 1386.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1740 0.001024 2048 380 864 16960 1.66787 31.5112 52.3373 85.5679 85.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 6.4e-05 512 260 2208 291840 11.7854 6.71782 342.476 209.852 570.992 571.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 0.000256 512 100 1392 74880 1.44954 1.70189 44.4563 78.3076 125.985 126.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 0.000512 512 430 720 32640 1.15286 0.8208 11.4158 26.0216 39.5133 39.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 6.4e-05 4096 370 5280 273920 71.9667 55.5868 5692.18 1677.45 7497.29 7497.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 0.000512 1024 410 720 32000 1.43258 1.86547 20.6003 102.105 126.077 126.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 3.2e-05 2048 195 1152 481280 122.799 56.0476 1188.99 1677.19 3045.21 3045.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000512 512 140 1296 23040 2.00202 0.945984 16.6284 49.7365 69.4731 69.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 0.000512 512 150 288 26880 1.55235 0.82064 4.25818 26.0414 32.8074 32.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 3.2e-05 1024 110 576 527360 56.0533 26.884 339.003 843.37 1265.5 1265.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1740 0.001024 2048 380 864 16800 1.65888 26.6809 52.1257 80.5184 80.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 6.4e-05 512 260 2208 288000 11.8701 6.72102 282.738 209.048 510.543 510.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 0.000256 512 100 1392 74880 1.44998 1.70982 37.0729 78.1252 118.429 118.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 0.000512 512 430 720 32640 1.15747 0.821248 9.46883 26.075 37.6209 37.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 6.4e-05 4096 370 5280 273600 72.0748 55.6747 4692.85 1676.17 6496.89 6496.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 0.000512 1024 410 720 31680 1.42998 1.85706 17.0286 99.9773 120.365 120.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 3.2e-05 2048 195 1152 476160 123.704 55.8878 969.158 1670.48 2819.43 2819.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000512 512 140 1296 23040 2.08592 0.945952 14.1508 49.7872 67.1249 67.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 0.000512 512 150 288 26880 1.56083 0.823072 3.7489 26.0885 32.3549 32.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 3.2e-05 1024 110 576 522240 56.3387 26.8462 274.958 835.401 1193.74 1193.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1740 0.001024 2048 380 864 16640 1.65402 24.4733 51.8693 78.0492 78.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 6.4e-05 512 260 2208 286720 11.6116 6.62134 261.524 206.35 486.267 486.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 0.000256 512 100 1392 74240 1.44749 1.70394 34.3473 79.4134 116.983 117.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 0.000512 512 430 720 32000 1.1615 0.8264 8.9585 26.1088 37.1573 37.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 6.4e-05 4096 370 5280 272640 71.9932 55.5458 4332.94 1670.01 6130.61 6130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 0.000512 1024 410 720 31360 1.43155 1.86163 15.5958 100.046 119.008 119.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 3.2e-05 2048 195 1152 481280 123.124 56.0985 913.456 1676.16 2769.03 2769.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000512 512 140 1296 20480 2.09453 0.874144 11.8575 47.0767 62.064 62.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 0.000512 512 150 288 25600 1.59459 0.825344 3.57664 26.1182 32.248 32.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 3.2e-05 1024 110 576 522240 56.6557 26.8943 256.841 838.314 1178.9 1179.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1740 0.001024 2048 380 850 17184 1.66707 37.5396 52.5004 91.7611 91.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 6.4e-05 512 260 2250 292352 11.7415 6.71542 424.564 209.791 652.97 653.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1580 0.000256 512 100 1400 75392 1.44736 1.70813 54.6228 81.6145 139.463 139.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 0.000512 512 430 700 33920 1.14899 0.831936 13.8244 26.286 42.1903 42.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 6.4e-05 4096 370 5300 273920 72.0029 55.5831 7114.2 1677.9 8919.8 8919.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 0.000512 1024 410 700 32448 1.44051 1.88211 24.8498 101.534 129.781 129.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 3.2e-05 2048 195 1150 484352 122.28 56.0351 1573.16 1681.51 3433.17 3433.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 0.000512 512 140 1300 25088 1.93786 0.9392 22.0813 51.0449 76.1567 76.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 750 0.000512 512 150 250 27904 1.54781 0.82992 7.05504 26.2945 35.8506 35.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 3.2e-05 1024 110 600 528384 55.9901 26.8809 437.244 852.255 1372.57 1372.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1740 0.001024 2048 380 850 17152 1.66502 25.2764 52.4609 79.4574 79.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 6.4e-05 512 260 2250 291840 11.7755 6.71722 275.246 209.647 503.537 503.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1580 0.000256 512 100 1400 75264 1.44726 1.86557 35.5534 81.8369 120.776 120.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 0.000512 512 430 700 33792 1.15648 0.82944 9.01098 26.2925 37.3867 37.4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 6.4e-05 4096 370 5300 273664 72.0981 55.5924 4517.99 1675.78 6321.58 6321.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 0.000512 1024 410 700 32384 1.44157 1.88211 16.2366 101.443 121.075 121.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 930 3.2e-05 2048 195 1150 483328 123.069 55.9745 2253.57 1675.64 4108.46 4108.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 0.000512 512 140 1300 24576 1.97651 0.939296 14.158 51.044 68.275 68.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 750 0.000512 512 150 250 27648 1.55594 0.831488 6.69475 26.2973 35.5123 35.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 3.2e-05 1024 110 600 528384 56.0443 26.8861 293.306 842.324 1218.74 1218.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1740 0.001024 2048 380 850 17088 1.66621 20.8405 52.3704 74.9287 74.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 6.4e-05 512 260 2250 291840 11.7302 6.71744 227.297 209.288 455.191 455.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1580 0.000256 512 100 1400 75264 1.44589 1.70582 29.4263 81.4592 114.11 114.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 0.000512 512 430 700 33792 1.15376 0.82944 7.50774 26.2132 35.8024 35.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 6.4e-05 4096 370 5300 273408 71.9968 55.5848 3697.04 1675.01 5499.74 5499.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 0.000512 1024 410 700 32256 1.43619 1.87347 13.405 101.312 118.1 118.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 930 3.2e-05 2048 195 1150 482304 122.842 55.9716 2209.25 1672.73 4060.99 4061.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 0.000512 512 140 1300 24576 2.09312 0.925696 11.909 49.67 64.7558 64.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 750 0.000512 512 150 250 26880 1.54918 0.816928 7.65213 25.9688 36.1211 36.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 820 3.2e-05 1024 110 600 525312 56.4255 26.8599 623.519 854.678 1561.68 1561.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1740 0.001024 2048 380 850 17200 1.67037 35.5308 52.525 89.778 89.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 6.4e-05 512 260 2250 292480 11.802 6.72576 400.932 209.624 629.245 629.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 0.000256 512 100 1400 75360 1.45638 1.712 51.3946 81.8089 136.445 136.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 0.000512 512 430 700 33920 1.15523 0.831008 13.0282 26.2473 41.3595 41.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 6.4e-05 4096 370 5300 273760 72.3604 55.7181 6613.17 1675.65 8417 8417.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 0.000512 1024 410 700 32480 1.44298 1.8808 23.3448 101.478 128.216 128.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 3.2e-05 2048 195 1150 485120 122.617 56.1333 1390.51 1675.73 3245.18 3245.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 0.000512 512 140 1300 24320 1.94186 0.9416 20.033 49.639 72.7069 72.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 750 0.000512 512 150 250 27520 1.55309 0.82576 4.48806 26.1516 33.154 33.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 3.2e-05 1024 110 600 527360 56.3084 26.9453 397.654 837.982 1319.07 1319.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1740 0.001024 2048 380 850 17120 1.66634 23.2881 52.4121 77.4188 77.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 6.4e-05 512 260 2250 291840 11.7945 6.72752 258.29 209.626 486.594 486.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1580 0.000256 512 100 1400 75200 1.44752 1.70598 33.1893 80.7954 117.211 117.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 0.000512 512 430 700 33600 1.15482 0.824864 8.47568 26.1625 36.7158 36.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 6.4e-05 4096 370 5300 273600 72.1576 55.68 4242.76 1675.62 6046.33 6046.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 0.000512 1024 410 700 32320 1.43984 1.88218 15.1588 101.418 119.969 120.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 3.2e-05 2048 195 1150 483840 122.617 56.2255 950.146 1675.45 2804.63 2804.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 0.000512 512 140 1300 24320 2.06774 0.941856 13.1942 49.6601 66.0241 66.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 750 0.000512 512 150 250 26880 1.54893 0.818976 2.92122 25.9588 31.3804 31.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 3.2e-05 1024 110 600 527360 56.1539 26.9247 255.903 837.978 1177.15 1177.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1740 0.001024 2048 380 850 17040 1.66051 19.6617 52.3525 73.7262 73.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 6.4e-05 512 260 2250 289920 11.8028 6.72358 215.011 208.991 442.688 442.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1580 0.000256 512 100 1400 75120 1.45802 1.71213 28.1378 80.1419 111.521 111.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 0.000512 512 430 700 33600 1.16106 0.82944 7.20371 26.3186 35.6098 35.7047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 6.4e-05 4096 370 5300 273120 72.3284 55.7159 3534.61 1675.68 5338.45 5338.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 0.000512 1024 410 700 32400 1.44541 1.88416 12.7682 101.521 117.689 117.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 3.2e-05 2048 195 1150 480000 122.911 56.0252 801.877 1670.26 2651.27 2651.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 0.000512 512 140 1300 23040 2.16221 0.944256 10.6561 49.7045 63.6262 63.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 750 0.000512 512 150 250 26880 1.55971 0.819136 2.61869 26.0185 31.1474 31.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 3.2e-05 1024 110 600 522240 56.5473 26.8717 228.879 835.221 1147.71 1147.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1740 0.001024 2048 380 850 16960 1.65878 17.2835 52.2363 71.2322 71.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 6.4e-05 512 260 2250 291840 11.7781 6.71597 186.267 209.849 414.771 414.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1580 0.000256 512 100 1400 74880 1.44384 1.70544 23.9821 79.975 107.18 107.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 0.000512 512 430 700 33280 1.14893 0.820768 6.11446 26.0213 34.2056 34.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 6.4e-05 4096 370 5300 273280 72.0716 55.5868 3044.07 1677.43 4849.27 4849.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 0.000512 1024 410 700 32000 1.43933 1.86586 11.0259 101.353 115.759 115.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 930 3.2e-05 2048 195 1150 481280 123.371 56.0181 1975.08 1677.8 3832.47 3832.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 0.000512 512 140 1300 23040 2.1625 0.926464 9.26778 49.734 62.2506 62.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 750 0.000512 512 150 250 26880 1.55427 0.8192 5.66736 26.0345 34.2083 34.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 3.2e-05 1024 110 600 527360 56.0647 26.8882 201.449 838.713 1123.3 1123.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1740 0.001024 2048 380 850 17184 1.66925 46.271 52.5034 100.498 100.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 6.4e-05 512 260 2250 291840 11.7504 6.7233 536.348 209.282 764.259 764.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 0.000256 512 100 1400 75360 1.44736 1.71008 68.8606 81.2706 153.357 153.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 0.000512 512 430 700 33984 1.1496 0.831296 17.514 26.3194 45.9166 46.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 6.4e-05 4096 370 5300 273792 72.1084 55.6539 8955.39 1676.03 10759.3 10759.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 0.000512 1024 410 700 32448 1.44035 1.88198 32.3948 101.507 137.297 137.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 3.2e-05 2048 195 1150 483840 122.205 56.0046 1889.82 1672.84 3741.06 3741.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000512 512 140 1300 24576 1.92758 0.9448 27.6555 49.6402 80.3236 80.4387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 0.000512 512 150 250 27648 1.54762 0.826048 6.06723 26.1952 34.7691 34.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 3.2e-05 1024 110 600 526848 56.1238 26.8984 548.116 836.513 1467.84 1467.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1740 0.001024 2048 380 850 17088 1.66317 29.356 52.3701 83.4427 83.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 6.4e-05 512 260 2250 291840 11.7428 6.71744 343.825 209.29 571.739 571.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 0.000256 512 100 1400 75264 1.44646 1.70598 44.1018 80.2832 127.609 127.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 0.000512 512 430 700 33792 1.15302 0.830624 11.1708 26.2141 39.4692 39.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 6.4e-05 4096 370 5300 273408 72.0103 55.5826 5566.17 1675.03 7368.91 7369.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 0.000512 1024 410 700 32256 1.43565 1.86976 19.9456 101.309 124.635 124.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 3.2e-05 2048 195 1150 482304 122.322 55.928 1167.39 1672.91 3018.75 3018.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 0.000512 512 140 1300 24576 1.93949 0.941792 17.5754 49.67 70.2793 70.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 0.000512 512 150 250 26880 1.5519 0.818368 3.90944 25.9696 32.3819 32.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 3.2e-05 1024 110 600 525312 56.1437 26.8634 337.157 840.253 1260.61 1260.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1740 0.001024 2048 380 850 16992 1.66298 24.7135 52.2291 78.6595 78.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 6.4e-05 512 260 2250 290304 11.7636 6.70538 279.787 208.776 507.191 507.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 0.000256 512 100 1400 74880 1.45408 1.70685 36.0139 81.0812 120.327 120.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 0.000512 512 430 700 33408 1.15539 0.825344 9.07194 26.113 37.2659 37.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 6.4e-05 4096 370 5300 273600 72.085 55.6438 4551.95 1675 6354.79 6354.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 0.000512 1024 410 700 32256 1.44179 1.88275 16.5709 101.502 121.474 121.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 3.2e-05 2048 195 1150 479232 122.732 56.1912 949.249 1668.72 2797.08 2797.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 0.000512 512 140 1300 23040 1.98214 0.898976 13.735 47.6401 64.4102 64.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 750 0.000512 512 150 250 26496 1.54422 0.807488 3.33469 25.7392 31.5594 31.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 3.2e-05 1024 110 600 525312 56.0425 26.8389 275.535 845.92 1204.53 1204.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1740 0.001024 2048 380 850 16896 1.65683 21.119 52.11 74.9382 74.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 6.4e-05 512 260 2250 288768 11.7652 6.68288 237.73 208.336 464.672 464.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1580 0.000256 512 100 1400 74880 1.44675 1.70227 30.8774 67.1535 101.252 101.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 0.000512 512 430 700 33024 1.15501 0.818656 7.88147 26.0224 35.9746 36.0656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 6.4e-05 4096 370 5300 272640 72.1623 55.6204 3860.22 1673.51 5661.62 5661.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 0.000512 1024 410 700 32256 1.43974 1.87776 13.9186 101.439 118.748 118.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 3.2e-05 2048 195 1150 479232 121.872 55.6462 903.782 1664.78 2746.28 2746.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 0.000512 512 140 1300 21504 2.02429 0.89952 11.2104 47.6684 61.9607 62.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 750 0.000512 512 150 250 26112 1.58163 0.819584 2.7104 26.0469 31.2826 31.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 3.2e-05 1024 110 600 522240 55.9276 26.7371 233.616 834.958 1151.43 1151.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1740 0.001024 2048 380 850 17136 1.66298 44.2708 52.397 98.3842 98.4453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 6.4e-05 512 260 2250 291200 11.8098 6.72768 492.902 209.282 720.885 721.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 0.000256 512 100 1400 75376 1.45373 1.70771 63.7303 81.3868 148.348 148.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 0.000512 512 430 700 34048 1.15696 0.832416 16.2632 26.3226 44.6715 44.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 6.4e-05 4096 370 5300 273728 72.2791 55.6992 8218.56 1675.39 10022 10022.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 0.000512 1024 410 700 32480 1.44541 1.888 30.0472 101.522 134.972 135.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 3.2e-05 2048 195 1150 483840 122.483 56.0451 1743.2 1672.87 3594.79 3594.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000512 512 140 1300 24192 1.95917 0.94512 25.5392 49.7293 78.3268 78.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 0.000512 512 150 250 27776 1.55763 0.83248 5.64221 26.3338 34.4989 34.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 3.2e-05 1024 110 600 526848 56.2431 26.923 507.764 836.536 1427.66 1427.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1740 0.001024 2048 380 850 17024 1.66138 28.4305 52.2393 82.3843 82.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 6.4e-05 512 260 2250 290304 11.821 6.72624 327.067 209.298 555.069 555.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 0.000256 512 100 1400 75264 1.44998 1.70662 42.2403 81.3384 126.805 126.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 0.000512 512 430 700 33600 1.1456 0.822784 10.7827 26.0551 38.9069 39.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 6.4e-05 4096 370 5300 273728 72.0978 55.6484 5234.15 1675.46 7037.46 7037.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 0.000512 1024 410 700 32256 1.43411 1.8697 19.1622 101.284 123.822 123.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 3.2e-05 2048 195 1150 483840 122.242 56.0456 1107.15 1674.7 2960.31 2960.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000512 512 140 1300 23296 2.00493 0.917184 16.2698 49.1798 68.5295 68.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 0.000512 512 150 250 26880 1.55648 0.818944 3.71738 26.0662 32.292 32.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 3.2e-05 1024 110 600 526848 56.1257 26.9649 320.704 836.591 1240.57 1240.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1740 0.001024 2048 380 850 16968 1.65888 23.8774 52.24 77.8315 77.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 6.4e-05 512 260 2250 290304 11.8562 6.72688 264.37 209.342 492.455 492.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 0.000256 512 100 1400 75264 1.45482 1.71008 34.2613 80.3228 117.819 117.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 0.000512 512 430 700 32928 1.15299 0.817152 8.65021 25.9406 36.6626 36.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 6.4e-05 4096 370 5300 272832 72.4154 55.7281 4274.82 1673.38 6076.45 6076.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 0.000512 1024 410 700 31920 1.43802 1.86352 15.6836 100.166 119.224 119.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 3.2e-05 2048 195 1150 483840 122.424 56.0374 907.576 1672.96 2759.19 2759.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000512 512 140 1300 21504 2.08522 0.9216 12.4135 49.9474 65.5281 65.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 0.000512 512 150 250 25536 1.55251 0.802496 3.10406 25.5035 31.0923 31.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 3.2e-05 1024 110 600 526848 56.1909 26.921 261.227 836.668 1181.19 1181.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1740 0.001024 2048 380 850 16800 1.65069 20.5876 51.9241 74.2136 74.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 6.4e-05 512 260 2250 290304 11.8116 6.71334 237.298 209.319 465.299 465.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 0.000256 512 100 1400 74816 1.44384 1.70035 30.6611 63.1178 96.9973 97.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 0.000512 512 430 700 33152 1.15216 0.826816 7.89702 26.1194 36.0947 36.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 6.4e-05 4096 370 5300 273280 71.9579 55.5909 3857.93 1673.19 5658.77 5658.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 0.000512 1024 410 700 31808 1.4295 1.85779 14.2843 100.075 117.718 117.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 3.2e-05 2048 195 1150 480256 122.863 55.9604 810.063 1672.76 2661.84 2661.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 0.000512 512 140 1300 21504 2.0568 0.867328 11.1639 47.0072 61.2535 61.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 0.000512 512 150 250 25088 1.55926 0.80032 2.86858 25.5345 30.8895 31.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 3.2e-05 1024 110 600 523264 56.3679 26.8662 234.188 836.465 1154.07 1154.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1740 0.001024 2048 380 850 17152 1.66707 42.8217 52.4937 97.0341 97.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 6.4e-05 512 260 2250 291840 11.7737 6.71539 493.078 209.761 721.491 721.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 0.000256 512 100 1400 75264 1.44794 1.70394 63.4183 80.2769 146.917 146.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 0.000512 512 430 700 33792 1.15187 0.82944 16.09 26.299 44.4731 44.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 6.4e-05 4096 370 5300 273664 72.0891 55.5997 8085.18 1676.76 9889.75 9889.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 0.000512 1024 410 700 32384 1.44131 1.87782 29.1566 101.482 134.028 134.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 3.2e-05 2048 195 1150 483328 122.558 56.0314 1712.51 1676.71 3568 3568.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000512 512 140 1300 24576 1.96262 0.954656 24.9536 51.0552 79.0826 79.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 0.000512 512 150 250 27648 1.55469 0.831072 5.55549 26.3106 34.3803 34.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 3.2e-05 1024 110 600 528384 56.0124 26.8821 496.541 838.495 1418.12 1418.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1740 0.001024 2048 380 850 17024 1.66298 28.9772 52.3248 83.0201 83.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 6.4e-05 512 260 2250 290816 11.7372 6.7113 315.847 209.141 543.599 543.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 0.000256 512 100 1400 75008 1.44794 1.70787 40.6906 80.2037 124.121 124.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 0.000512 512 430 700 33792 1.16032 0.831488 10.5736 26.345 39.0069 39.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 6.4e-05 4096 370 5300 273408 72.1671 55.5886 5253.54 1677.26 7058.67 7058.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 0.000512 1024 410 700 32256 1.44384 1.88211 19.0426 101.567 124.011 124.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 3.2e-05 2048 195 1150 479232 122.893 55.8633 1104.86 1671.52 2955.33 2955.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000512 512 140 1300 24576 1.97574 0.95696 16.403 51.1043 70.5992 70.7235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 0.000512 512 150 250 27648 1.56378 0.83344 3.85389 26.3594 32.7437 32.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 3.2e-05 1024 110 600 524288 56.0604 26.8209 319.17 840.496 1242.74 1242.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1740 0.001024 2048 380 850 16896 1.66064 24.5403 52.1187 78.37 78.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 6.4e-05 512 260 2250 288768 11.7626 6.68554 258.391 208.361 485.356 485.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 0.000256 512 100 1400 74880 1.44822 1.70262 33.9713 79.2515 116.444 116.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 0.000512 512 430 700 33024 1.15302 0.82368 9.01034 26.0331 37.1194 37.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 6.4e-05 4096 370 5300 272640 72.1754 55.593 4400.45 1673.71 6202.04 6202.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 0.000512 1024 410 700 32256 1.43773 1.87632 16.1564 101.443 120.983 121.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 3.2e-05 2048 195 1150 479232 121.905 55.6627 938.565 1664.99 2781.32 2781.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000512 512 140 1300 21504 1.95814 0.899168 12.2815 47.6745 62.9682 63.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 0.000512 512 150 250 26112 1.57571 0.82096 3.07744 26.0388 31.6437 31.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 3.2e-05 1024 110 600 522240 55.9116 26.737 270.437 835.978 1189.25 1189.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1740 0.001024 2048 380 850 16896 1.66221 22.1368 52.3183 76.1696 76.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 6.4e-05 512 260 2250 290816 11.7447 6.7111 226.613 209.21 454.437 454.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 0.000256 512 100 1400 74752 1.44794 1.70806 29.3866 80.8892 113.504 113.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 0.000512 512 430 700 32768 1.13869 0.809696 7.70282 25.7416 35.4938 35.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 6.4e-05 4096 370 5300 272384 72.0236 55.5444 3902.44 1672.27 5702.38 5702.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 0.000512 1024 410 700 31744 1.42746 1.85549 14.2847 100.004 117.644 117.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 3.2e-05 2048 195 1150 475136 124.183 56.0355 824.935 1671.63 2676.98 2677.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000512 512 140 1300 20480 2.17498 0.90272 10.2509 47.7322 61.2156 61.3327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 0.000512 512 150 250 24576 1.5361 0.779584 3.04605 25.0662 30.5558 30.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 3.2e-05 1024 110 600 524288 56.0803 26.8281 241.362 843.094 1167.55 1167.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1740 0.001024 2048 380 850 17136 1.66835 45.9796 52.4643 100.165 100.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 6.4e-05 512 260 2250 291456 11.8238 6.72976 508.868 209.647 737.228 737.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 0.000256 512 100 1400 75312 1.45568 1.71213 65.4554 80.4354 149.13 149.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 0.000512 512 430 700 33696 1.15398 0.832672 16.6603 26.2781 45.0264 45.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 6.4e-05 4096 370 5300 273600 72.2988 55.7036 8407.35 1675.91 10211.4 10211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 0.000512 1024 410 700 32400 1.44227 1.88211 29.8223 101.444 134.659 134.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 3.2e-05 2048 195 1150 483840 122.62 56.1574 1750.84 1675.84 3605.65 3605.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000512 512 140 1300 24192 1.92221 0.932128 25.7801 49.4132 78.2103 78.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 0.000512 512 150 250 27072 1.55974 0.8216 5.68304 26.0936 34.2882 34.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 3.2e-05 1024 110 600 527616 56.2436 26.9403 502.57 838.153 1424.1 1424.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1740 0.001024 2048 380 850 16992 1.66707 31.9795 52.2351 85.9355 85.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 6.4e-05 512 260 2250 290304 11.7665 6.71491 360.625 208.792 588.058 588.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 0.000256 512 100 1400 74880 1.4504 1.70787 46.6708 81.05 130.951 131.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 0.000512 512 430 700 33408 1.15539 0.823968 11.7905 26.1192 39.9896 40.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 6.4e-05 4096 370 5300 273600 72.1292 55.6652 5980.09 1675.18 7783.18 7783.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 0.000512 1024 410 700 32256 1.44221 1.88362 21.3279 101.501 126.226 126.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 3.2e-05 2048 195 1150 479232 122.698 55.881 1236.49 1668.8 3084.06 3084.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000512 512 140 1300 23040 1.88835 0.897504 17.5713 47.6322 68.1465 68.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 0.000512 512 150 250 26496 1.53914 0.80928 4.13312 25.7463 32.3638 32.4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 3.2e-05 1024 110 600 525312 56.0591 26.8363 356.824 834.581 1274.49 1274.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1740 0.001024 2048 380 850 16848 1.65866 27.3422 52.0955 81.1454 81.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 6.4e-05 512 260 2250 290304 11.8043 6.71949 300.552 209.047 542.297 542.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 0.000256 512 100 1400 74736 1.45443 1.7103 38.477 81.1546 122.867 122.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 0.000512 512 430 700 32832 1.14547 0.811488 9.81795 25.8051 37.6776 37.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 6.4e-05 4096 370 5300 273024 72.3715 55.6992 4925.02 1675.71 6728.91 6729.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 0.000512 1024 410 700 31968 1.43286 1.86205 17.6985 100.013 121.078 121.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 3.2e-05 2048 195 1150 476928 123.654 55.9869 1015.65 1670.57 2866.06 2866.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000512 512 140 1300 24192 2.00384 0.935904 15.4553 49.5164 68.0717 68.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 0.000512 512 150 250 25920 1.57165 0.809184 3.42986 25.8172 31.76 31.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 3.2e-05 1024 110 600 525312 56.1923 27.0536 294.635 838.773 1216.84 1216.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1740 0.001024 2048 380 850 16704 1.64893 25.4081 51.9035 79.0149 79.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 6.4e-05 512 260 2250 285696 11.7606 6.64534 278.573 207.551 504.695 504.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 0.000256 512 100 1400 74880 1.45011 1.70934 36.5184 80.8958 120.647 120.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 0.000512 512 430 700 32256 1.15245 0.815104 9.26278 25.8556 37.1822 37.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 6.4e-05 4096 370 5300 273024 72.0641 55.5941 4627.78 1677.62 6433.16 6433.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 0.000512 1024 410 700 31680 1.43488 1.86778 16.7355 101.356 121.464 121.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 3.2e-05 2048 195 1150 470016 123.135 55.4885 945.808 1658.38 2783 2783.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000512 512 140 1300 23040 1.90365 0.902592 13.8851 47.7514 64.6051 64.7202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 0.000512 512 150 250 25344 1.51264 0.77824 3.32202 25.092 30.8357 30.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 3.2e-05 1024 110 600 516096 55.9879 26.5574 275.625 829.335 1187.7 1187.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1740 0.001024 2048 380 850 16560 1.64534 24.2504 51.7062 77.6554 77.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 6.4e-05 512 260 2250 288000 11.9199 6.72896 258.855 209.273 486.941 487.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 0.000256 512 100 1400 74880 1.45613 1.71091 33.511 80.3312 117.081 117.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 0.000512 512 430 700 31680 1.1408 0.799552 8.58752 25.5134 36.1415 36.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 6.4e-05 4096 370 5300 272160 72.2862 55.6698 4226.48 1671.65 6026.21 6026.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 0.000512 1024 410 700 31680 1.43155 1.8473 15.6539 99.8197 118.824 118.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 3.2e-05 2048 195 1150 472320 124.605 56.1882 872.013 1670.74 2723.74 2723.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000512 512 140 1300 17280 2.17325 0.82576 10.4236 45.2273 58.8002 58.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 0.000512 512 150 250 25920 1.54278 0.800768 3.46906 25.5215 31.4627 31.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 3.2e-05 1024 110 600 518400 56.8611 26.8812 253.65 835.547 1173.12 1173.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1740 0.001024 2048 380 850 17120 1.66595 44.3724 52.4065 98.498 98.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 6.4e-05 512 260 2250 291840 11.7807 6.72621 493.535 209.607 721.807 721.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 0.000256 512 100 1400 75200 1.44682 1.70803 63.476 79.2459 145.948 146.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 0.000512 512 430 700 33600 1.15136 0.827392 16.2057 26.158 44.4409 44.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 6.4e-05 4096 370 5300 273600 72.1341 55.6728 8125.24 1675.5 9928.66 9928.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 0.000512 1024 410 700 32320 1.43834 1.87786 28.9068 101.412 133.705 133.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 3.2e-05 2048 195 1150 483840 122.363 56.0813 1705.27 1675.43 3559.34 3559.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000512 512 140 1300 24320 1.93635 0.945312 25.0018 49.6586 77.6951 77.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 0.000512 512 150 250 26880 1.5479 0.818112 5.3529 25.958 33.8064 33.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 3.2e-05 1024 110 600 527360 56.1542 26.9172 492.877 837.852 1413.99 1414.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1740 0.001024 2048 380 850 16960 1.65888 31.959 52.1953 85.8662 85.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 6.4e-05 512 260 2250 291840 11.7656 6.71722 341.408 209.681 569.738 569.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 0.000256 512 100 1400 74880 1.44589 1.70394 43.5794 80.3265 127.129 127.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 0.000512 512 430 700 33280 1.14531 0.817536 10.9531 25.998 39.0139 39.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 6.4e-05 4096 370 5300 273280 72.0592 55.5901 5562.12 1676.05 7365.93 7366.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 0.000512 1024 410 700 32000 1.43542 1.87226 19.7494 101.31 124.442 124.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 3.2e-05 2048 195 1150 481280 122.791 56.1418 1162.53 1675.81 3017.47 3017.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000512 512 140 1300 23040 2.07622 0.942368 16.3982 49.7108 69.288 69.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 0.000512 512 150 250 26880 1.55584 0.819776 3.88928 26.0104 32.4073 32.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 3.2e-05 1024 110 600 527360 56.0341 26.921 337.313 838.019 1258.48 1258.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1740 0.001024 2048 380 850 16800 1.65254 26.597 51.9891 80.2913 80.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 6.4e-05 512 260 2250 288000 11.8662 6.72112 288.612 208.898 516.258 516.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 0.000256 512 100 1400 74880 1.44998 1.7079 37.12 81.0987 121.45 121.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 0.000512 512 430 700 32640 1.15386 0.823488 9.19514 26.0581 37.3318 37.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 6.4e-05 4096 370 5300 272640 72.1387 55.6662 4788.72 1675 6591.63 6591.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 0.000512 1024 410 700 31680 1.42998 1.85683 16.8445 99.9444 120.149 120.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 3.2e-05 2048 195 1150 476160 123.692 55.9047 981.015 1671.27 2832.07 2832.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000512 512 140 1300 23040 2.01027 0.948064 14.3537 49.7639 67.235 67.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 0.000512 512 150 250 26880 1.56208 0.821184 3.64035 26.0695 32.2225 32.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 3.2e-05 1024 110 600 522240 56.3456 27.0991 283.53 834.865 1202.03 1202.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1740 0.001024 2048 380 850 16640 1.65226 24.6382 51.8019 78.1469 78.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 6.4e-05 512 260 2250 286720 11.5994 6.62323 265.102 206.497 489.982 490.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 0.000256 512 100 1400 74240 1.44794 1.70269 33.965 79.3029 116.49 116.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 0.000512 512 430 700 33280 1.15363 0.825344 8.80144 26.1307 37.0115 37.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 6.4e-05 4096 370 5300 271360 72.1321 55.5356 4338.53 1671.21 6137.52 6137.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 0.000512 1024 410 700 31360 1.42848 1.85789 15.6015 100.088 119.048 119.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 3.2e-05 2048 195 1150 481280 122.984 55.9902 912.807 1677.25 2769.23 2769.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000512 512 140 1300 20480 2.0647 0.87168 11.9958 47.0971 62.1833 62.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 0.000512 512 150 250 25600 1.59331 0.825344 3.1767 26.1348 31.865 31.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 3.2e-05 1024 110 600 522240 56.6836 26.9005 261.99 838.812 1184.58 1184.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1740 0.001024 2048 380 850 16800 1.66502 24.8632 52.4191 78.997 79.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 6.4e-05 512 260 2250 281600 11.8242 6.63347 249.283 206.434 474.335 474.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 0.000256 512 100 1400 74400 1.45453 1.70803 32.5126 79.5175 115.264 115.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 0.000512 512 430 700 32000 1.16736 0.825696 8.18362 26.1619 36.4379 36.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 6.4e-05 4096 370 5300 272000 72.2955 55.6769 4193.08 1675.83 5997 5997.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 0.000512 1024 410 700 31200 1.4336 1.8863 15.3945 100.156 118.941 119.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 3.2e-05 2048 195 1150 473600 120.997 55.1674 859.414 1649.06 2684.84 2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000512 512 140 1300 19200 2.16544 0.952224 11.1569 49.8671 64.304 64.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 0.000512 512 150 250 25600 1.59693 0.827744 3.06189 26.1732 31.7924 31.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 3.2e-05 1024 110 600 512000 56.0765 26.477 246.123 824.664 1153.53 1153.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1740 0.001024 2048 380 840 17216 1.6664 35.3116 52.5164 89.5454 89.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 6.4e-05 512 260 2220 292352 11.7482 6.71952 390.876 209.784 619.282 619.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1580 0.000256 512 100 1440 75200 1.44794 1.7073 52.705 81.1318 137.062 137.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 0.000512 512 430 720 33664 1.15226 0.83136 12.9586 26.2856 41.3246 41.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 6.4e-05 4096 370 5280 274048 72.0199 55.5933 6541.62 1677.63 8346.97 8347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 0.000512 1024 410 720 32576 1.4377 1.88029 23.337 101.529 128.257 128.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 3.2e-05 2048 195 1140 494592 120.119 56.0558 1466.37 1677.04 3319.78 3319.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 0.000512 512 140 1320 24576 1.95917 0.93616 19.9655 51.0337 74.0459 74.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 750 0.000512 512 150 300 27136 1.56618 0.8288 7.29856 26.2967 36.1132 36.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 3.2e-05 1024 110 600 516096 57.4538 26.88 404.673 838.686 1327.88 1328.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1740 0.001024 2048 380 840 17152 1.66509 23.14 52.4305 77.2878 77.3448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 6.4e-05 512 260 2220 291840 11.7645 6.71514 256.094 209.808 484.538 484.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1580 0.000256 512 100 1440 75008 1.44637 1.70634 34.752 60.1196 98.0971 98.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 0.000512 512 430 720 33536 1.15661 0.830208 8.6216 26.3098 37.0166 37.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 6.4e-05 4096 370 5280 273920 72.0576 55.5926 4263.72 1677.11 6068.6 6068.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 0.000512 1024 410 720 32512 1.43974 1.87814 15.536 101.485 120.41 120.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 930 3.2e-05 2048 195 1140 493568 120.921 56.0329 2144.79 1679.07 4001.01 4001.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 0.000512 512 140 1320 24576 2.03664 0.936288 13.3026 51.0582 67.4933 67.6168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 750 0.000512 512 150 300 27136 1.56762 0.828832 6.9647 26.3253 35.8106 35.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 3.2e-05 1024 110 600 516096 57.4266 26.8806 275.598 838.725 1198.82 1198.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1740 0.001024 2048 380 840 17088 1.65869 19.1488 52.3408 73.2 73.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 6.4e-05 512 260 2220 291840 11.7364 6.71539 212.153 209.493 440.257 440.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1580 0.000256 512 100 1440 75072 1.44826 1.70736 28.9953 79.5732 111.798 111.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 0.000512 512 430 720 33408 1.15674 0.827936 7.2327 26.2388 35.5538 35.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 6.4e-05 4096 370 5280 273792 71.9148 55.5957 3453.92 1676.62 5258.16 5258.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 0.000512 1024 410 720 32256 1.43565 1.8681 12.8 101.357 117.532 117.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 930 3.2e-05 2048 195 1140 491520 120.93 55.9498 2097.47 1675.08 3949.62 3949.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 0.000512 512 140 1320 23040 2.12467 0.923936 10.6186 49.6919 63.517 63.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 750 0.000512 512 150 300 26112 1.56499 0.82016 6.86694 25.9921 35.374 35.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 820 3.2e-05 1024 110 600 513024 57.6635 26.8657 242.66 841.63 1169.01 1169.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1740 0.001024 2048 380 840 17024 1.65891 16.9942 52.253 70.9606 71.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 6.4e-05 512 260 2220 290816 11.7375 6.70515 182.244 209.137 409.985 410.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1580 0.000256 512 100 1440 74752 1.45002 1.70701 24.6736 80.2247 108.128 108.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 0.000512 512 430 720 33280 1.15725 0.833536 6.13523 26.3457 34.5734 34.6649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 6.4e-05 4096 370 5280 273920 72.057 55.5991 2996.05 1677.32 4801.13 4801.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 0.000512 1024 410 720 32512 1.44611 1.88416 11.1596 101.573 116.135 116.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 930 3.2e-05 2048 195 1140 491520 120.856 55.849 2297.47 1671.46 4145.83 4145.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 0.000512 512 140 1320 24576 2.17325 0.941504 9.94394 51.0995 64.3127 64.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 750 0.000512 512 150 300 26624 1.5824 0.83344 7.7639 26.3537 36.6616 36.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 820 3.2e-05 1024 110 600 512000 57.9335 26.8349 557.9 839.267 1482.12 1482.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1740 0.001024 2048 380 840 17200 1.66442 46.0689 52.4897 100.275 100.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 6.4e-05 512 260 2220 292480 11.7793 6.73226 529.644 209.768 758.084 758.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 0.000256 512 100 1440 75200 1.45712 1.71027 71.267 79.6258 154.134 154.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 0.000512 512 430 720 33600 1.15629 0.82944 17.6192 26.2661 45.9711 46.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 6.4e-05 4096 370 5280 273920 72.2746 55.7259 8928.9 1676.83 10733.9 10734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 0.000512 1024 410 720 32560 1.44285 1.88349 32.805 101.514 137.715 137.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 3.2e-05 2048 195 1140 494080 120.306 56.2357 1913.92 1676.82 3767.47 3767.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 0.000512 512 140 1320 23680 1.9704 0.942496 26.8696 49.6475 79.5838 79.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 750 0.000512 512 150 300 26880 1.56506 0.825024 6.68109 26.1695 35.3756 35.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 3.2e-05 1024 110 600 515840 57.5788 26.9492 546.123 838.47 1469.31 1469.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1740 0.001024 2048 380 840 17120 1.6624 29.1634 52.3805 83.2589 83.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 6.4e-05 512 260 2220 291840 11.787 6.72358 340.031 209.8 568.503 568.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 0.000256 512 100 1440 75040 1.44794 1.70915 46.0004 80.6802 129.905 129.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 0.000512 512 430 720 33280 1.15629 0.827392 11.4331 26.1856 39.7024 39.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 6.4e-05 4096 370 5280 273920 72.0817 55.6698 5560.05 1676.99 7364.9 7365.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 0.000512 1024 410 720 32480 1.43741 1.87827 20.2278 101.462 125.076 125.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 3.2e-05 2048 195 1140 494080 120.103 56.042 1278.83 1681.49 3136.66 3136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 0.000512 512 140 1320 23040 1.99437 0.944128 16.7327 49.6737 69.5044 69.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 750 0.000512 512 150 300 26240 1.56874 0.817152 4.41408 25.9799 32.9085 33.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 3.2e-05 1024 110 600 514560 57.6138 26.9246 335.707 838.624 1259.07 1259.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1740 0.001024 2048 380 840 17040 1.65862 24.7079 52.2238 78.6435 78.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 6.4e-05 512 260 2220 289920 11.8078 6.71699 277.544 208.766 504.994 505.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1580 0.000256 512 100 1440 75120 1.46051 1.71174 37.7104 80.5008 121.456 121.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 0.000512 512 430 720 33600 1.1575 0.832 9.53674 26.2922 37.9193 38.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 6.4e-05 4096 370 5280 273600 72.2517 55.7076 4535.39 1673.95 6337.41 6337.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 0.000512 1024 410 720 32400 1.44787 1.88006 16.5482 101.467 121.416 121.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 3.2e-05 2048 195 1140 491520 120.131 56.0569 1062.24 1668.68 2907.3 2907.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 0.000512 512 140 1320 23040 2.00675 0.94416 13.862 49.6784 66.6449 66.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 750 0.000512 512 150 300 25920 1.58147 0.821504 3.66554 25.9869 32.1815 32.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 3.2e-05 1024 110 600 510720 57.805 26.8762 272.43 835.602 1192.9 1193.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1740 0.001024 2048 380 840 16960 1.65869 20.8124 52.1727 74.6954 74.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 6.4e-05 512 260 2220 291840 11.7594 6.71334 236.884 209.877 465.388 465.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1580 0.000256 512 100 1440 74880 1.44832 1.70598 32.2063 64.8212 100.251 100.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 0.000512 512 430 720 32640 1.15354 0.818624 7.75094 26.0266 35.8433 35.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 6.4e-05 4096 370 5280 273920 71.9708 55.5766 3846.01 1677.78 5651.45 5651.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 0.000512 1024 410 720 32320 1.43565 1.86982 14.3703 101.358 119.104 119.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 3.2e-05 2048 195 1140 491520 120.57 55.9985 970.384 1677.35 2824.49 2824.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 0.000512 512 140 1320 23040 2.17357 0.92496 12.1405 49.7317 65.1232 65.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 750 0.000512 512 150 300 25600 1.58464 0.819104 8.78867 26.036 37.3543 37.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 3.2e-05 1024 110 600 512000 57.7932 26.8857 262.976 838.807 1186.64 1186.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1740 0.001024 2048 380 840 17184 1.66435 43.8487 52.4694 98.0374 98.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 6.4e-05 512 260 2220 291840 11.7531 6.71766 483.302 209.435 711.362 711.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 0.000256 512 100 1440 75168 1.45059 1.7064 65.4174 79.6229 148.269 148.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 0.000512 512 430 720 33792 1.15597 0.831904 16.3469 26.3374 44.7716 44.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 6.4e-05 4096 370 5280 273984 72.0752 55.6669 8208.51 1677.22 10013.6 10013.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 0.000512 1024 410 720 32544 1.44179 1.89594 30.1546 101.549 135.113 135.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 3.2e-05 2048 195 1140 493056 120.093 56.0662 1752.88 1674.13 3603.35 3603.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000512 512 140 1320 23808 1.95962 0.944128 24.9989 49.6566 77.7134 77.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 0.000512 512 150 300 26880 1.564 0.827392 6.31376 26.2142 35.0483 35.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 3.2e-05 1024 110 600 514560 57.5556 26.8923 501.596 837.114 1423.35 1423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1740 0.001024 2048 380 840 17088 1.66093 27.9175 52.2984 81.9296 81.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 6.4e-05 512 260 2220 291840 11.7413 6.71277 323.333 209.317 551.265 551.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 0.000256 512 100 1440 75072 1.44922 1.70438 43.5401 80.6015 127.37 127.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 0.000512 512 430 720 33408 1.15805 0.827616 10.8382 26.2188 39.1422 39.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 6.4e-05 4096 370 5280 273792 71.9068 55.5772 5149.8 1675.21 6952.6 6952.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 0.000512 1024 410 720 32256 1.43526 1.87187 19.1332 101.313 123.827 123.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 3.2e-05 2048 195 1140 491520 120.328 55.9405 1096.42 1673.14 2946.02 2946.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000512 512 140 1320 23040 2.03139 0.944128 16.0712 49.6703 68.8703 68.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 0.000512 512 150 300 26112 1.56886 0.817472 3.9113 25.9716 32.4006 32.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 3.2e-05 1024 110 600 513024 57.6283 26.8554 313.175 836.665 1234.5 1234.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1740 0.001024 2048 380 840 16992 1.65888 23.4191 52.2156 77.347 77.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 6.4e-05 512 260 2220 290304 11.7696 6.71744 259.755 209.011 487.411 487.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 0.000256 512 100 1440 74880 1.45037 1.70803 35.3381 79.3455 117.914 117.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 0.000512 512 430 720 33408 1.15165 0.8272 8.68659 26.1448 36.9119 37.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 6.4e-05 4096 370 5280 273600 72.093 55.6605 4240.34 1676.88 6045.08 6045.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 0.000512 1024 410 720 32256 1.44512 1.88416 15.5606 101.551 120.514 120.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 3.2e-05 2048 195 1140 488448 120.699 55.8907 896.334 1670.34 2743.45 2743.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 0.000512 512 140 1320 20736 2.12 0.899072 11.9557 47.6542 62.7884 62.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 0.000512 512 150 300 25344 1.56877 0.80896 3.33066 25.7693 31.6097 31.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 3.2e-05 1024 110 600 511488 57.5972 26.8436 254.814 835.355 1174.81 1174.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1740 0.001024 2048 380 840 16896 1.65683 20.9551 52.0786 74.7433 74.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 6.4e-05 512 260 2220 288768 11.7607 6.68877 230.351 208.483 457.441 457.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 0.000256 512 100 1440 74496 1.44794 1.70371 31.2761 80.1075 114.608 114.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 0.000512 512 430 720 33024 1.15286 0.8192 8.0112 26.0405 36.124 36.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 6.4e-05 4096 370 5280 273408 72.0785 55.5922 3816.61 1674.68 5619.07 5619.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 0.000512 1024 410 720 32256 1.43974 1.88019 13.9776 101.479 118.849 118.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 3.2e-05 2048 195 1140 485376 120.684 55.692 801.272 1665.96 2643.8 2643.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 0.000512 512 140 1320 21504 2.02134 0.897088 11.0032 47.6816 61.757 61.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 750 0.000512 512 150 300 26112 1.5777 0.821216 2.93696 26.0546 31.5168 31.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 3.2e-05 1024 110 600 509952 57.4212 26.7325 228.575 833.223 1146.14 1146.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1740 0.001024 2048 380 840 16800 1.65683 18.561 51.9134 72.1849 72.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 6.4e-05 512 260 2220 288000 11.8786 6.72006 200.602 208.892 428.253 428.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1580 0.000256 512 100 1440 74880 1.45306 1.70803 27.6136 78.1617 109.009 109.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 0.000512 512 430 720 32640 1.15283 0.821248 6.52384 26.0532 34.6498 34.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 6.4e-05 4096 370 5280 273600 72.0704 55.6708 3310.39 1674.72 5112.97 5113.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 0.000512 1024 410 720 31680 1.4279 1.86163 12.1159 99.9382 115.415 115.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 3.2e-05 2048 195 1140 491520 119.995 55.9144 793.402 1668.97 2638.48 2638.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 0.000512 512 140 1320 23040 2.08285 0.944992 10.5621 49.7548 63.502 63.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 750 0.000512 512 150 300 24960 1.61475 0.821952 2.69773 26.0654 31.3314 31.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 3.2e-05 1024 110 600 506880 58.1152 26.8493 197.51 837.78 1120.44 1120.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1740 0.001024 2048 380 840 17192 1.66502 40.6344 52.471 94.8249 94.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 6.4e-05 512 260 2220 292096 11.7742 6.73178 478.831 209.254 706.756 706.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 0.000256 512 100 1440 75152 1.45712 1.71229 64.481 79.5036 147.229 147.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 0.000512 512 430 720 33824 1.16086 0.832416 16.0478 26.3164 44.4589 44.5533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 6.4e-05 4096 370 5280 273728 72.292 55.7036 7842.32 1675.14 9645.58 9645.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 0.000512 1024 410 720 32592 1.44554 1.88579 28.588 101.516 133.505 133.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 3.2e-05 2048 195 1140 492800 120.434 56.1049 1674.27 1672.72 3523.72 3523.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000512 512 140 1320 24192 1.95789 0.944704 24.2905 49.7213 77.0706 77.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 0.000512 512 150 300 27328 1.57302 0.834208 6.10982 26.3301 34.9778 35.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 3.2e-05 1024 110 600 514304 57.7359 26.9214 474.893 836.416 1396.16 1396.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1740 0.001024 2048 380 840 17136 1.66726 27.1483 52.5174 81.3879 81.4453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 6.4e-05 512 260 2220 292096 11.7538 6.72541 306.542 209.493 534.669 534.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 0.000256 512 100 1440 75040 1.44998 1.70803 41.286 80.6447 125.16 125.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 0.000512 512 430 720 33152 1.15056 0.822592 10.2874 26.0799 38.4411 38.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 6.4e-05 4096 370 5280 273728 72.1307 55.6606 4969.05 1677.02 6773.97 6774.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 0.000512 1024 410 720 32256 1.43715 1.86829 18.2516 101.331 122.957 123.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 3.2e-05 2048 195 1140 491008 120.627 55.9903 1060.4 1676.35 2913.55 2913.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000512 512 140 1320 23296 2.00083 0.925184 15.5273 49.1897 67.7967 67.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 0.000512 512 150 300 26880 1.5633 0.819744 4.0193 26.0929 32.6209 32.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 3.2e-05 1024 110 600 512512 57.761 26.9025 300.803 853.501 1239.15 1239.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1740 0.001024 2048 380 840 16968 1.6601 22.5034 52.209 76.4249 76.4839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 6.4e-05 512 260 2220 290304 11.8707 6.73699 256.467 209.516 484.754 484.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 0.000256 512 100 1440 74928 1.45875 1.71152 34.8973 78.0039 116.142 116.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 0.000512 512 430 720 32928 1.15552 0.8176 8.58512 25.9625 36.6217 36.7141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 6.4e-05 4096 370 5280 272832 72.434 55.724 4172.18 1674.76 5975.21 5975.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 0.000512 1024 410 720 32256 1.43974 1.86502 15.5956 100.202 119.174 119.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 3.2e-05 2048 195 1140 489216 121.345 56.0969 892.407 1675.55 2745.6 2745.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000512 512 140 1320 21504 2.08973 0.925696 12.2461 49.2244 64.6395 64.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 0.000512 512 150 300 25536 1.55146 0.798432 3.62886 25.5213 31.6344 31.7454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 3.2e-05 1024 110 600 510720 58.1337 26.925 253.682 839.494 1178.42 1178.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1740 0.001024 2048 380 840 17024 1.66298 20.0335 52.5058 74.2557 74.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 6.4e-05 512 260 2220 290304 11.8103 6.71866 224.338 209.534 452.554 452.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 0.000256 512 100 1440 74368 1.44723 1.70381 30.3957 80.2525 113.87 113.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 0.000512 512 430 720 33152 1.15709 0.825344 7.8512 26.1498 36.0834 36.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 6.4e-05 4096 370 5280 273280 71.9609 55.5891 3668.8 1674.86 5471.31 5471.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 0.000512 1024 410 720 31808 1.42746 1.85488 13.9564 100.125 117.437 117.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 3.2e-05 2048 195 1140 487424 121.243 55.9635 780.045 1674.3 2631.74 2631.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 0.000512 512 140 1320 21504 2.07674 0.865408 10.9107 47.0293 61.0358 61.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 0.000512 512 150 300 25088 1.55926 0.800768 3.06346 25.559 31.1155 31.2258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 3.2e-05 1024 110 600 508928 58.1119 26.8683 220.807 848.755 1154.73 1154.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1740 0.001024 2048 380 840 16800 1.65242 18.0777 52.0152 71.798 71.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 6.4e-05 512 260 2220 286720 11.7892 6.67443 197.15 207.618 423.394 423.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 0.000256 512 100 1440 74480 1.45501 1.7119 26.8667 79.9162 110.023 110.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 0.000512 512 430 720 32480 1.15958 0.815584 6.66224 25.8664 34.6072 34.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 6.4e-05 4096 370 5280 272160 72.3871 55.7098 3223.68 1671.55 5023.44 5023.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 0.000512 1024 410 720 31920 1.44125 1.88166 12.2424 101.363 116.997 117.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 3.2e-05 2048 195 1140 483840 120.323 55.5069 689.343 1659.94 2525.3 2525.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 0.000512 512 140 1320 17920 2.16058 0.872448 8.06458 47.0412 58.3002 58.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 750 0.000512 512 150 300 24640 1.59837 0.815488 2.82563 25.9719 31.344 31.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 3.2e-05 1024 110 600 501760 58.1952 26.6688 193.83 829.587 1108.47 1108.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1740 0.001024 2048 380 840 17152 1.66259 40.319 52.3803 94.4174 94.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 6.4e-05 512 260 2220 291840 11.7783 6.72288 444.985 209.616 673.265 673.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 0.000256 512 100 1440 75008 1.44589 1.71008 60.1852 79.6179 143.035 143.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 0.000512 512 430 720 33536 1.15517 0.832064 15.1539 26.2812 43.5235 43.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 6.4e-05 4096 370 5280 273920 72.0475 55.5932 7356.32 1675.51 9159.59 9159.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 0.000512 1024 410 720 32512 1.43971 1.87286 27.5763 101.444 132.404 132.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 3.2e-05 2048 195 1140 493568 120.26 56.0026 1597.55 1675.48 3449.48 3449.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000512 512 140 1320 24576 1.96365 0.957248 23.3837 51.0296 77.4923 77.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 0.000512 512 150 300 27136 1.56598 0.829408 6.03226 26.2922 34.8529 34.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 3.2e-05 1024 110 600 516096 57.4313 26.882 454.539 837.88 1376.93 1377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1740 0.001024 2048 380 840 17024 1.66656 27.5618 52.208 81.49 81.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 6.4e-05 512 260 2220 290816 11.7531 6.71235 291.054 208.974 518.652 518.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 0.000256 512 100 1440 74752 1.44998 1.70598 39.6736 79.4011 122.301 122.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 0.000512 512 430 720 33280 1.15702 0.832608 10.1772 26.3232 38.5885 38.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 6.4e-05 4096 370 5280 273920 72.0568 55.5909 5010.4 1675.86 6814.02 6814.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 0.000512 1024 410 720 32512 1.4441 1.88182 18.7155 101.518 123.632 123.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 3.2e-05 2048 195 1140 491520 120.109 56.1323 1086.42 1671.75 2934.6 2934.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000512 512 140 1320 24576 1.97658 0.958144 15.7 51.0677 69.8605 69.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 0.000512 512 150 300 26624 1.58531 0.833536 4.22352 26.334 33.108 33.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 3.2e-05 1024 110 600 512000 57.5848 26.8219 308.55 835.275 1228.42 1228.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1740 0.001024 2048 380 840 16896 1.65488 23.7159 52.088 77.5122 77.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 6.4e-05 512 260 2220 288768 11.7608 6.68877 238.275 208.528 465.413 465.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 0.000256 512 100 1440 74496 1.44979 1.6984 32.6766 63.3543 99.2521 99.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 0.000512 512 430 720 33024 1.15616 0.819136 8.76022 26.0474 36.882 36.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 6.4e-05 4096 370 5280 273408 72.0592 55.5889 4148.51 1675.03 5951.3 5951.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 0.000512 1024 410 720 32256 1.44598 1.87766 15.5287 101.49 120.415 120.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 3.2e-05 2048 195 1140 485376 120.705 55.6318 891.606 1667.13 2735.26 2735.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000512 512 140 1320 21504 2.02166 0.899072 11.6538 47.6887 62.4207 62.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 0.000512 512 150 300 26112 1.57472 0.819808 3.24442 26.0583 31.8286 31.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 3.2e-05 1024 110 600 509952 57.4022 26.7331 253.631 833.339 1171.29 1171.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1740 0.001024 2048 380 840 16896 1.66093 21.0227 52.207 74.9459 75.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 6.4e-05 512 260 2220 290816 11.7501 6.7113 214.048 209.049 441.719 441.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 0.000256 512 100 1440 74752 1.44989 1.70634 29.2708 78.2054 110.706 110.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 0.000512 512 430 720 31744 1.14893 0.808736 7.39443 25.7229 35.172 35.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 6.4e-05 4096 370 5280 272384 72.0155 55.55 3770.25 1671 5568.92 5569.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 0.000512 1024 410 720 31744 1.43216 1.85139 14.0438 99.9557 117.357 117.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 3.2e-05 2048 195 1140 491520 120.091 55.8812 834.182 1670.34 2680.69 2680.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000512 512 140 1320 20480 2.07699 0.903232 9.87533 47.7058 60.7152 60.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 0.000512 512 150 300 24576 1.53206 0.779712 3.28909 25.0482 30.7837 30.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 3.2e-05 1024 110 600 507904 58.03 26.825 235.515 835.3 1155.86 1156.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1740 0.001024 2048 380 840 16640 1.64416 18.9772 51.712 72.3846 72.4439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 6.4e-05 512 260 2220 286720 11.5991 6.6216 194.63 206.386 419.402 419.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 0.000256 512 100 1440 74240 1.45203 1.70413 26.8171 78.2936 108.338 108.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 0.000512 512 430 720 32000 1.16112 0.825344 6.92832 26.1141 35.1312 35.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 6.4e-05 4096 370 5280 272640 72.0206 55.5418 3451.92 1670.25 5249.84 5249.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 0.000512 1024 410 720 32000 1.43974 1.85754 13.4957 100.05 116.916 116.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 3.2e-05 2048 195 1140 491520 120.641 56.0906 761.137 1676.31 2614.37 2614.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000512 512 140 1320 20480 2.14163 0.871264 9.24899 47.0727 59.4964 59.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 0.000512 512 150 300 25600 1.5953 0.825344 3.16275 26.1246 31.8394 31.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 3.2e-05 1024 110 600 512000 57.8824 26.8882 216.237 838.327 1139.52 1139.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1740 0.001024 2048 380 832 17248 1.66093 34.2826 52.5377 88.5357 88.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 6.4e-05 512 260 2240 291840 11.7677 6.7072 388.243 209.768 616.643 616.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1580 0.000256 512 100 1408 75328 1.44806 1.7097 50.2132 79.5025 132.946 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 0.000512 512 430 704 33536 1.15283 0.829792 12.6363 26.2826 41.0014 41.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 6.4e-05 4096 370 5312 273536 72.0941 55.5816 6468.15 1677.46 8273.41 8273.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 0.000512 1024 410 704 32512 1.43974 1.87792 22.8711 101.529 127.791 127.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 3.2e-05 2048 195 1152 492544 120.579 55.9944 1446.04 1679.55 3302.36 3302.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 0.000512 512 140 1344 24064 1.97786 0.937792 19.7811 51.0242 73.8754 74.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 750 0.000512 512 150 256 26880 1.56909 0.831488 6.29277 26.2926 35.1169 35.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 3.2e-05 1024 110 576 528384 55.9701 26.8774 389.856 838.566 1311.46 1311.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1740 0.001024 2048 380 832 17216 1.66112 22.3828 53.0051 77.1028 77.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 6.4e-05 512 260 2240 291840 11.7782 6.72176 250.412 211.672 480.742 480.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1580 0.000256 512 100 1408 75136 1.4503 1.708 32.5263 80.386 116.143 116.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 0.000512 512 430 704 33536 1.15712 0.831264 8.29715 26.5367 36.9212 37.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 6.4e-05 4096 370 5312 273408 72.1357 55.5964 4146.37 1691.98 5966.19 5966.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 0.000512 1024 410 704 32384 1.43974 1.8752 14.7872 101.93 120.102 120.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 930 3.2e-05 2048 195 1152 491520 120.828 55.968 981.65 1691.84 2850.48 2850.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 0.000512 512 140 1344 23552 2.01037 0.93632 12.7108 51.2668 67.0778 67.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 750 0.000512 512 150 256 26624 1.58099 0.8312 5.90605 26.5491 34.9937 35.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 3.2e-05 1024 110 576 528384 56.0575 26.9046 261.079 846.099 1190.33 1190.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1740 0.001024 2048 380 832 17184 1.66275 18.9941 52.5375 73.2491 73.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 6.4e-05 512 260 2240 290304 11.798 6.7169 207.49 209.466 435.632 435.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1580 0.000256 512 100 1408 75072 1.45139 1.7047 27.1457 79.8416 110.215 110.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 0.000512 512 430 704 33408 1.15971 0.828704 7.03114 26.237 35.3578 35.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 6.4e-05 4096 370 5312 273024 72.0375 55.5772 3409.93 1676.43 5214.08 5214.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 0.000512 1024 410 704 32256 1.4361 1.87392 12.4826 101.36 117.228 117.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 930 3.2e-05 2048 195 1152 491520 121.021 56.0134 2026.22 1674.27 3877.73 3877.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 0.000512 512 140 1344 23040 2.19642 0.92512 10.625 49.6818 63.5872 63.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 750 0.000512 512 150 256 26112 1.57133 0.817152 5.51299 25.9949 34.0252 34.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 820 3.2e-05 1024 110 576 525312 56.1535 26.8622 222.828 840.607 1146.64 1146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1740 0.001024 2048 380 832 17152 1.66093 16.5954 52.501 70.8096 70.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 6.4e-05 512 260 2240 290816 11.7472 6.70774 179.188 209.012 406.819 406.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1580 0.000256 512 100 1408 75008 1.45283 1.70976 23.4457 79.5611 106.239 106.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 0.000512 512 430 704 33280 1.15715 0.833056 6.04957 26.3263 34.4658 34.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 6.4e-05 4096 370 5312 273408 72.1368 55.594 2957.16 1676.17 4761.17 4761.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 0.000512 1024 410 704 32256 1.4441 1.88672 10.7505 101.537 115.694 115.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 930 3.2e-05 2048 195 1152 487424 121.964 55.9169 2220.93 1670.42 4069.44 4069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 0.000512 512 140 1344 22528 2.26173 0.939968 9.09363 51.0749 63.5251 63.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 750 0.000512 512 150 256 26624 1.58208 0.833536 6.84416 26.3384 35.7255 35.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 820 3.2e-05 1024 110 576 524288 56.4306 26.8264 527.849 838.634 1449.93 1450.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1740 0.001024 2048 380 832 17240 1.66003 44.6136 52.4935 98.8225 98.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 6.4e-05 512 260 2240 291840 11.8104 6.73165 511.766 209.595 740.068 740.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 0.000256 512 100 1408 75360 1.45613 1.70803 66.5125 80.1818 149.932 150.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 0.000512 512 430 704 33440 1.15632 0.830112 16.7949 26.242 45.1246 45.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 6.4e-05 4096 370 5312 273440 72.3743 55.7244 8659.25 1675.4 10462.9 10463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 0.000512 1024 410 704 32480 1.44563 1.88608 30.9968 101.471 135.872 135.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 3.2e-05 2048 195 1152 492800 120.737 56.1133 1855.02 1678.85 3710.91 3711.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 0.000512 512 140 1344 23680 1.96906 0.946464 26.1304 49.6161 78.8178 78.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 750 0.000512 512 150 256 26560 1.58192 0.82944 5.80998 26.1437 34.5001 34.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 3.2e-05 1024 110 576 528640 56.1334 26.9451 514.285 837.756 1435.31 1435.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1740 0.001024 2048 380 832 17200 1.66205 28.1559 52.4946 82.3642 82.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 6.4e-05 512 260 2240 291840 11.794 6.72742 327.81 209.63 556.121 556.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 0.000256 512 100 1408 75200 1.45571 1.71008 42.6794 80.071 125.99 126.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 0.000512 512 430 704 33280 1.15888 0.823776 10.9194 26.1618 39.1661 39.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 6.4e-05 4096 370 5312 273280 72.1937 55.6764 5255.76 1675.62 7059.36 7059.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 0.000512 1024 410 704 32320 1.43974 1.87766 18.9749 101.422 123.787 123.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 3.2e-05 2048 195 1152 491520 120.736 56.0372 1125.58 1675.59 2978.13 2978.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 0.000512 512 140 1344 23040 1.99334 0.944128 16.2825 49.6449 69.019 69.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 750 0.000512 512 150 256 26240 1.56461 0.816032 3.88131 25.9584 32.3542 32.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 3.2e-05 1024 110 576 527360 56.1544 26.9177 314.062 837.892 1235.22 1235.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1740 0.001024 2048 380 832 17160 1.65974 23.1383 52.5466 77.3962 77.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 6.4e-05 512 260 2240 289920 11.8084 6.72016 265.704 208.991 493.384 493.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1580 0.000256 512 100 1408 75120 1.45818 1.71123 34.6932 79.9897 117.922 118.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 0.000512 512 430 704 33120 1.1632 0.82944 8.92867 26.3246 37.346 37.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 6.4e-05 4096 370 5312 273120 72.3442 55.7076 4356.69 1675.74 6160.59 6160.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 0.000512 1024 410 704 32400 1.44781 1.88416 15.573 101.519 120.495 120.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 3.2e-05 2048 195 1152 487680 121.18 55.9744 1011.42 1670.35 2859.12 2859.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 0.000512 512 140 1344 23040 2.00842 0.944128 13.4748 49.6938 66.2735 66.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 750 0.000512 512 150 256 25920 1.57715 0.817632 3.25219 26.0097 31.7851 31.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 3.2e-05 1024 110 576 526080 56.1013 26.868 258.213 835.384 1176.75 1176.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1740 0.001024 2048 380 832 17120 1.66912 20.6111 52.5333 74.8654 74.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 6.4e-05 512 260 2240 291840 11.7767 6.72205 231.539 209.838 460.033 460.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1580 0.000256 512 100 1408 74880 1.4456 1.708 30.0831 65.3208 98.6291 98.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 0.000512 512 430 704 32640 1.15258 0.819584 7.48394 26.0179 35.5747 35.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 6.4e-05 4096 370 5312 273280 72.0662 55.5974 3739.97 1677.25 5544.99 5545.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 0.000512 1024 410 704 32000 1.43722 1.84563 13.5987 101.347 118.302 118.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 3.2e-05 2048 195 1152 491520 120.542 56.0681 943.112 1677.33 2797.24 2797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 0.000512 512 140 1344 23040 1.99939 0.925696 11.9573 49.7144 64.7524 64.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 750 0.000512 512 150 256 25600 1.58614 0.82064 7.36678 26.0294 35.9284 36.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 3.2e-05 1024 110 576 527360 56.0256 26.8787 248.678 838.62 1170.39 1170.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1740 0.001024 2048 380 832 17000 1.65318 18.3808 52.2776 72.3687 72.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 6.4e-05 512 260 2240 288000 11.8485 6.70566 207.776 208.421 434.915 435.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1580 0.000256 512 100 1408 74800 1.45408 1.70598 27.0916 79.3969 109.722 109.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 0.000512 512 430 704 32800 1.1625 0.817632 6.98096 26.027 35.0916 35.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 6.4e-05 4096 370 5312 272800 72.3758 55.7034 3411.73 1674.51 5214.42 5214.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 0.000512 1024 410 704 32000 1.4463 1.88416 12.3081 101.468 117.181 117.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 930 3.2e-05 2048 195 1152 486400 120.989 55.9149 2695.58 1665.42 4538.11 4538.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 0.000512 512 140 1344 22400 2.20525 0.92944 10.5987 49.7299 63.6201 63.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 750 0.000512 512 150 256 25600 1.59382 0.821216 7.79069 26.0405 36.381 36.4939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 3.2e-05 1024 110 576 524800 56.0017 26.8022 228.271 832.906 1144.17 1144.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1740 0.001024 2048 380 832 17232 1.66237 42.2148 52.5316 96.4631 96.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 6.4e-05 512 260 2240 291072 11.7873 6.72346 469.498 209.402 697.564 697.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 0.000256 512 100 1408 75264 1.45136 1.70397 61.3433 81.1887 145.757 145.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 0.000512 512 430 704 33600 1.15357 0.83136 15.6779 26.3315 44.0955 44.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 6.4e-05 4096 370 5312 273408 72.1708 55.6544 7974.35 1677.01 9779.3 9779.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 0.000512 1024 410 704 32544 1.43994 1.88288 28.905 101.542 133.842 133.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 3.2e-05 2048 195 1152 491520 120.427 56.0065 1708.6 1678.9 3564.12 3564.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000512 512 140 1344 23808 1.95974 0.943328 25.0719 49.6384 77.7706 77.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 0.000512 512 150 256 26880 1.56496 0.82576 5.56618 26.2124 34.3007 34.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 3.2e-05 1024 110 576 526848 56.1306 26.9353 477.13 837.011 1397.4 1397.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1740 0.001024 2048 380 832 17184 1.6607 27.0551 52.4906 81.2604 81.3239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 6.4e-05 512 260 2240 290304 11.8156 6.72003 312.593 209.287 540.579 540.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 0.000256 512 100 1408 75072 1.44947 1.704 40.6442 79.0001 122.872 122.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 0.000512 512 430 704 33408 1.15904 0.827936 10.4332 26.2142 38.736 38.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 6.4e-05 4096 370 5312 273024 72.022 55.5804 4982.59 1675.01 6785.32 6785.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 0.000512 1024 410 704 32256 1.43152 1.8688 18.2405 101.305 122.919 122.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 3.2e-05 2048 195 1152 491520 120.303 55.9909 1069.67 1672.78 2918.94 2919.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000512 512 140 1344 23040 1.99904 0.943744 15.6729 49.6543 68.4243 68.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 0.000512 512 150 256 26112 1.57315 0.8192 3.42883 25.9706 31.9249 32.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 3.2e-05 1024 110 576 525312 56.1383 26.8535 298.078 836.618 1217.88 1218.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1740 0.001024 2048 380 832 17136 1.66042 22.1501 52.482 76.3449 76.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 6.4e-05 512 260 2240 290304 11.7484 6.71792 250.894 208.764 478.281 478.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 0.000256 512 100 1408 74880 1.45056 1.70646 32.864 74.5525 110.647 110.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 0.000512 512 430 704 32832 1.15683 0.825344 8.21853 26.1121 36.4116 36.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 6.4e-05 4096 370 5312 273024 72.1732 55.6546 4110.22 1674.9 5913.06 5913.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 0.000512 1024 410 704 32256 1.44192 1.88413 14.7986 101.497 119.695 119.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 3.2e-05 2048 195 1152 488448 120.694 55.9921 871.209 1668.39 2716.47 2716.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 0.000512 512 140 1344 20736 2.0561 0.898912 11.6818 47.6158 62.4095 62.5273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 0.000512 512 150 256 25344 1.57123 0.811136 3.06035 25.7442 31.3152 31.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 3.2e-05 1024 110 576 525312 56.0564 26.8413 242.275 834.517 1159.88 1160.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1740 0.001024 2048 380 832 17088 1.66298 20.5633 52.4825 74.7614 74.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 6.4e-05 512 260 2240 288768 11.7616 6.68688 220.342 208.287 447.235 447.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 0.000256 512 100 1408 74496 1.44797 1.70451 28.694 79.3821 111.302 111.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 0.000512 512 430 704 33024 1.15632 0.820928 7.52157 26.0161 35.6167 35.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 6.4e-05 4096 370 5312 272640 72.1771 55.6025 3628.32 1673.18 5429.39 5429.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 0.000512 1024 410 704 32256 1.44131 1.87802 13.3038 101.433 118.128 118.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 3.2e-05 2048 195 1152 485376 120.595 55.8291 768.521 1664.42 2609.55 2609.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 0.000512 512 140 1344 21504 2.07808 0.898688 10.7262 47.6465 61.5062 61.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 750 0.000512 512 150 256 26112 1.57926 0.819296 2.54221 26.0265 31.0981 31.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 3.2e-05 1024 110 576 522240 55.928 26.7342 212.558 832.368 1127.77 1127.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1740 0.001024 2048 380 832 17040 1.66413 17.4203 52.4814 71.6189 71.6773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 6.4e-05 512 260 2240 288000 11.8641 6.71213 195.311 208.827 422.872 423.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1580 0.000256 512 100 1408 74880 1.45251 1.70931 25.6878 80.5948 109.517 109.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 0.000512 512 430 704 32640 1.15632 0.819648 6.27658 26.0451 34.3987 34.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 6.4e-05 4096 370 5312 272640 72.2078 55.6868 3195.79 1674.36 4998.15 4998.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 0.000512 1024 410 704 31680 1.42963 1.85779 11.5619 99.9281 114.851 114.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 3.2e-05 2048 195 1152 483840 121.733 56.15 752.072 1668.59 2598.74 2598.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 0.000512 512 140 1344 23040 2.18989 0.94592 10.1759 49.7474 63.2173 63.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 750 0.000512 512 150 256 24960 1.60352 0.821248 2.52829 26.0618 31.1368 31.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 3.2e-05 1024 110 576 522240 56.3572 26.8466 187.673 836.328 1107.39 1107.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1740 0.001024 2048 380 832 17192 1.65574 38.9652 52.4127 93.0902 93.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 6.4e-05 512 260 2240 291200 11.8076 6.72771 456.568 209.296 684.56 684.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 0.000256 512 100 1408 75264 1.45837 1.70618 59.1983 81.1386 143.574 143.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 0.000512 512 430 704 33600 1.15917 0.831488 15.1316 26.324 43.5465 43.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 6.4e-05 4096 370 5312 273280 72.358 55.6893 7486.47 1675.39 9290.02 9290.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 0.000512 1024 410 704 32480 1.44752 1.88259 26.7602 101.517 131.679 131.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 3.2e-05 2048 195 1152 491008 120.822 56.058 1597.81 1673.03 3447.92 3448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000512 512 140 1344 23296 1.99075 0.945344 22.9202 49.7133 75.7258 75.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 0.000512 512 150 256 26880 1.58387 0.834208 5.32067 26.3332 34.199 34.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 3.2e-05 1024 110 576 526848 56.2475 26.922 444.234 838.764 1366.36 1366.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1740 0.001024 2048 380 832 17136 1.65501 25.9707 52.4102 80.0875 80.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 6.4e-05 512 260 2240 290304 11.8189 6.72285 292.678 209.302 520.682 520.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 0.000256 512 100 1408 75040 1.45203 1.70467 38.113 81.117 122.458 122.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 0.000512 512 430 704 33152 1.15274 0.821248 9.69933 26.0545 37.8284 37.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 6.4e-05 4096 370 5312 273280 72.1471 55.6623 4771.68 1675.48 6575.08 6575.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 0.000512 1024 410 704 32256 1.43734 1.86717 17.3727 101.289 122.037 122.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 3.2e-05 2048 195 1152 491008 120.596 56.1524 1024.6 1672.86 2874.4 2874.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000512 512 140 1344 21504 2.13574 0.919552 14.1223 49.158 66.4922 66.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 0.000512 512 150 256 25984 1.57658 0.82128 3.45859 26.0648 32.0489 32.1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 3.2e-05 1024 110 576 526848 56.0962 26.9001 283.095 836.599 1202.87 1203.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1740 0.001024 2048 380 832 16968 1.65069 21.8622 52.1082 75.6733 75.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 6.4e-05 512 260 2240 290304 11.8588 6.73782 246.598 209.344 474.693 474.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 0.000256 512 100 1408 74928 1.45715 1.71008 32.3199 71.6387 107.199 107.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 0.000512 512 430 704 32928 1.15642 0.818336 8.13334 25.9402 36.148 36.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 6.4e-05 4096 370 5312 272832 72.4205 55.7302 4021.23 1673.39 5822.87 5822.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 0.000512 1024 410 704 31920 1.44144 1.87834 14.6847 100.159 118.234 118.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 3.2e-05 2048 195 1152 489216 121.375 56.0681 863.49 1672.96 2714.09 2714.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000512 512 140 1344 21504 2.18506 0.925696 11.7954 49.1971 64.2589 64.3769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 0.000512 512 150 256 25536 1.55146 0.798784 3.08275 25.5054 31.0681 31.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 3.2e-05 1024 110 576 526848 56.1855 26.9218 240.526 838.899 1162.72 1162.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1740 0.001024 2048 380 832 17024 1.6559 19.2936 52.417 73.4215 73.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 6.4e-05 512 260 2240 290304 11.8043 6.7113 216.878 209.417 444.967 445.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 0.000256 512 100 1408 74368 1.44384 1.69955 28.0218 79.6584 110.897 110.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 0.000512 512 430 704 33152 1.1543 0.825504 7.33517 26.1332 35.5459 35.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 6.4e-05 4096 370 5312 272384 72.0625 55.5898 3521.9 1673.93 5323.59 5323.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 0.000512 1024 410 704 31808 1.43565 1.85952 12.9212 100.095 116.384 116.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 3.2e-05 2048 195 1152 487424 121.209 55.9288 754.508 1673.37 2605.2 2605.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000512 512 140 1344 17920 2.23571 0.867168 8.75638 47.0037 59.022 59.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 0.000512 512 150 256 25088 1.56058 0.800512 2.66461 25.5434 30.7012 30.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 3.2e-05 1024 110 576 523264 56.3546 26.8688 209.886 836.966 1130.26 1130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1740 0.001024 2048 380 832 16800 1.65683 17.0843 51.9559 70.7499 70.8086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 6.4e-05 512 260 2240 286720 11.7856 6.67162 190.355 207.608 416.578 416.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 0.000256 512 100 1408 75040 1.46173 1.70976 25.0606 80.3492 108.654 108.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 0.000512 512 430 704 32480 1.16048 0.814368 6.30861 25.8671 34.2554 34.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 6.4e-05 4096 370 5312 272160 72.4045 55.6957 3125.48 1671.49 4925.19 4925.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 0.000512 1024 410 704 31920 1.43974 1.88006 11.5611 101.362 116.318 116.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 3.2e-05 2048 195 1152 483840 120.437 55.6214 672.863 1658.76 2507.87 2508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 0.000512 512 140 1344 17920 2.24429 0.871296 8.04563 47.0396 58.359 58.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 0.000512 512 150 256 24640 1.59475 0.815104 2.67418 25.8827 31.0972 31.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 3.2e-05 1024 110 576 519680 56.0007 26.6672 185.723 829.563 1098.15 1098.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1740 0.001024 2048 380 832 17216 1.66243 39.3018 52.4968 93.514 93.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 6.4e-05 512 260 2240 291840 11.7683 6.71338 441.29 209.612 669.537 669.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 0.000256 512 100 1408 75136 1.44995 1.70598 57.386 81.1503 141.764 141.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 0.000512 512 430 704 33536 1.15907 0.83104 14.9391 26.2807 43.3103 43.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 6.4e-05 4096 370 5312 273408 72.1304 55.5917 7337.76 1675.55 9141.14 9141.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 0.000512 1024 410 704 32384 1.44064 1.87597 26.8164 101.442 131.647 131.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 3.2e-05 2048 195 1152 491520 120.666 56.0374 1590.94 1679.86 3447.69 3447.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000512 512 140 1344 23552 2.00234 0.957536 22.4913 51.0234 76.6295 76.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 0.000512 512 150 256 26624 1.57987 0.832768 5.32499 26.2955 34.162 34.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 3.2e-05 1024 110 576 528384 56.0257 26.8838 445.253 837.791 1366.14 1366.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1740 0.001024 2048 380 832 17152 1.6649 26.6842 52.5022 80.9036 80.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 6.4e-05 512 260 2240 290816 11.7378 6.70925 284.866 208.998 512.467 512.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 0.000256 512 100 1408 75008 1.45101 1.70467 37.4091 81.0085 121.645 121.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 0.000512 512 430 704 33280 1.15712 0.834624 10.0072 26.3278 38.4249 38.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 6.4e-05 4096 370 5312 273408 72.1551 55.5795 4907.97 1676.2 6712.02 6712.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 0.000512 1024 410 704 32256 1.44384 1.88499 18.0714 101.529 123.002 123.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 3.2e-05 2048 195 1152 487424 121.08 55.9213 1065.33 1670.38 2912.9 2913.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000512 512 140 1344 22528 2.13059 0.960512 14.3948 51.0661 68.7092 68.8249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 0.000512 512 150 256 26624 1.58541 0.833088 3.81683 26.3394 32.7052 32.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 3.2e-05 1024 110 576 524288 56.0698 26.8223 296.93 839.468 1219.48 1219.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1740 0.001024 2048 380 832 17088 1.66093 23.2185 52.5398 77.4726 77.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 6.4e-05 512 260 2240 288768 11.7598 6.6903 231.477 208.525 458.614 458.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 0.000256 512 100 1408 74496 1.44867 1.70563 30.5515 60.6173 94.3951 94.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 0.000512 512 430 704 33024 1.1553 0.820032 8.35274 26.0445 36.4743 36.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 6.4e-05 4096 370 5312 272640 72.1654 55.5978 4052.02 1675.05 5854.94 5855.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 0.000512 1024 410 704 32256 1.4377 1.88006 15.1552 101.489 120.035 120.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 3.2e-05 2048 195 1152 485376 120.718 55.681 880.456 1666.33 2723.38 2723.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000512 512 140 1344 21504 2.07802 0.899104 11.533 47.6786 62.35 62.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 0.000512 512 150 256 26112 1.58243 0.820704 2.8888 26.057 31.4769 31.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 3.2e-05 1024 110 576 522240 55.9315 26.7578 243.807 833.401 1160.08 1160.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1740 0.001024 2048 380 832 16896 1.65478 20.3878 52.2001 74.2967 74.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 6.4e-05 512 260 2240 290816 11.7494 6.71334 208.091 209.279 435.99 436.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 0.000256 512 100 1408 74752 1.45818 1.70378 27.4556 78.9119 109.603 109.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 0.000512 512 430 704 31744 1.15078 0.810496 7.31917 25.7458 35.125 35.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 6.4e-05 4096 370 5312 272384 72.0153 55.5581 3694.45 1672.68 5494.8 5494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 0.000512 1024 410 704 31744 1.42746 1.86323 13.81 100.006 117.179 117.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 3.2e-05 2048 195 1152 483328 121.949 55.882 807.689 1673.99 2659.71 2659.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000512 512 140 1344 20480 2.15635 0.90112 9.75571 47.7191 60.6886 60.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 0.000512 512 150 256 24576 1.53072 0.782336 2.87571 25.0741 30.3934 30.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 3.2e-05 1024 110 576 524288 56.0914 26.8229 226.588 836.19 1145.89 1146.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1740 0.001024 2048 380 832 16960 1.66339 19.9392 52.5044 74.1605 74.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 6.4e-05 512 260 2240 286720 11.5942 6.62307 189.459 206.381 414.211 414.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 0.000256 512 100 1408 74240 1.44589 1.70243 25.2284 79.7932 108.242 108.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 0.000512 512 430 704 32000 1.15962 0.825248 6.8897 26.1113 35.0859 35.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 6.4e-05 4096 370 5312 271360 72.1465 55.5459 3391.76 1670.29 5189.86 5189.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 0.000512 1024 410 704 31360 1.4319 1.85958 12.6299 100.051 116.046 116.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 3.2e-05 2048 195 1152 491520 120.747 56.0615 756.942 1676.4 2610.34 2610.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000512 512 140 1344 20480 2.12874 0.874496 9.34131 47.0652 59.5684 59.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 0.000512 512 150 256 25600 1.59619 0.824576 2.99373 26.124 31.6684 31.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 3.2e-05 1024 110 576 522240 56.6591 26.8867 207.06 838.433 1129.23 1129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1740 0.001024 2048 380 832 16896 1.6592 18.6629 52.4959 72.8705 72.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 6.4e-05 512 260 2240 282624 11.7698 6.62528 172.248 206.401 397.198 397.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 0.000256 512 100 1408 74496 1.45203 1.70598 23.1814 79.8611 106.27 106.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 0.000512 512 430 704 32256 1.16237 0.825408 6.66445 26.155 34.9048 34.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 6.4e-05 4096 370 5312 271872 72.2399 55.5787 3197.36 1674.49 4999.78 4999.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 0.000512 1024 410 704 31488 1.4368 1.86282 12.1756 100.132 115.678 115.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 3.2e-05 2048 195 1152 479232 119.721 55.1731 702.648 1650.51 2528.23 2528.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 0.000512 512 140 1344 18432 2.3007 0.907264 7.56403 48.8329 59.7659 59.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 0.000512 512 150 256 24576 1.54592 0.786432 2.62 25.1351 30.2151 30.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 3.2e-05 1024 110 576 516096 55.7294 26.4436 195.962 824.499 1102.82 1102.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1740 0.001024 2048 380 896 17088 1.66896 36.3059 52.538 90.562 90.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 6.4e-05 512 260 2304 291584 11.8042 6.72154 397.112 209.778 625.569 625.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1580 0.000256 512 100 1408 75360 1.44973 1.7096 49.8121 83.0638 136.106 136.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1790 0.000512 512 430 768 33536 1.15478 0.832288 13.4575 26.3562 41.9027 41.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1630 6.4e-05 4096 370 5376 273152 72.2291 55.6421 6514.61 1677.58 8320.17 8320.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1500 0.000512 1024 410 768 31488 1.45616 1.88624 39.1967 101.593 144.205 144.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 930 3.2e-05 2048 195 1152 468992 126.795 56.0268 2534.12 1676.94 4394.07 4394.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 600 0.000512 512 140 1408 23808 1.99437 0.935872 20.0413 51.0002 74.1256 74.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 750 0.000512 512 150 256 22272 1.68499 0.831776 5.94554 26.3724 34.958 35.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 820 3.2e-05 1024 110 640 514560 58.2255 26.9077 714.365 838.619 1638.31 1638.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1740 0.001024 2048 380 896 17056 1.66666 40.2997 52.4413 94.4616 94.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 6.4e-05 512 260 2304 291328 11.7996 6.71133 433.247 209.572 661.489 661.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1580 0.000256 512 100 1408 75328 1.44998 1.70598 55.0244 80.9127 139.168 139.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 0.000512 512 430 768 33408 1.15424 0.831488 14.9757 26.2572 43.3172 43.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 6.4e-05 4096 370 5376 273152 72.0475 55.5705 7262.78 1675.97 9066.48 9066.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 0.000512 1024 410 768 31424 1.43974 1.88189 28.208 101.481 133.086 133.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 3.2e-05 2048 195 1152 468992 125.711 56.0594 1550.14 1675.39 3407.5 3407.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 0.000512 512 140 1408 23552 2.00102 0.950848 23.09 50.9817 77.1787 77.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 750 0.000512 512 150 256 22016 1.67699 0.832672 4.43754 26.2671 33.3396 33.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 3.2e-05 1024 110 640 514048 57.5645 26.8778 460.681 837.81 1383.12 1383.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1740 0.001024 2048 380 896 17024 1.66502 27.1795 52.4982 81.3933 81.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 6.4e-05 512 260 2304 290816 11.8271 6.71744 294.892 209.813 523.407 523.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1580 0.000256 512 100 1408 75136 1.44867 1.70202 37.2144 81.6581 122.095 122.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 0.000512 512 430 768 33280 1.15907 0.831008 10.0437 26.3038 38.4348 38.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 6.4e-05 4096 370 5376 272896 72.1347 55.6064 4696.09 1677.13 6501.07 6501.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 0.000512 1024 410 768 31360 1.43978 1.872 18.6378 101.488 123.51 123.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 3.2e-05 2048 195 1152 468992 125.898 56.0968 1058.15 1678.7 2919.04 2919.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 0.000512 512 140 1408 23552 2.04282 0.935936 15.325 51.0271 69.4869 69.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 750 0.000512 512 150 256 22016 1.68083 0.82944 5.3527 26.317 34.3047 34.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 820 3.2e-05 1024 110 640 514048 57.639 26.878 306.449 850.275 1241.43 1241.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1740 0.001024 2048 380 896 16992 1.66643 22.9059 52.4505 77.0768 77.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 6.4e-05 512 260 2304 290304 11.8114 6.71562 240.091 209.322 468.093 468.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1580 0.000256 512 100 1408 75072 1.44794 1.70778 30.5785 66.7397 100.546 100.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 0.000512 512 430 768 33024 1.15926 0.82928 8.54448 26.2183 36.8513 36.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 6.4e-05 4096 370 5376 272640 72.0119 55.6032 3836.95 1675.29 5639.96 5640.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 0.000512 1024 410 768 31104 1.43565 1.8679 14.8481 101.314 119.539 119.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 930 3.2e-05 2048 195 1152 466944 126.012 55.9502 894.238 1673 2749.38 2749.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 0.000512 512 140 1408 23040 2.16208 0.924064 12.5031 49.6411 65.3854 65.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 750 0.000512 512 150 256 21504 1.6705 0.81728 4.98394 25.9735 33.5773 33.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 820 3.2e-05 1024 110 640 513024 57.6484 26.8617 252.889 848.829 1186.42 1186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1740 0.001024 2048 380 896 16896 1.66298 19.9572 52.2688 73.941 74.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 6.4e-05 512 260 2304 288768 11.8105 6.7072 212.79 208.961 440.427 440.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1580 0.000256 512 100 1408 75008 1.44778 1.70467 26.9987 82.1668 112.39 112.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 0.000512 512 430 768 33280 1.16122 0.833152 7.25907 26.3208 35.6744 35.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 6.4e-05 4096 370 5376 272896 72.1665 55.6103 3426 1675.84 5229.72 5229.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 0.000512 1024 410 768 31232 1.44554 1.88282 13.5694 101.52 118.49 118.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 930 3.2e-05 2048 195 1152 466944 126.113 55.8698 2077.49 1670.03 3929.7 3929.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 0.000512 512 140 1408 22528 2.22947 0.938688 11.1224 51.0491 65.4932 65.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 750 0.000512 512 150 256 21504 1.69984 0.831776 5.09075 26.3402 34.091 34.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 820 3.2e-05 1024 110 640 512000 57.62 26.8233 229.997 835.206 1149.83 1149.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1740 0.001024 2048 380 896 16800 1.66234 18.0482 52.1479 71.9123 71.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 6.4e-05 512 260 2304 289280 11.8911 6.71498 196.355 209.876 424.997 425.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1580 0.000256 512 100 1408 74880 1.44998 1.70403 24.8214 82.3248 110.371 110.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 0.000512 512 430 768 32640 1.15581 0.82048 6.62918 26.0218 34.7266 34.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 6.4e-05 4096 370 5376 272640 72.1153 55.5851 3129.84 1677.64 4935.28 4935.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 0.000512 1024 410 768 31040 1.43741 1.87366 12.5986 101.359 117.336 117.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 930 3.2e-05 2048 195 1152 465920 126.795 56.0353 2067.94 1679.33 3930.29 3930.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 0.000512 512 140 1408 23040 2.20749 0.927008 10.6773 49.6997 63.671 63.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 750 0.000512 512 150 256 20480 1.70214 0.817696 4.72861 26.0348 33.4147 33.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 820 3.2e-05 1024 110 640 512000 57.8494 26.8819 215.267 838.715 1138.9 1139.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1740 0.001024 2048 380 896 16896 1.66896 18.3882 52.4524 72.5588 72.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 6.4e-05 512 260 2304 288768 11.7579 6.68467 180.526 208.415 407.539 407.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1580 0.000256 512 100 1408 74496 1.44195 1.70189 22.7259 80.6727 106.614 106.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 0.000512 512 430 768 32256 1.15616 0.8192 6.27878 26.0241 34.3785 34.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 6.4e-05 4096 370 5376 271872 72.2374 55.5971 2891.77 1673.73 4693.43 4693.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 0.000512 1024 410 768 31104 1.44141 1.88006 11.8659 101.452 116.711 116.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 930 3.2e-05 2048 195 1152 460800 126.804 55.6667 2029.45 1666.5 3878.62 3878.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 0.000512 512 140 1408 21504 2.14406 0.88208 9.70304 47.6388 60.5274 60.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 750 0.000512 512 150 256 21504 1.67578 0.82016 5.18077 26.0413 33.8541 33.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 820 3.2e-05 1024 110 640 509952 57.4374 26.7287 204.308 832.6 1121.26 1121.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1740 0.001024 2048 380 896 16800 1.66093 15.9004 52.2676 69.8819 69.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 6.4e-05 512 260 2304 290304 11.8171 6.71334 171.125 209.357 399.173 399.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1580 0.000256 512 100 1408 74368 1.44618 1.69747 21.3156 80.9192 105.452 105.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 0.000512 512 430 768 32256 1.15558 0.827712 6.1544 26.1287 34.3675 34.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 6.4e-05 4096 370 5376 272384 72.104 55.5904 2717.73 1673.51 4519.04 4519.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 0.000512 1024 410 768 30912 1.42912 1.86214 11.6179 100.085 115.065 115.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 930 3.2e-05 2048 195 1152 465920 126.685 55.9372 2046.46 1673.79 3903.06 3903.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 0.000512 512 140 1408 17920 2.23507 0.848512 7.40218 46.982 57.6274 57.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 750 0.000512 512 150 256 19712 1.67824 0.801248 5.47254 25.5383 33.6232 33.7342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 820 3.2e-05 1024 110 640 508928 58.164 26.8657 201.509 836.563 1123.29 1123.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1740 0.001024 2048 380 896 16640 1.65453 15.1197 51.9167 68.7421 68.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 6.4e-05 512 260 2304 286720 11.934 6.71021 160.273 209.011 388.09 388.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1580 0.000256 512 100 1408 74752 1.45203 1.70515 20.5568 82.004 105.79 105.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 0.000512 512 430 768 31744 1.14973 0.807744 5.48381 25.7203 33.2622 33.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 6.4e-05 4096 370 5376 271360 72.1785 55.5526 2581.88 1670.92 4380.64 4380.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 0.000512 1024 410 768 30720 1.43155 1.85619 10.2633 99.9492 113.571 113.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 930 3.2e-05 2048 195 1152 466944 126.449 55.8855 2327.62 1671.1 4181.25 4181.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 0.000512 512 140 1408 20480 2.21293 0.882688 8.02877 47.6732 58.9516 59.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 750 0.000512 512 150 256 18432 1.66995 0.780288 5.07363 25.046 32.696 32.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 820 3.2e-05 1024 110 640 507904 58.3479 26.8305 585.183 835.224 1505.78 1505.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1740 0.001024 2048 380 840 17024 1.6671 14.2898 52.4777 68.4903 68.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 6.4e-05 512 260 2220 290304 11.8134 6.71414 151.094 209.412 379.19 379.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1580 0.000256 512 100 1440 74368 1.44794 1.70291 20.2583 79.9158 103.397 103.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1790 0.000512 512 430 720 33152 1.1601 0.825344 5.34102 26.1325 33.5537 33.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1630 6.4e-05 4096 370 5280 273280 71.9524 55.597 2478.46 1673.9 4280.01 4280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1500 0.000512 1024 410 720 31808 1.43389 1.85795 37.851 100.096 141.311 141.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 930 3.2e-05 2048 195 1140 487424 122.14 56.0394 2437.98 1673.35 4289.7 4289.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 600 0.000512 512 140 1320 21504 2.08333 0.852992 7.45958 47.0112 57.5577 57.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 750 0.000512 512 150 300 25088 1.55491 0.802816 7.37075 25.5413 35.3988 35.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 820 3.2e-05 1024 110 600 508928 58.558 26.8678 664.646 836.882 1587.15 1587.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1740 0.001024 2048 380 832 17024 1.65645 14.0554 52.4482 68.2132 68.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 6.4e-05 512 260 2240 290304 11.8004 6.71142 148.812 209.548 377.028 377.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1580 0.000256 512 100 1408 74368 1.44589 1.69984 19.1779 80.5627 102.956 103.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 0.000512 512 430 704 33152 1.15674 0.825504 5.12563 26.15 33.3555 33.4477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1630 6.4e-05 4096 370 5312 272384 72.0855 55.599 2442.42 1675.02 4245.23 4245.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1500 0.000512 1024 410 704 31808 1.43034 1.85747 36.2769 100.128 139.767 139.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 930 3.2e-05 2048 195 1152 487424 122.27 55.9015 2366.01 1674.53 4218.91 4219.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 0.000512 512 140 1344 17920 2.23472 0.853952 6.15853 47.0244 56.4283 56.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 750 0.000512 512 150 256 25088 1.5553 0.800928 6.50845 25.5597 34.5507 34.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 820 3.2e-05 1024 110 576 523264 56.8482 26.8638 635.077 837.332 1556.31 1556.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1740 0.001024 2048 380 850 16800 1.65869 14.5692 52.0876 68.3708 68.4331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 6.4e-05 512 260 2250 286720 11.7997 6.6744 152.396 207.704 378.736 378.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1580 0.000256 512 100 1400 75040 1.46038 1.71629 19.7561 79.3277 102.333 102.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1790 0.000512 512 430 700 32480 1.15507 0.813568 5.02253 25.8652 32.9576 33.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1630 6.4e-05 4096 370 5300 272160 72.3971 55.6851 2495.21 1671.53 4294.93 4295.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1500 0.000512 1024 410 700 31920 1.44547 1.88029 37.9128 101.366 142.68 142.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 930 3.2e-05 2048 195 1150 474880 123.233 55.4879 2388.36 1658.89 4226.17 4226.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 600 0.000512 512 140 1300 17920 2.24179 0.854336 6.35114 47.0516 56.6578 56.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 750 0.000512 512 150 250 26880 1.548 0.816768 7.00387 25.8802 35.3757 35.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 820 3.2e-05 1024 110 600 519680 56.5138 26.6689 680.318 829.63 1593.33 1593.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1740 0.001024 2048 380 864 16800 1.66093 14.7825 52.2332 68.7291 68.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 6.4e-05 512 260 2208 286720 11.7983 6.67299 149.644 207.787 376.061 376.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1580 0.000256 512 100 1392 75040 1.45818 1.70819 19.7237 79.5234 102.484 102.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1790 0.000512 512 430 720 32480 1.15443 0.817152 5.23181 25.8883 33.1871 33.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1630 6.4e-05 4096 370 5280 272160 72.4166 55.7019 2474.53 1672.95 4275.7 4275.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1500 0.000512 1024 410 720 31920 1.44755 1.87939 39.3339 101.409 144.143 144.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 930 3.2e-05 2048 195 1152 474880 123.321 55.5966 2416.3 1660.24 4255.64 4255.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 600 0.000512 512 140 1296 17920 2.24006 0.852288 6.21382 47.0716 56.531 56.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 750 0.000512 512 150 288 26880 1.54195 0.817472 7.73434 25.9028 36.1278 36.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 820 3.2e-05 1024 110 576 519680 56.5117 26.7407 671.927 830.34 1585.71 1585.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1740 0.001024 2048 380 832 17152 1.66061 16.0973 52.5052 70.313 70.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 6.4e-05 512 260 2208 290816 11.7397 6.71053 171.132 209.002 398.74 398.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1580 0.000256 512 100 1408 75008 1.4481 1.7119 22.5045 78.9918 104.727 104.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1790 0.000512 512 430 704 33280 1.15728 0.836896 5.77728 26.3292 34.2006 34.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1630 6.4e-05 4096 370 5280 273408 72.1626 55.5979 2873.32 1676.16 4677.34 4677.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1500 0.000512 1024 410 704 32256 1.45165 1.88182 37.2002 101.532 142.139 142.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 930 3.2e-05 2048 195 1120 491520 121.172 55.8466 2326.49 1671.44 4175.14 4175.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 600 0.000512 512 140 1312 24576 2.16902 0.942464 9.05386 51.0763 63.3952 63.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 750 0.000512 512 150 256 26624 1.58192 0.83344 6.7055 26.3392 35.5903 35.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 820 3.2e-05 1024 110 576 528384 56.3757 27.1243 642.421 835.368 1561.48 1561.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1740 0.001024 2048 380 832 16800 1.66013 23.0502 52.4908 77.2539 77.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 6.4e-05 512 260 2208 284160 11.7144 6.62938 254.303 206.456 479.259 479.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1580 0.000256 512 100 1408 73920 1.4375 1.69363 33.962 62.3454 99.5101 99.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 0.000512 512 430 704 32640 1.16208 0.830528 8.43066 26.2132 36.738 36.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 6.4e-05 4096 370 5280 270720 72.1221 55.5445 4274.52 1670.93 6073.22 6073.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1500 0.000512 1024 410 704 31680 1.4359 1.86877 51.3895 101.308 156.076 156.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 930 3.2e-05 2048 195 1120 476160 120.418 55.3221 3231.17 1649.03 5056.13 5056.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 0.000512 512 140 1312 23040 2.0249 0.93424 12.8304 50.9714 66.9151 67.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 750 0.000512 512 150 256 26880 1.56506 0.831168 9.60374 26.2247 38.352 38.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 820 3.2e-05 1024 110 576 522240 55.1508 26.4452 850.119 824.602 1756.51 1756.67
