I 000049 55 3073          1586524678633 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1586524678632 2020.04.10 16:17:58)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586524665644)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal SEL1 ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 3074          1586689998280 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1586689998279 2020.04.12 14:13:18)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586689998215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1794          1586693206833 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1586693206847 2020.04.12 15:06:46)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni (_string \"11000"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(2)(4)(5)(3))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000049 55 1781          1586693525848 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1586693525847 2020.04.12 15:12:05)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(4)(2)(3)(5))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000049 55 1781          1586696817876 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1586696817876 2020.04.12 16:06:57)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(2)(4)(3)(5))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 2763          1586696824041 spalare
(_unit VHDL (sp_princ 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1586696824041 2020.04.12 16:07:04)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586696823872)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(8)(5)(7)(6)(4))(_sensitivity(3)(1)(0)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000048 55 2763          1586696907655 spalare
(_unit VHDL (sp_princ 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1586696907655 2020.04.12 16:08:27)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586696823872)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(6)(8)(5)(7)(4))(_sensitivity(1)(2)(0)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000048 55 1748          1586700300700 MUXAfis
(_unit VHDL (mux 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1586700300706 2020.04.12 17:05:00)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586700300629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(3)(1)(2)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2035          1586701505787 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1586701505787 2020.04.12 17:25:05)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5)(6))(_sensitivity(3)(1)(2))(_read(7)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 1 -1
  )
)
I 000044 55 2149          1586702323397 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1586702323396 2020.04.12 17:38:43)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(2)(3)(1))(_read(7)(0)(4)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1586702559337 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1586702559336 2020.04.12 17:42:39)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(1)(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000049 55 3074          1586703233157 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1586703233157 2020.04.12 17:53:53)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586689998215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000045 55 2122          1586784373148 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1586784373148 2020.04.13 16:26:13)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000047 55 1831          1586784446921 afisor
(_unit VHDL (afisare 0 4 (afisor 0 9 ))
  (_version v33)
  (_time 1586784446920 2020.04.13 16:27:26)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784446888)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afisor 1 -1
  )
)
I 000045 55 930           1586784492171 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1586784492171 2020.04.13 16:28:12)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000048 55 1989          1586784529476 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1586784529476 2020.04.13 16:28:49)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(7)(3)(6)(4)(5))(_sensitivity(1)(2)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000049 55 3074          1586784599294 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1586784599294 2020.04.13 16:29:59)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586689998215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1586784599472 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1586784599471 2020.04.13 16:29:59)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(5)(3)(2)(4)(6))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1586784599624 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1586784599623 2020.04.13 16:29:59)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(7)(3)(4)(6)(5))(_sensitivity(2)(1)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2763          1586784599794 spalare
(_unit VHDL (sp_princ 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1586784599794 2020.04.13 16:29:59)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586696823872)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(4)(5)(8)(6)(7))(_sensitivity(3)(2)(0)(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000048 55 1748          1586784599939 MUXAfis
(_unit VHDL (mux 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1586784599938 2020.04.13 16:29:59)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586700300629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(1)(3)(0)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1586784600098 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1586784600097 2020.04.13 16:30:00)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(7))(_sensitivity(3)(1)(2))(_read(0)(4)(7)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1586784600266 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1586784600265 2020.04.13 16:30:00)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 2122          1586784600413 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1586784600412 2020.04.13 16:30:00)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000047 55 1831          1586784600560 afisor
(_unit VHDL (afisare 0 4 (afisor 0 9 ))
  (_version v33)
  (_time 1586784600560 2020.04.13 16:30:00)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784446888)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afisor 1 -1
  )
)
I 000045 55 930           1586784600709 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1586784600708 2020.04.13 16:30:00)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000053 55 1937          1586784600878 Suplimentara
(_unit VHDL (clatire_suplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1586784600877 2020.04.13 16:30:00)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784600835)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(7)(3)(5)(4)(6))(_sensitivity(1)(0)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1586784601048 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1586784601048 2020.04.13 16:30:01)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(5)(7)(4)(6)(8))(_sensitivity(1)(0)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000052 55 2804          1588508136673 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588508136673 2020.05.03 15:15:36)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(6)(4)(8)(5)(7))(_sensitivity(0)(2)(1)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000049 55 3074          1588517345966 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588517345967 2020.05.03 17:49:05)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586689998215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588517346226 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588517346225 2020.05.03 17:49:06)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(2)(5)(6))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588517346392 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588517346391 2020.05.03 17:49:06)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0)(1)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2763          1588517346550 spalare
(_unit VHDL (sp_princ 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588517346550 2020.05.03 17:49:06)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586696823872)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(4)(5)(6)(7)(8))(_sensitivity(1)(2)(0)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000053 55 1937          1588517346706 Suplimentara
(_unit VHDL (clatire_suplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588517346706 2020.05.03 17:49:06)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784600835)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(6)(3)(4)(5)(7))(_sensitivity(0)(1)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588517346865 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588517346865 2020.05.03 17:49:06)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(6)(5)(4)(7)(8))(_sensitivity(0)(2)(1)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
V 000048 55 1748          1588517347022 MUXAfis
(_unit VHDL (mux 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588517347021 2020.05.03 17:49:07)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586700300629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588517347180 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588517347179 2020.05.03 17:49:07)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(7))(_sensitivity(1)(3)(2))(_read(0)(4)(7)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1588517347338 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1588517347337 2020.05.03 17:49:07)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 930           1588517347495 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588517347494 2020.05.03 17:49:07)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588517347655 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588517347655 2020.05.03 17:49:07)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
V 000047 55 1831          1588517347847 afisor
(_unit VHDL (afisare 0 4 (afisor 0 9 ))
  (_version v33)
  (_time 1588517347846 2020.05.03 17:49:07)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784446888)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afisor 1 -1
  )
)
V 000047 55 1452          1588517374745 divide
(_unit VHDL (divizor_de_frecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588517374745 2020.05.03 17:49:34)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588517329516)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5507          1588518665005 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588518665004 2020.05.03 18:11:05)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal LOAD ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((LOAD)(I))
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(timp(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(timp(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000051 55 5507          1588518673655 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588518673655 2020.05.03 18:11:13)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal LOAD ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((LOAD)(I))
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(timp(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(timp(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000051 55 5547          1588518746302 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588518746301 2020.05.03 18:12:26)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000047 55 1450          1588518750414 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588518750413 2020.05.03 18:12:30)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000045 55 1830          1588519361762 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588519361762 2020.05.03 18:22:41)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000046 55 5546          1588519470560 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588519470560 2020.05.03 18:24:30)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 5546          1588519476695 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588519476695 2020.05.03 18:24:36)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000049 55 3074          1588519523326 SELECTIE
(_unit VHDL (sel_mod 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588519523325 2020.05.03 18:25:23)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586689998215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588519523501 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588519523500 2020.05.03 18:25:23)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(5)(4)(6))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588519523656 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588519523656 2020.05.03 18:25:23)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(7)(3)(4)(6)(5))(_sensitivity(2)(0)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
V 000048 55 2763          1588519523801 spalare
(_unit VHDL (sp_princ 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588519523801 2020.05.03 18:25:23)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586696823872)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(8)(5)(4)(7)(6))(_sensitivity(2)(3)(0)(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000053 55 1937          1588519523969 Suplimentara
(_unit VHDL (clatire_suplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588519523968 2020.05.03 18:25:23)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784600835)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(7)(4)(6)(3)(5))(_sensitivity(0)(2)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588519524172 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588519524172 2020.05.03 18:25:24)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(5)(8)(4)(6)(7))(_sensitivity(0)(2)(3)(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000048 55 1753          1588519524323 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588519524322 2020.05.03 18:25:24)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(3)(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588519524483 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588519524482 2020.05.03 18:25:24)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(3))(_read(7)(0)(4)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1588519524629 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1588519524628 2020.05.03 18:25:24)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 930           1588519524763 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588519524762 2020.05.03 18:25:24)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588519524899 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588519524899 2020.05.03 18:25:24)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000045 55 1830          1588519525035 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588519525034 2020.05.03 18:25:25)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000047 55 1450          1588519525183 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588519525183 2020.05.03 18:25:25)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5547          1588519525340 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588519525339 2020.05.03 18:25:25)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(3)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000046 55 5585          1588519525476 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588519525475 2020.05.03 18:25:25)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 5585          1588519552808 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588519552808 2020.05.03 18:25:52)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 3082          1588520058184 SELECTIE
(_unit VHDL (selectaremodmux 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588520058183 2020.05.03 18:34:18)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058100)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588520058397 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588520058396 2020.05.03 18:34:18)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4)(5)(6))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588520058546 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588520058545 2020.05.03 18:34:18)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(7)(3)(5)(4)(6))(_sensitivity(0)(2)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2773          1588520058693 spalare
(_unit VHDL (spalare_principala 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588520058693 2020.05.03 18:34:18)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058657)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(8)(4)(7)(5)(6)(9))(_sensitivity(1)(2)(0)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000053 55 1937          1588520058861 Suplimentara
(_unit VHDL (clatire_suplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588520058861 2020.05.03 18:34:18)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784600835)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(4)(3)(7))(_sensitivity(0)(1)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588520059010 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588520059010 2020.05.03 18:34:19)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(7)(8)(4)(6)(9))(_sensitivity(0)(3)(2)(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000048 55 1753          1588520059156 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588520059155 2020.05.03 18:34:19)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(3)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588520059319 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588520059319 2020.05.03 18:34:19)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(2)(3)(1))(_read(7)(0)(4)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1588520059473 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1588520059473 2020.05.03 18:34:19)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 930           1588520059628 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588520059627 2020.05.03 18:34:19)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588520059774 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588520059774 2020.05.03 18:34:19)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000045 55 1830          1588520059925 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588520059925 2020.05.03 18:34:19)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000047 55 1450          1588520060094 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588520060093 2020.05.03 18:34:20)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5547          1588520060238 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588520060237 2020.05.03 18:34:20)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000046 55 5585          1588520060385 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588520060384 2020.05.03 18:34:20)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 3082          1588520257819 SELECTIE
(_unit VHDL (selectaremodmux 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588520257819 2020.05.03 18:37:37)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058100)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588520257984 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588520257983 2020.05.03 18:37:37)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(2)(3)(4)(5))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588520258137 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588520258136 2020.05.03 18:37:38)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(7)(3)(4)(6)(5))(_sensitivity(1)(0)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2773          1588520258288 spalare
(_unit VHDL (spalare_principala 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588520258288 2020.05.03 18:37:38)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058657)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(8)(7)(6)(4)(5))(_sensitivity(3)(1)(2)(0))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
V 000053 55 1937          1588520258442 Suplimentara
(_unit VHDL (clatire_suplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588520258442 2020.05.03 18:37:38)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784600835)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(6)(5)(4)(3)(7))(_sensitivity(2)(1)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588520258592 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588520258591 2020.05.03 18:37:38)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(8)(6)(7)(4)(5))(_sensitivity(0)(3)(1)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000048 55 1753          1588520258735 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588520258734 2020.05.03 18:37:38)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(2)(3)(0)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588520258883 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588520258883 2020.05.03 18:37:38)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(1)(3)(2))(_read(7)(4)(0)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000044 55 1104          1588520259030 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1588520259029 2020.05.03 18:37:39)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 930           1588520259176 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588520259175 2020.05.03 18:37:39)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588520259312 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588520259312 2020.05.03 18:37:39)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000045 55 1830          1588520259459 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588520259458 2020.05.03 18:37:39)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000047 55 1450          1588520259604 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588520259603 2020.05.03 18:37:39)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5547          1588520259755 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588520259755 2020.05.03 18:37:39)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000046 55 5585          1588520259904 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588520259903 2020.05.03 18:37:39)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 17092         1588520305523 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520305522 2020.05.03 18:38:25)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17092         1588520311716 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520311715 2020.05.03 18:38:31)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17092         1588520341683 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520341682 2020.05.03 18:39:01)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000053 55 1936          1588520351331 Suplimentara
(_unit VHDL (clatiresuplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588520351330 2020.05.03 18:39:11)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520351185)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(7)(4)(6)(5)(3))(_sensitivity(0)(2)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000063 55 17092         1588520380485 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520380484 2020.05.03 18:39:40)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000049 55 3082          1588520419442 SELECTIE
(_unit VHDL (selectaremodmux 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588520419441 2020.05.03 18:40:19)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058100)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588520419612 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588520419612 2020.05.03 18:40:19)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(3)(2)(4)(5))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588520419757 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588520419757 2020.05.03 18:40:19)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(7)(6)(5))(_sensitivity(1)(2)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2773          1588520419905 spalare
(_unit VHDL (spalare_principala 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588520419905 2020.05.03 18:40:19)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058657)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(5)(4)(7)(6)(8))(_sensitivity(0)(1)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000053 55 1936          1588520420061 Suplimentara
(_unit VHDL (clatiresuplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588520420061 2020.05.03 18:40:20)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520351185)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(7)(5)(3)(4)(6))(_sensitivity(2)(0)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588520420209 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588520420209 2020.05.03 18:40:20)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(4)(5)(6)(8)(7))(_sensitivity(0)(3)(1)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000048 55 1753          1588520420354 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588520420354 2020.05.03 18:40:20)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(0)(3)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588520420502 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588520420502 2020.05.03 18:40:20)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(3))(_read(7)(0)(4)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
V 000044 55 1104          1588520420649 Or4
(_unit VHDL (or_4 0 4 (or4 0 10 ))
  (_version v33)
  (_time 1588520420648 2020.05.03 18:40:20)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586702559249)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or4 1 -1
  )
)
I 000045 55 930           1588520420796 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588520420796 2020.05.03 18:40:20)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588520420953 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588520420953 2020.05.03 18:40:20)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000045 55 1830          1588520421089 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588520421089 2020.05.03 18:40:21)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000047 55 1450          1588520421239 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588520421238 2020.05.03 18:40:21)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5547          1588520421394 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588520421393 2020.05.03 18:40:21)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000046 55 5585          1588520421566 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588520421565 2020.05.03 18:40:21)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 17092         1588520421648 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520421648 2020.05.03 18:40:21)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17092         1588520490052 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520490052 2020.05.03 18:41:30)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR_4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR_2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR_4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR_4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or_4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR_2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR_2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR_2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000049 55 3082          1588520569739 SELECTIE
(_unit VHDL (selectaremodmux 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588520569739 2020.05.03 18:42:49)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058100)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
I 000049 55 1781          1588520569913 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588520569912 2020.05.03 18:42:49)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(6)(2)(3)(4)(5))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
I 000048 55 1989          1588520570064 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588520570064 2020.05.03 18:42:50)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(7)(6)(5))(_sensitivity(2)(1)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
I 000048 55 2773          1588520570201 spalare
(_unit VHDL (spalare_principala 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588520570200 2020.05.03 18:42:50)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058657)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(8)(7)(4)(5)(6))(_sensitivity(1)(0)(3)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
I 000053 55 1936          1588520570349 Suplimentara
(_unit VHDL (clatiresuplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588520570349 2020.05.03 18:42:50)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520351185)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(7)(3)(5)(4)(6))(_sensitivity(2)(0)(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
I 000052 55 2804          1588520570495 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588520570495 2020.05.03 18:42:50)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(5)(8)(4)(6)(7))(_sensitivity(0)(1)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
I 000048 55 1753          1588520570641 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588520570641 2020.05.03 18:42:50)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)(3)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
I 000044 55 2149          1588520570799 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588520570799 2020.05.03 18:42:50)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(1)(3)(2))(_read(7)(0)(4)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
I 000045 55 1105          1588520570946 Or_4
(_unit VHDL (or4 0 4 (or_4 0 10 ))
  (_version v33)
  (_time 1588520570945 2020.05.03 18:42:50)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520570913)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or_4 1 -1
  )
)
I 000045 55 930           1588520571103 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588520571102 2020.05.03 18:42:51)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
I 000045 55 2122          1588520571238 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588520571238 2020.05.03 18:42:51)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
I 000045 55 1830          1588520571385 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588520571385 2020.05.03 18:42:51)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
I 000047 55 1450          1588520571535 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588520571534 2020.05.03 18:42:51)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
I 000051 55 5547          1588520571690 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588520571690 2020.05.03 18:42:51)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
I 000046 55 5585          1588520571838 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588520571837 2020.05.03 18:42:51)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 17083         1588520768623 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520768623 2020.05.03 18:46:08)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17083         1588520817268 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520817268 2020.05.03 18:46:57)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17083         1588520843196 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588520843196 2020.05.03 18:47:23)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal PRE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(FIN1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(FIN1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((VIT)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((ABLE)(FIN3))
      ((R1)(ROTIRE800))
      ((R2)(ROTIRE1000))
      ((R3)(ROTIRE1200))
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(FIN3))
      ((TEMP)(TEMP))
      ((PRE)(PRE))
      ((clk)(clk))
      ((A)(ALIMENTARE3))
      ((I)(INCALZIRE3))
      ((R60)(ROTIRE60_3))
      ((E)(EVACUARE3))
      ((ABLE)(FIN4))
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(ALIMENTARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(EVACUARE))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(INCALZIRE))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal FIN1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal FIN3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17295         1588522021618 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588522021617 2020.05.03 19:07:01)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal viteza ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal SUPL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(fin1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(fin1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(FIN2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((viteza)(VIT))
      ((ENABLE)(FIN2))
      ((clk)(clk))
      ((fin1)(fin3))
      ((rotatie1)(ROTIRE800))
      ((rotatie2)(ROTIRE1000))
      ((rotatie3)(ROTIRE1200))
    )
    (_use (_entity . centrifugare)
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(fin3))
      ((Temperatura)(TEMP))
      ((Prespalat)(PRE))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE3))
      ((Incalzire)(INCALZIRE3))
      ((Rotatie60)(ROTIRE60_3))
      ((Evacuare)(EVACUARE3))
      ((fin3)(FIN4))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((SUPL)(SUPL))
      ((clk)(clk))
      ((A)(ALIMENTARE4))
      ((R120)(ROTIRE120_4))
      ((E)(EVACUARE4))
      ((ABLE)(RESET))
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(Alimentare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(Evacuare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(Incalzire))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal fin1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal FIN2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal fin3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17405         1588522657056 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588522657055 2020.05.03 19:17:37)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal viteza ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(fin1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(fin1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(fin2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((viteza)(VIT))
      ((ENABLE)(fin2))
      ((clk)(clk))
      ((fin1)(fin3))
      ((rotatie1)(ROTIRE800))
      ((rotatie2)(ROTIRE1000))
      ((rotatie3)(ROTIRE1200))
    )
    (_use (_entity . centrifugare)
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(fin3))
      ((Temperatura)(TEMP))
      ((Prespalat)(PRE))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE3))
      ((Incalzire)(INCALZIRE3))
      ((Rotatie60)(ROTIRE60_3))
      ((Evacuare)(EVACUARE3))
      ((fin3)(FIN4))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((suplimentara)(SUPL))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE4))
      ((Rotatie120)(ROTIRE120_4))
      ((Evacuare)(EVACUARE4))
      ((fin2)(RESET))
    )
    (_use (_entity . clatiresuplimentara)
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(Alimentare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(Evacuare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((I0)(INCALZIRE1))
      ((I1)(INCALZIRE3))
      ((O)(Incalzire))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((I0)(ROTIRE60_1))
      ((I1)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((I0)(ROTIRE120_2))
      ((I1)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal fin1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal fin2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal fin3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17397         1588522715299 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588522715299 2020.05.03 19:18:35)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal viteza ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(fin1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(fin1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(fin2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((viteza)(VIT))
      ((ENABLE)(fin2))
      ((clk)(clk))
      ((fin1)(fin3))
      ((rotatie1)(ROTIRE800))
      ((rotatie2)(ROTIRE1000))
      ((rotatie3)(ROTIRE1200))
    )
    (_use (_entity . centrifugare)
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(fin3))
      ((Temperatura)(TEMP))
      ((Prespalat)(PRE))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE3))
      ((Incalzire)(INCALZIRE3))
      ((Rotatie60)(ROTIRE60_3))
      ((Evacuare)(EVACUARE3))
      ((fin3)(FIN4))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((suplimentara)(SUPL))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE4))
      ((Rotatie120)(ROTIRE120_4))
      ((Evacuare)(EVACUARE4))
      ((fin2)(RESET))
    )
    (_use (_entity . clatiresuplimentara)
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(Alimentare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(Evacuare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((A)(INCALZIRE1))
      ((b)(INCALZIRE3))
      ((O)(Incalzire))
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((A)(ROTIRE60_1))
      ((b)(ROTIRE60_3))
      ((O)(ROTIRE60))
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((A)(ROTIRE120_2))
      ((b)(ROTIRE120_4))
      ((O)(ROTIRE120))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal fin1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal fin2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal fin3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
I 000063 55 17499         1588522765515 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588522765514 2020.05.03 19:19:25)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal viteza ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(fin1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(fin1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(fin2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((viteza)(VIT))
      ((ENABLE)(fin2))
      ((clk)(clk))
      ((fin1)(fin3))
      ((rotatie1)(ROTIRE800))
      ((rotatie2)(ROTIRE1000))
      ((rotatie3)(ROTIRE1200))
    )
    (_use (_entity . centrifugare)
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(fin3))
      ((Temperatura)(TEMP))
      ((Prespalat)(PRE))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE3))
      ((Incalzire)(INCALZIRE3))
      ((Rotatie60)(ROTIRE60_3))
      ((Evacuare)(EVACUARE3))
      ((fin3)(FIN4))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((suplimentara)(SUPL))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE4))
      ((Rotatie120)(ROTIRE120_4))
      ((Evacuare)(EVACUARE4))
      ((fin2)(RESET))
    )
    (_use (_entity . clatiresuplimentara)
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(Alimentare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(Evacuare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((A)(INCALZIRE1))
      ((b)(INCALZIRE3))
      ((c)(Incalzire))
    )
    (_use (_entity . or2)
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((A)(ROTIRE60_1))
      ((b)(ROTIRE60_3))
      ((c)(ROTIRE60))
    )
    (_use (_entity . or2)
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((A)(ROTIRE120_2))
      ((b)(ROTIRE120_4))
      ((c)(ROTIRE120))
    )
    (_use (_entity . or2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal fin1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal fin2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal fin3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
V 000049 55 3082          1588522772935 SELECTIE
(_unit VHDL (selectaremodmux 0 6 (selectie 0 15 ))
  (_version v33)
  (_time 1588522772934 2020.05.03 19:19:32)
  (_source (\./src/SelectareModMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058100)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~5}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_port (_internal MANUAL ~std_logic_vector{0~to~5}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal MODUL ~std_logic_vector{0~to~2}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal VIT ~std_logic_vector{1~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MOD_SELECTAT ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((TEMP)(MOD_SELECTAT(d_5_4))))(_target(2))(_sensitivity(6(d_5_4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((VIT)(MOD_SELECTAT(d_3_2))))(_target(3))(_sensitivity(6(d_3_2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((PRESPALARE)(MOD_SELECTAT(1))))(_target(4))(_sensitivity(6(1))))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_alias((CLATIRE_SUPLIMENTARA)(MOD_SELECTAT(0))))(_target(5))(_sensitivity(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 3 2 2 2 )
    (3 2 2 2 2 2 )
    (2 3 2 3 2 3 )
    (2 3 2 3 3 2 )
    (3 3 3 2 2 3 )
  )
  (_model . SELECTIE 5 -1
  )
)
V 000049 55 1781          1588522773116 clateste
(_unit VHDL (clatire 0 7 (clateste 0 13 ))
  (_version v33)
  (_time 1588522773116 2020.05.03 19:19:33)
  (_source (\./src/clatire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586693206784)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (incepe(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4)(5)(6))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . clateste 1 -1
  )
)
V 000048 55 1989          1588522773269 rotatie
(_unit VHDL (centrifugare 0 6 (rotatie 0 14 ))
  (_version v33)
  (_time 1588522773269 2020.05.03 19:19:33)
  (_source (\./src/centrifugare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784529434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal viteza ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1010"\)))))
    (_process
      (functionare(_architecture 0 0 18 (_process (_simple)(_target(5)(3)(4)(7)(6))(_sensitivity(1)(2)(0))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 3 2 )
  )
  (_model . rotatie 1 -1
  )
)
V 000048 55 2773          1588522773428 spalare
(_unit VHDL (spalare_principala 0 6 (spalare 0 14 ))
  (_version v33)
  (_time 1588522773428 2020.05.03 19:19:33)
  (_source (\./src/spalare_principala.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520058657)
    (_use )
  )
  (_object
    (_port (_internal usa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal temp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal I ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (spala(_architecture 0 0 18 (_process (_simple)(_target(9)(5)(6)(7)(8)(4))(_sensitivity(0)(1)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (3 3 3 2 2 )
    (3 3 2 3 3 )
    (3 3 2 3 2 )
    (3 3 2 2 3 )
    (3 3 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 )
    (3 3 2 2 3 )
    (2 3 )
    (3 3 2 3 2 )
    (3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
  )
  (_model . spalare 1 -1
  )
)
V 000053 55 1936          1588522773584 Suplimentara
(_unit VHDL (clatiresuplimentara 0 6 (suplimentara 0 13 ))
  (_version v33)
  (_time 1588522773583 2020.05.03 19:19:33)
  (_source (\./src/clatireSuplimentara.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520351185)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni (_string \"1110"\)))))
    (_process
      (functionare(_architecture 0 0 16 (_process (_simple)(_target(6)(4)(5)(3)(7))(_sensitivity(0)(1)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 3 3 2 )
  )
  (_model . Suplimentara 1 -1
  )
)
V 000052 55 2804          1588522773754 prespalare1
(_unit VHDL (prespalare 0 6 (prespalare1 0 14 ))
  (_version v33)
  (_time 1588522773754 2020.05.03 19:19:33)
  (_source (\./src/prespalare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784601012)
    (_use )
  )
  (_object
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal timp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9)(4)(5)(7)(6)(8))(_sensitivity(0)(2)(3)(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 2 )
    (3 2 2 2 3 )
    (3 2 2 2 2 )
    (2 3 3 3 3 )
    (2 3 3 3 2 )
    (2 3 3 2 3 )
    (2 2 2 3 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 )
    (2 3 3 3 3 )
    (2 3 )
    (3 2 2 2 2 )
    (3 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
  )
  (_model . prespalare1 1 -1
  )
)
V 000048 55 1753          1588522773933 MUXAfis
(_unit VHDL (mux_afis 0 4 (muxafis 0 10 ))
  (_version v33)
  (_time 1588522773932 2020.05.03 19:19:33)
  (_source (\./src/MUX_afis.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519524293)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal MODUL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . MUXAfis 1 -1
  )
)
V 000044 55 2149          1588522774102 num
(_unit VHDL (numarator 0 6 (num 0 16 ))
  (_version v33)
  (_time 1588522774102 2020.05.03 19:19:34)
  (_source (\./src/NUMARATOR_modulo10_inv.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586701468020)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal L ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal timp ~std_logic_vector{0~to~3}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(5))(_sensitivity(3)(1)(2))(_read(7)(4)(0)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((iesire)(timp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . num 2 -1
  )
)
V 000045 55 1105          1588522774260 Or_4
(_unit VHDL (or4 0 4 (or_4 0 10 ))
  (_version v33)
  (_time 1588522774260 2020.05.03 19:19:34)
  (_source (\./src/OR4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520570913)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Or_4 1 -1
  )
)
V 000045 55 930           1588522774418 sau2
(_unit VHDL (or2 0 4 (sau2 0 8 ))
  (_version v33)
  (_time 1588522774417 2020.05.03 19:19:34)
  (_source (\./src/OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784491988)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . sau2 1 -1
  )
)
V 000045 55 2122          1588522774565 mux2
(_unit VHDL (timer_mux 0 4 (mux2 0 8 ))
  (_version v33)
  (_time 1588522774564 2020.05.03 19:19:34)
  (_source (\./src/timer_mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1586784373078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
  )
  (_model . mux2 1 -1
  )
)
V 000045 55 1830          1588522774711 afis
(_unit VHDL (dcd_afisor 0 4 (afis 0 9 ))
  (_version v33)
  (_time 1588522774711 2020.05.03 19:19:34)
  (_source (\./src/dcd_afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519361633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal afisor ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . afis 1 -1
  )
)
V 000047 55 1450          1588522774871 divide
(_unit VHDL (divizordefrecventa 0 5 (divide 0 10 ))
  (_version v33)
  (_time 1588522774871 2020.05.03 19:19:34)
  (_source (\./src/DivizorDeFrecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518750282)
    (_use )
  )
  (_object
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numarator ~std_logic_vector{26~downto~0}~13 0 11 (_architecture (_uni (_string \"000000000000000000000000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divide 1 -1
  )
)
V 000051 55 5547          1588522775039 numaratorP
(_unit VHDL (numaratorprincipal 0 4 (numaratorp 0 12 ))
  (_version v33)
  (_time 1588522775038 2020.05.03 19:19:35)
  (_source (\./src/NumaratorPrincipal.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588518664879)
    (_use )
  )
  (_component
    (timer_mux
      (_object
        (_port (_internal SEL2 ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal TIMP ~std_logic_vector{15~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal L ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcaTIMP 0 37 (_component timer_mux )
    (_port
      ((SEL2)(SEL))
      ((TIMP)(I))
    )
    (_use (_entity . timer_mux)
    )
  )
  (_instantiation nr0 0 46 (_component numarator )
    (_port
      ((enable)((i 3)))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_3_0)))
      ((TC)(TC0))
      ((iesire)(o(d_3_0)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_instantiation nr1 0 47 (_component numarator )
    (_port
      ((enable)(TC0))
      ((clk)(clk))
      ((R)((i 2)))
      ((PL)(PORNIRE))
      ((L)(TIMP(d_7_4)))
      ((TC)(TC1))
      ((iesire)(o(d_7_4)))
    )
    (_use (_entity . numarator)
      (_port
        ((enable)(enable))
        ((clk)(clk))
        ((R)(R))
        ((PL)(PL))
        ((L)(L))
        ((TC)(TC))
        ((iesire)(iesire))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 3))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TIMP ~std_logic_vector{15~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal nP ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal TC0 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal TC1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal TC2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal TC3 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{15~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~137 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6))(_sensitivity(12)(3)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(4))(_sensitivity(8)(9))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . numaratorP 2 -1
  )
)
V 000046 55 5585          1588522775199 tempo
(_unit VHDL (timer 0 4 (tempo 0 13 ))
  (_version v33)
  (_time 1588522775198 2020.05.03 19:19:35)
  (_source (\./src/TIMER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588519399813)
    (_use )
  )
  (_component
    (NumaratorPrincipal
      (_object
        (_port (_internal SEL ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ((i 3))))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (MUX_afis
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{1~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
    (dcd_afisor
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal afisor ~std_logic_vector{6~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation CNT 0 39 (_component NumaratorPrincipal )
    (_port
      ((SEL)(SEL_TIMP))
      ((clk)(clk))
      ((USA)(USA))
      ((PORNIRE)(PORNIRE))
      ((DEBLOCARE)(DEBLOCARE))
      ((O)(X))
    )
    (_use (_entity . numaratorprincipal)
    )
  )
  (_instantiation MUX 0 40 (_component MUX_afis )
    (_port
      ((I0)(X(d_15_12)))
      ((I1)(X(d_11_8)))
      ((I2)(X(d_7_4)))
      ((I3)(X(d_3_0)))
      ((MODUL)(X(d_1_0)))
      ((C)(Y))
    )
    (_use (_entity . mux_afis)
    )
  )
  (_instantiation DCD 0 41 (_component dcd_afisor )
    (_port
      ((nr)(Y))
      ((afisor)(IESIRE))
    )
    (_use (_entity . dcd_afisor)
    )
  )
  (_object
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal X ~std_logic_vector{15~downto~0}~1314 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{3~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000063 55 17499         1588522775235 arhitectura_principala
(_unit VHDL (proiect 0 4 (arhitectura_principala 0 24 ))
  (_version v33)
  (_time 1588522775234 2020.05.03 19:19:35)
  (_source (\./src/PROIECT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588520122860)
    (_use )
  )
  (_component
    (DivizorDeFrecventa
      (_object
        (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk_o ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (SelectareModMUX
      (_object
        (_port (_internal MANUAL ~std_logic_vector{0~to~5}~13 0 32 (_entity (_in ))))
        (_port (_internal MODUL ~std_logic_vector{0~to~2}~13 0 33 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~13 0 34 (_entity (_out ))))
        (_port (_internal VIT ~std_logic_vector{1~downto~0}~134 0 35 (_entity (_out ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPLIMENTARA ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (TIMER
      (_object
        (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal SEL_TIMP ~std_logic_vector{3~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (spalare_principala
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ((i 2))))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~std_logic_vector{1~downto~0}~136 0 54 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal I ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal R60 ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
      )
    )
    (clatire
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal R120 ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
        (_port (_internal ABLE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ((i 2))))))
      )
    )
    (centrifugare
      (_object
        (_port (_internal viteza ~std_logic_vector{1~downto~0}~138 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ((i 2))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal fin1 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ((i 2))))))
        (_port (_internal rotatie1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie2 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
        (_port (_internal rotatie3 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ((i 2))))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ((i 2))))))
        (_port (_internal Temperatura ~std_logic_vector{1~downto~0}~1310 0 74 (_entity (_in ))))
        (_port (_internal Prespalat ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Incalzire ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie60 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
        (_port (_internal fin3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ((i 2))))))
      )
    )
    (clatireSuplimentara
      (_object
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal suplimentara ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Alimentare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Rotatie120 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal Evacuare ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
        (_port (_internal fin2 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ((i 2))))))
      )
    )
    (OR4
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (OR2
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
      )
    )
  )
  (_instantiation clk_divizat 0 126 (_component DivizorDeFrecventa )
    (_port
      ((clk_i)(clk_i))
      ((clk_o)(clk))
    )
    (_use (_entity . divizordefrecventa)
    )
  )
  (_instantiation SEL_MOD 0 134 (_component SelectareModMUX )
    (_port
      ((MANUAL)(MANUAL))
      ((MODUL)(SEL))
      ((TEMP)(TEMP))
      ((VIT)(VIT))
      ((PRESPALARE)(PRE))
      ((CLATIRE_SUPLIMENTARA)(SUPL))
    )
    (_use (_entity . selectaremodmux)
    )
  )
  (_instantiation DURATA 0 143 (_component TIMER )
    (_port
      ((PORNIRE)(PORNIRE))
      ((USA)(USA))
      ((SEL_TIMP(d_3_2))(TEMP))
      ((SEL_TIMP(1))(PRE))
      ((SEL_TIMP(0))(SUPL))
      ((clk)(clk))
      ((DEBLOCARE)(DEBLOCARE))
      ((IESIRE)(IESIRE))
    )
    (_use (_entity . timer)
    )
  )
  (_instantiation ETAPA_1 0 154 (_component spalare_principala )
    (_port
      ((USA)(USA))
      ((start)(PORNIRE))
      ((clk)(clk))
      ((TEMP)(TEMP))
      ((A)(ALIMENTARE1))
      ((I)(INCALZIRE1))
      ((R60)(ROTIRE60_1))
      ((E)(EVACUARE1))
      ((ABLE)(fin1))
    )
    (_use (_entity . spalare_principala)
    )
  )
  (_instantiation ETAPA_2 0 166 (_component clatire )
    (_port
      ((ENABLE)(fin1))
      ((clk)(clk))
      ((A)(ALIMENTARE2))
      ((R120)(ROTIRE120_2))
      ((E)(EVACUARE2))
      ((ABLE)(fin2))
    )
    (_use (_entity . clatire)
    )
  )
  (_instantiation ETAPA_3 0 175 (_component centrifugare )
    (_port
      ((viteza)(VIT))
      ((ENABLE)(fin2))
      ((clk)(clk))
      ((fin1)(fin3))
      ((rotatie1)(ROTIRE800))
      ((rotatie2)(ROTIRE1000))
      ((rotatie3)(ROTIRE1200))
    )
    (_use (_entity . centrifugare)
    )
  )
  (_instantiation ETAPA_4 0 185 (_component PRESPALARE )
    (_port
      ((ENABLE)(fin3))
      ((Temperatura)(TEMP))
      ((Prespalat)(PRE))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE3))
      ((Incalzire)(INCALZIRE3))
      ((Rotatie60)(ROTIRE60_3))
      ((Evacuare)(EVACUARE3))
      ((fin3)(FIN4))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation ETAPA_5 0 197 (_component clatireSuplimentara )
    (_port
      ((ENABLE)(FIN4))
      ((suplimentara)(SUPL))
      ((clk)(clk))
      ((Alimentare)(ALIMENTARE4))
      ((Rotatie120)(ROTIRE120_4))
      ((Evacuare)(EVACUARE4))
      ((fin2)(RESET))
    )
    (_use (_entity . clatiresuplimentara)
    )
  )
  (_instantiation ALIM 0 207 (_component OR4 )
    (_port
      ((I0)(ALIMENTARE1))
      ((I1)(ALIMENTARE2))
      ((I2)(ALIMENTARE3))
      ((I3)(ALIMENTARE4))
      ((O)(Alimentare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation EVAC 0 215 (_component OR4 )
    (_port
      ((I0)(EVACUARE1))
      ((I1)(EVACUARE2))
      ((I2)(EVACUARE3))
      ((I3)(EVACUARE4))
      ((O)(Evacuare))
    )
    (_use (_entity . or4)
    )
  )
  (_instantiation INCAL 0 223 (_component OR2 )
    (_port
      ((A)(INCALZIRE1))
      ((b)(INCALZIRE3))
      ((c)(Incalzire))
    )
    (_use (_entity . or2)
    )
  )
  (_instantiation ROT60 0 229 (_component OR2 )
    (_port
      ((A)(ROTIRE60_1))
      ((b)(ROTIRE60_3))
      ((c)(ROTIRE60))
    )
    (_use (_entity . or2)
    )
  )
  (_instantiation ROT120 0 235 (_component OR2 )
    (_port
      ((A)(ROTIRE120_2))
      ((b)(ROTIRE120_4))
      ((c)(ROTIRE120))
    )
    (_use (_entity . or2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal TEMP0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal VIT0 ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal PRE0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SUPL0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PORNIRE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_i ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ROTIRE60 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ROTIRE120 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal ROTIRE800 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal ROTIRE1000 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal ROTIRE1200 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal DEBLOCARE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal IESIRE ~std_logic_vector{6~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~5}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 5))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal TEMP ~std_logic_vector{1~downto~0}~1312 0 98 (_architecture (_uni ))))
    (_signal (_internal VIT ~std_logic_vector{1~downto~0}~1312 0 99 (_architecture (_uni ))))
    (_signal (_internal PRE ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SUPL ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal fin1 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal fin2 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal fin3 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal FIN4 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal MANUAL ~std_logic_vector{5~downto~0}~13 0 107 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE1 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE1 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal EVACUARE1 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE2 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal EVACUARE2 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_2 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE3 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal INCALZIRE3 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal EVACUARE3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal ROTIRE60_3 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal ALIMENTARE4 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal EVACUARE4 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal ROTIRE120_4 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~4}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 4))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5{3~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~1313 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 2))))))
    (_process
      (line__128(_architecture 0 0 128 (_assignment (_simple)(_alias((MANUAL(d_5_4))(TEMP0(d_1_0))))(_target(27(d_5_4)))(_sensitivity(0(d_1_0))))))
      (line__129(_architecture 1 0 129 (_assignment (_simple)(_alias((MANUAL(d_3_2))(VIT0(d_1_0))))(_target(27(d_3_2)))(_sensitivity(1(d_1_0))))))
      (line__130(_architecture 2 0 130 (_assignment (_simple)(_alias((MANUAL(1))(PRE0)))(_target(27(1)))(_sensitivity(2)))))
      (line__131(_architecture 3 0 131 (_assignment (_simple)(_alias((MANUAL(0))(SUPL0)))(_target(27(0)))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura_principala 4 -1
  )
)
