{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663848739778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663848739778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 09:12:19 2022 " "Processing started: Thu Sep 22 09:12:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663848739778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848739778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848739778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663848740097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663848740097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC Pc MIPS.v(81) " "Verilog HDL Declaration information at MIPS.v(81): object \"PC\" differs only in case from object \"Pc\" in the same scope" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1663848747150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 7 7 " "Found 7 design units, including 7 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_NBits " "Found entity 1: Mux_4x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2x1_NBits " "Found entity 2: Mux_2x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder32_0 " "Found entity 3: Adder32_0" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIG_BitExtender " "Found entity 4: DIG_BitExtender" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift32 " "Found entity 5: Shift32" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder32_1 " "Found entity 6: Adder32_1" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""} { "Info" "ISGN_ENTITY_NAME" "7 MIPS " "Found entity 7: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747151 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux.v " "Can't analyze file -- file Mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747155 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extender.v " "Can't analyze file -- file sign_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747162 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SignExtender.v " "Can't analyze file -- file SignExtender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Alu.v " "Can't analyze file -- file Alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "d_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/d_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UlaCtrl " "Found entity 1: UlaCtrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Leandro/Documents/arq/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747177 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll.v " "Can't analyze file -- file sll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_ula.v " "Can't analyze file -- file add_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747184 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_gate.v " "Can't analyze file -- file and_gate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747188 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll2.v " "Can't analyze file -- file sll2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "zero_extender.v " "Can't analyze file -- file zero_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848747195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663848747224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegFile\"" {  } { { "MIPS.v" "RegFile" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747227 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegFile.v(51) " "Verilog HDL Always Construct warning at RegFile.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747233 "|MIPS|RegFile:RegFile_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:DMem " "Elaborating entity \"DMem\" for hierarchy \"DMem:DMem\"" {  } { { "MIPS.v" "DMem" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_1 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_1\"" {  } { { "MIPS.v" "Mux_4x1_NBits_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits Mux_2x1_NBits:Mux_2x1_NBits_1 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"Mux_2x1_NBits:Mux_2x1_NBits_1\"" {  } { { "MIPS.v" "Mux_2x1_NBits_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "ula.v" "" { Text "C:/Users/Leandro/Documents/arq/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848747246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663848747246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:Ula " "Elaborating entity \"Ula\" for hierarchy \"Ula:Ula\"" {  } { { "MIPS.v" "Ula" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Pc " "Elaborating entity \"PC\" for hierarchy \"PC:Pc\"" {  } { { "MIPS.v" "Pc" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem\"" {  } { { "MIPS.v" "IMem" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747249 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 i_mem.v(9) " "Verilog HDL warning at i_mem.v(9): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1663848747251 "|MIPS|IMem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 i_mem.v(6) " "Net \"instructions.data_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663848747256 "|MIPS|IMem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 i_mem.v(6) " "Net \"instructions.waddr_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663848747256 "|MIPS|IMem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 i_mem.v(6) " "Net \"instructions.we_a\" at i_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663848747256 "|MIPS|IMem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32_0 Adder32_0:Adder32_0 " "Elaborating entity \"Adder32_0\" for hierarchy \"Adder32_0:Adder32_0\"" {  } { { "MIPS.v" "Adder32_0" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control " "Elaborating entity \"Control\" for hierarchy \"Control:Control\"" {  } { { "MIPS.v" "Control" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747264 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(9) " "Verilog HDL Case Statement warning at control.v(9): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Brchne control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"Brchne\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control.v(9) " "Verilog HDL Always Construct warning at control.v(9): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control.v(9) " "Inferred latch for \"MemRead\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(9) " "Inferred latch for \"ALUOp\[0\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(9) " "Inferred latch for \"ALUOp\[1\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.v(9) " "Inferred latch for \"ALUOp\[2\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal control.v(9) " "Inferred latch for \"Jal\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control.v(9) " "Inferred latch for \"Jump\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.v(9) " "Inferred latch for \"MemtoReg\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control.v(9) " "Inferred latch for \"MemWrite\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brchne control.v(9) " "Inferred latch for \"Brchne\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.v(9) " "Inferred latch for \"Branch\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] control.v(9) " "Inferred latch for \"ALUSrc\[0\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] control.v(9) " "Inferred latch for \"ALUSrc\[1\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[0\] control.v(9) " "Inferred latch for \"RegDst\[0\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747265 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[1\] control.v(9) " "Inferred latch for \"RegDst\[1\]\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747266 "|MIPS|Control:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control.v(9) " "Inferred latch for \"RegWrite\" at control.v(9)" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848747266 "|MIPS|Control:Control_i11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_1 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_1\"" {  } { { "MIPS.v" "DIG_BitExtender_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaCtrl UlaCtrl:UlaCtrl " "Elaborating entity \"UlaCtrl\" for hierarchy \"UlaCtrl:UlaCtrl\"" {  } { { "MIPS.v" "UlaCtrl" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula_ctrl.v(44) " "Verilog HDL assignment warning at ula_ctrl.v(44): truncated value with size 32 to match size of target (1)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663848747267 "|MIPS|UlaCtrl:UlaCtrl_i13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula_ctrl.v(45) " "Verilog HDL assignment warning at ula_ctrl.v(45): truncated value with size 32 to match size of target (1)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663848747267 "|MIPS|UlaCtrl:UlaCtrl_i13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_2 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_2\"" {  } { { "MIPS.v" "Mux_4x1_NBits_2" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_2 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_2\"" {  } { { "MIPS.v" "DIG_BitExtender_2" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift32 Shift32:Shift32 " "Elaborating entity \"Shift32\" for hierarchy \"Shift32:Shift32\"" {  } { { "MIPS.v" "Shift32" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32_1 Adder32_1:Adder32_1 " "Elaborating entity \"Adder32_1\" for hierarchy \"Adder32_1:Adder32_1\"" {  } { { "MIPS.v" "Adder32_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848747270 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Leandro/Documents/arq/db/MIPS.ram0_IMem_2570ba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Leandro/Documents/arq/db/MIPS.ram0_IMem_2570ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1663848748356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Control:Control\|ALUOp\[2\] " "LATCH primitive \"Control:Control\|ALUOp\[2\]\" is permanently enabled" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663848748396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Control:Control\|ALUOp\[1\] " "LATCH primitive \"Control:Control\|ALUOp\[1\]\" is permanently enabled" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663848748396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Control:Control\|ALUSrc\[0\] " "LATCH primitive \"Control:Control\|ALUSrc\[0\]\" is permanently enabled" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663848748396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Control:Control\|RegDst\[0\] " "LATCH primitive \"Control:Control\|RegDst\[0\]\" is permanently enabled" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663848748396 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|ALUResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[0\] GND " "Pin \"MemData\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[1\] GND " "Pin \"MemData\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[2\] GND " "Pin \"MemData\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[3\] GND " "Pin \"MemData\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[4\] GND " "Pin \"MemData\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[5\] GND " "Pin \"MemData\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[6\] GND " "Pin \"MemData\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[7\] GND " "Pin \"MemData\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[8\] GND " "Pin \"MemData\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[9\] GND " "Pin \"MemData\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[10\] GND " "Pin \"MemData\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[11\] GND " "Pin \"MemData\[11\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[12\] GND " "Pin \"MemData\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[13\] GND " "Pin \"MemData\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[14\] GND " "Pin \"MemData\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[15\] GND " "Pin \"MemData\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[16\] GND " "Pin \"MemData\[16\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[17\] GND " "Pin \"MemData\[17\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[18\] GND " "Pin \"MemData\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[19\] GND " "Pin \"MemData\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[20\] GND " "Pin \"MemData\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[21\] GND " "Pin \"MemData\[21\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[22\] GND " "Pin \"MemData\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[23\] GND " "Pin \"MemData\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[24\] GND " "Pin \"MemData\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[25\] GND " "Pin \"MemData\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[26\] GND " "Pin \"MemData\[26\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[27\] GND " "Pin \"MemData\[27\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[28\] GND " "Pin \"MemData\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[29\] GND " "Pin \"MemData\[29\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[30\] GND " "Pin \"MemData\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[31\] GND " "Pin \"MemData\[31\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663848748570 "|MIPS|MemData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663848748570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663848748626 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "960 " "960 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663848748823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leandro/Documents/arq/output_files/MIPS.map.smsg " "Generated suppressed messages file C:/Users/Leandro/Documents/arq/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848748867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663848748998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848748998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663848749042 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663848749042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663848749042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663848749042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663848749057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 09:12:29 2022 " "Processing ended: Thu Sep 22 09:12:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663848749057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663848749057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663848749057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848749057 ""}
