// Seed: 2329442814
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd45
) (
    _id_1,
    id_2
);
  inout wire id_2;
  input wire _id_1;
  wire id_3[id_1 : id_1  +  -1];
  ;
  assign module_1.id_7 = 0;
  wire id_4;
  logic [1 : 1] _id_5 = 1;
  wire [1 : -1] id_6;
  wor id_7;
  logic id_8;
  wire id_9;
  wire [1  ==  1 : id_5] id_10;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd77,
    parameter id_5 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = ~id_3 ? id_3 : ~&id_5;
  logic [1 'b0 : 1] id_6;
  ;
  wire [1 'b0 ===  id_3  <  id_5 : -1] id_7;
  assign id_7 = -1;
  wire [id_5 : 1 'b0] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_7
  );
endmodule
