<?xml version="1.0" encoding="UTF-8"?>

<module name="CLKRST" base="0x60006000">
	<register name="CLK_OUT_ENB_X" offset="0x280">
		<field name="PLLG_REF" offset="29" width="1"/>
		<field name="PLLA_ADSP" offset="28" width="1"/>
		<field name="PLLP_ADSP" offset="27" width="1"/>
		<field name="HPLL_ADSP" offset="26" width="1"/>
		<field name="DBGAPB" offset="25" width="1"/>
		<field name="GPU" offset="24" width="1"/>
		<field name="SOR1" offset="23" width="1"/>
		<field name="SOR0" offset="22" width="1"/>
		<field name="DPAUX" offset="21" width="1"/>
		<field name="VIC" offset="18" width="1"/>
		<field name="UART_FST_MIPI_CAL" offset="17" width="1"/>
		<field name="EMC_DLL" offset="14" width="1"/>
		<field name="MIPIBIF" offset="13" width="1"/>
		<field name="VIM2_CLK" offset="11" width="1"/>
		<field name="MC_BBC" offset="10" width="1"/>
		<field name="MC_CPU" offset="9" width="1"/>
		<field name="MC_CBPA" offset="8" width="1"/>
		<field name="MC_CBPB" offset="7" width="1"/>
		<field name="I2C6" offset="6" width="1"/>
		<field name="CAM_MCLK2" offset="5" width="1"/>
		<field name="CAM_MCLK" offset="4" width="1"/>
		<field name="ETR" offset="3" width="1"/>
		<field name="DMIC2" offset="2" width="1"/>
		<field name="DMIC1" offset="1" width="1"/>
		<field name="SPARE" offset="0" width="1"/>
	</register>

	<register name="CLK_OUT_ENB_Y" offset="0x298">
		<field name="PLLP_OUT_CPU" offset="31" width="1"/>
		<field name="SOR_SAFE" offset="30" width="1"/>
		<field name="IQC1" offset="29" width="1"/>
		<field name="IQC2" offset="28" width="1"/>
		<field name="NVENC" offset="27" width="1"/>
		<field name="ADSPNEON" offset="26" width="1"/>
		<field name="UARTAPE" offset="20" width="1"/>
		<field name="QSPI" offset="19" width="1"/>
		<field name="USB2_TRK" offset="18" width="1"/>
		<field name="HSIC_TRK" offset="17" width="1"/>
		<field name="VI_I2C" offset="16" width="1"/>
		<field name="DPAUX1" offset="15" width="1"/>
		<field name="TSECB" offset="14" width="1"/>
		<field name="MAUD" offset="10" width="1"/>
		<field name="MC_CCPA" offset="9" width="1"/>
		<field name="MC_CDPA" offset="8" width="1"/>
		<field name="ADSP" offset="7" width="1"/>
		<field name="APE" offset="6" width="1"/>
		<field name="DMIC3" offset="5" width="1"/>
		<field name="AXIAP" offset="4" width="1"/>
		<field name="NVJPG" offset="3" width="1"/>
		<field name="NVDEC" offset="2" width="1"/>
		<field name="SDMMC_LEGACY_TM" offset="1" width="1"/>
		<field name="SPARE1" offset="0" width="1"/>
	</register>

	<register name="RST_DEVICES_X" offset="0x28c">
		<field name="GPU" offset="24" width="1"/>
		<field name="SOR1" offset="23" width="1"/>
		<field name="SOR0" offset="22" width="1"/>
		<field name="DPAUX" offset="21" width="1"/>
		<field name="VIC" offset="18" width="1"/>
		<field name="MIPIBIF" offset="13" width="1"/>
		<field name="I2C6" offset="6" width="1"/>
		<field name="ETR" offset="3" width="1"/>
		<field name="SPARE" offset="0" width="1"/>
	</register>

	<register name="RST_DEVICES_Y" offset="0x2a4">
		<field name="NVENC" offset="27" width="1"/>
		<field name="ADSPNEON" offset="26" width="1"/>
		<field name="ADSPSCU" offset="25" width="1"/>
		<field name="ADSPWDT" offset="24" width="1"/>
		<field name="ADSPDBG" offset="24" width="1"/>
		<field name="ADSPPERIPH" offset="22" width="1"/>
		<field name="ADSPINTF" offset="21" width="1"/>
		<field name="QSPI" offset="19" width="1"/>
		<field name="VI_I2C" offset="16" width="1"/>
		<field name="DPAUX1" offset="15" width="1"/>
		<field name="TSECB" offset="14" width="1"/>
		<field name="PEX_USB_UPHY" offset="13" width="1"/>
		<field name="SATA_USB_UPHY" offset="12" width="1"/>
		<field name="ADSP" offset="7" width="1"/>
		<field name="APE" offset="6" width="1"/>
		<field name="AXIAP" offset="4" width="1"/>
		<field name="NVJPG" offset="3" width="1"/>
		<field name="NVDEC" offset="2" width="1"/>
		<field name="SPARE1" offset="0" width="1"/>
	</register>

	<register name="CLK_SOURCE_SOR1" offset="0x410">
		<field name="SOR1_CLK_SRC" offset="29" width="3"/>
		<field name="SOR1_CLK_SEL1" offset="15" width="1"/>
		<field name="SOR1_CLK_SEL0" offset="14" width="1"/>
		<field name="SOR1_CLK_DIVISOR" offset="0" width="8"/>
	</register>

	<register name="PLLD2_BASE" offset="0x4b8">
		<field name="BYPASS" offset="31" width="1"/>
		<field name="ENABLE" offset="30" width="1"/>
		<field name="REF_DIS" offset="29" width="1"/>
		<field name="FREQLOCK" offset="28" width="1"/>
		<field name="LOCK" offset="27" width="1"/>
		<field name="REF_SRC_SEL" offset="25" width="2"/>
		<field name="LOCK_OVERRIDE" offset="24" width="1"/>
		<field name="PDIV" offset="19" width="5"/>
		<field name="IDDQ" offset="18" width="1"/>
		<field name="PTS" offset="16" width="1"/>
		<field name="NDIV" offset="8" width="8"/>
		<field name="MDIV" offset="0" width="8"/>
	</register>

	<register name="PLLD2_MISC" offset="0x4bc">
		<field name="EN_LCKDET" offset="30" width="1"/>
		<field name="KCP" offset="25" width="2"/>
		<field name="KVCO" offset="24" width="1"/>
		<field name="SETUP" offset="0" width="24"/>
	</register>

	<register name="PLLD2_SS_CFG" offset="0x570">
		<field name="EN_SDM" offset="31" width="1"/>
		<field name="EN_SSC" offset="30" width="1"/>
		<field name="EN_DITHER2" offset="29" width="1"/>
		<field name="EN_DITHER" offset="28" width="1"/>
		<field name="SDM_RESET" offset="27" width="1"/>
		<field name="SDM_TEST_OUT" offset="23" width="3"/>
	</register>

	<register name="PLLD2_SS_CTRL1" offset="0x574">
		<field name="SDM_SSC_MAX" offset="16" width="16"/>
		<field name="SDM_SSC_MIN" offset="0" width="16"/>
	</register>

	<register name="PLLD2_SS_CTRL2" offset="0x578">
		<field name="SDM_SSC_STEP" offset="16" width="16"/>
		<field name="SDM_DIN" offset="0" width="16"/>
	</register>

	<register name="PLLDP_BASE" offset="0x590">
		<field name="BYPASS" offset="31" width="1"/>
		<field name="ENABLE" offset="30" width="1"/>
		<field name="REF_DIS" offset="29" width="1"/>
		<field name="FREQLOCK" offset="28" width="1"/>
		<field name="LOCK" offset="27" width="1"/>
		<field name="REF_SRC_SEL" offset="25" width="2"/>
		<field name="LOCK_OVERRIDE" offset="24" width="1"/>
		<field name="PDIV" offset="19" width="5"/>
		<field name="IDDQ" offset="18" width="1"/>
		<field name="PTS" offset="16" width="1"/>
		<field name="NDIV" offset="8" width="8"/>
		<field name="MDIV" offset="0" width="8"/>
	</register>

	<register name="PLLDP_MISC" offset="0x594">
		<field name="EN_LCKDET" offset="30" width="1"/>
		<field name="KCP" offset="25" width="2"/>
		<field name="KVCO" offset="24" width="1"/>
		<field name="SETUP" offset="0" width="24"/>
	</register>

	<register name="PLLDP_SS_CFG" offset="0x598">
		<field name="EN_SDM" offset="31" width="1"/>
		<field name="EN_SSC" offset="30" width="1"/>
		<field name="EN_DITHER2" offset="29" width="1"/>
		<field name="EN_DITHER" offset="28" width="1"/>
		<field name="SDM_RESET" offset="27" width="1"/>
		<field name="SDM_TEST_OUT" offset="23" width="3"/>
	</register>

	<register name="PLLDP_SS_CTRL1" offset="0x59c">
		<field name="SDM_SSC_MAX" offset="16" width="16"/>
		<field name="SDM_SSC_MIN" offset="0" width="16"/>
	</register>

	<register name="PLLDP_SS_CTRL2" offset="0x5a0">
		<field name="SDM_SSC_STEP" offset="16" width="16"/>
		<field name="SDM_DIN" offset="0" width="16"/>
	</register>
</module>
