{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533441657664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533441657666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 05 00:00:57 2018 " "Processing started: Sun Aug 05 00:00:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533441657666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441657666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dinoProject -c dinoProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off dinoProject -c dinoProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441657666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533441658024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533441658024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting an operand DinoMove.v(225) " "Verilog HDL syntax error at DinoMove.v(225) near text: \"&&\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 225 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1533441665969 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath3 DinoMove.v(131) " "Ignored design unit \"datapath3\" at DinoMove.v(131) due to previous errors" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1533441665970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW DinoMove.v(702) " "Verilog HDL Declaration information at DinoMove.v(702): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 702 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533441665970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tree DRAW_TREE DinoMove.v(702) " "Verilog HDL Declaration information at DinoMove.v(702): object \"draw_tree\" differs only in case from object \"DRAW_TREE\" in the same scope" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 702 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533441665970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_bird DRAW_BIRD DinoMove.v(702) " "Verilog HDL Declaration information at DinoMove.v(702): object \"draw_bird\" differs only in case from object \"DRAW_BIRD\" in the same scope" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 702 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533441665971 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM3 DinoMove.v(670) " "Ignored design unit \"FSM3\" at DinoMove.v(670) due to previous errors" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 670 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1533441665971 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LFSR DinoMove.v(841) " "Ignored design unit \"LFSR\" at DinoMove.v(841) due to previous errors" {  } { { "DinoMove.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/DinoMove.v" 841 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1533441665971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dinomove.v 0 0 " "Found 0 design units, including 0 entities, in source file dinomove.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ground.v 2 2 " "Found 2 design units, including 2 entities, in source file ground.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Ground.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/Ground.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665973 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "Ground.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/Ground.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../Lab7/part2/lab6-part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/Lab7/part2/lab6-part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../Lab7/part2/lab6-part2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/Lab7/part2/lab6-part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../Lab7/part2/lab6-part2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/Lab7/part2/lab6-part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wenshuo/desktop/uoft/csc258/lab7/part2/lab6-part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../Lab7/part2/lab6-part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Wenshuo/Desktop/UofT/CSC258/Lab7/part2/lab6-part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533441665981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/output_files/dinoProject.map.smsg " "Generated suppressed messages file C:/Users/Wenshuo/Desktop/UofT/CSC258/DinoProject/output_files/dinoProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441665991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533441666040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 05 00:01:06 2018 " "Processing ended: Sun Aug 05 00:01:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533441666040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533441666040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533441666040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441666040 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533441666647 ""}
