INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:57:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 buffer21/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer24/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 1.339ns (18.403%)  route 5.937ns (81.597%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=968, unset)          0.508     0.508    buffer21/control/clk
                         FDRE                                         r  buffer21/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer21/control/outputValid_reg/Q
                         net (fo=45, unplaced)        0.468     1.202    buffer21/control/outputValid_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.119     1.321 f  buffer21/control/dataReg[0]_i_2__0/O
                         net (fo=7, unplaced)         0.279     1.600    buffer21/control/transmitValue_reg_17
                         LUT4 (Prop_lut4_I0_O)        0.043     1.643 r  buffer21/control/i__i_11/O
                         net (fo=9, unplaced)         0.285     1.928    control_merge0/tehb/control/transmitValue_reg_6
                         LUT5 (Prop_lut5_I3_O)        0.043     1.971 f  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=100, unplaced)       0.477     2.448    control_merge0/tehb/control/transmitValue_reg
                         LUT5 (Prop_lut5_I1_O)        0.043     2.491 f  control_merge0/tehb/control/Memory[0][11]_i_1/O
                         net (fo=4, unplaced)         0.268     2.759    buffer5/fifo/buffer2_outs[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.802 f  buffer5/fifo/start_ready_INST_0_i_60/O
                         net (fo=1, unplaced)         0.244     3.046    cmpi0/buffer5_outs[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.089 r  cmpi0/start_ready_INST_0_i_36/O
                         net (fo=1, unplaced)         0.459     3.548    cmpi0/start_ready_INST_0_i_36_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.793 r  cmpi0/start_ready_INST_0_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     3.793    cmpi0/start_ready_INST_0_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.843 r  cmpi0/start_ready_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.843    cmpi0/start_ready_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.893 f  cmpi0/start_ready_INST_0_i_5/CO[3]
                         net (fo=20, unplaced)        0.648     4.541    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.047     4.588 f  init0/control/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.244     4.832    init0/control/fullReg_i_8__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.875 r  init0/control/fullReg_i_5/O
                         net (fo=1, unplaced)         0.244     5.119    init1/control/fullReg_reg_5
                         LUT6 (Prop_lut6_I3_O)        0.043     5.162 r  init1/control/fullReg_i_3__2/O
                         net (fo=5, unplaced)         0.272     5.434    buffer21/control/transmitValue_i_4__6
                         LUT6 (Prop_lut6_I1_O)        0.043     5.477 r  buffer21/control/join_inputs/i___3_i_8/O
                         net (fo=2, unplaced)         0.255     5.732    fork23/control/generateBlocks[1].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     5.775 f  fork23/control/generateBlocks[1].regblock/i___3_i_3/O
                         net (fo=3, unplaced)         0.262     6.037    fork23/control/generateBlocks[0].regblock/outs_reg[6][0]
                         LUT6 (Prop_lut6_I2_O)        0.043     6.080 r  fork23/control/generateBlocks[0].regblock/transmitValue_i_2__36/O
                         net (fo=7, unplaced)         0.279     6.359    fork16/control/generateBlocks[1].regblock/xori1_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     6.402 f  fork16/control/generateBlocks[1].regblock/i___0_i_17/O
                         net (fo=2, unplaced)         0.255     6.657    fork12/control/generateBlocks[2].regblock/fullReg_i_4__4
                         LUT6 (Prop_lut6_I1_O)        0.043     6.700 f  fork12/control/generateBlocks[2].regblock/fullReg_i_6/O
                         net (fo=1, unplaced)         0.377     7.077    buffer21/control/transmitValue_reg_29[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  buffer21/control/fullReg_i_4__4/O
                         net (fo=20, unplaced)        0.304     7.424    buffer24/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     7.467 r  buffer24/fifo/Memory[0][31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.784    buffer24/fifo/WriteEn3_out
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=968, unset)          0.483    12.683    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer24/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  4.671    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.918 ; gain = 101.812 ; free physical = 41921 ; free virtual = 218500
