
LCD16x2_DRIVERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001028  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080011ec  080011ec  000111ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080011fc  080011fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080011fc  080011fc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080011fc  080011fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011fc  080011fc  000111fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001200  08001200  00011200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08001210  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08001210  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cdd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000013e4  00000000  00000000  00027d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000838  00000000  00000000  00029100  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000780  00000000  00000000  00029938  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021862  00000000  00000000  0002a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006c0c  00000000  00000000  0004b91a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce844  00000000  00000000  00052526  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120d6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020a4  00000000  00000000  00120de8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080011d4 	.word	0x080011d4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	080011d4 	.word	0x080011d4

08000204 <main>:
LCD16x2_CfgType LCD16x2_CfgParam;



int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0

  HAL_Init();
 8000208:	f000 fb38 	bl	800087c <HAL_Init>
  timer_delay_init();
 800020c:	f000 ff62 	bl	80010d4 <timer_delay_init>
  LCD16x2_Config();
 8000210:	f000 f852 	bl	80002b8 <LCD16x2_Config>
  LCD_init(&LCD16x2_CfgParam);
 8000214:	4825      	ldr	r0, [pc, #148]	; (80002ac <main+0xa8>)
 8000216:	f000 f916 	bl	8000446 <LCD_init>
  LCD_clear(&LCD16x2_CfgParam);
 800021a:	4824      	ldr	r0, [pc, #144]	; (80002ac <main+0xa8>)
 800021c:	f000 f9a7 	bl	800056e <LCD_clear>



  LCD_write_string(&LCD16x2_CfgParam,"Testing");
 8000220:	4923      	ldr	r1, [pc, #140]	; (80002b0 <main+0xac>)
 8000222:	4822      	ldr	r0, [pc, #136]	; (80002ac <main+0xa8>)
 8000224:	f000 fa05 	bl	8000632 <LCD_write_string>
  LCD_set_cursor(&LCD16x2_CfgParam, 6, 2);
 8000228:	2202      	movs	r2, #2
 800022a:	2106      	movs	r1, #6
 800022c:	481f      	ldr	r0, [pc, #124]	; (80002ac <main+0xa8>)
 800022e:	f000 f9b1 	bl	8000594 <LCD_set_cursor>
  LCD_write_string(&LCD16x2_CfgParam,"Test");
 8000232:	4920      	ldr	r1, [pc, #128]	; (80002b4 <main+0xb0>)
 8000234:	481d      	ldr	r0, [pc, #116]	; (80002ac <main+0xa8>)
 8000236:	f000 f9fc 	bl	8000632 <LCD_write_string>

  while (1)
  {


	  LCD_SR(&LCD16x2_CfgParam);
 800023a:	481c      	ldr	r0, [pc, #112]	; (80002ac <main+0xa8>)
 800023c:	f000 fa2b 	bl	8000696 <LCD_SR>
	  HAL_Delay(500);
 8000240:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000244:	f000 fb8c 	bl	8000960 <HAL_Delay>
	  LCD_SR(&LCD16x2_CfgParam);
 8000248:	4818      	ldr	r0, [pc, #96]	; (80002ac <main+0xa8>)
 800024a:	f000 fa24 	bl	8000696 <LCD_SR>
	  HAL_Delay(500);
 800024e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000252:	f000 fb85 	bl	8000960 <HAL_Delay>
	  LCD_SR(&LCD16x2_CfgParam);
 8000256:	4815      	ldr	r0, [pc, #84]	; (80002ac <main+0xa8>)
 8000258:	f000 fa1d 	bl	8000696 <LCD_SR>
	  HAL_Delay(500);
 800025c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000260:	f000 fb7e 	bl	8000960 <HAL_Delay>
	  LCD_SR(&LCD16x2_CfgParam);
 8000264:	4811      	ldr	r0, [pc, #68]	; (80002ac <main+0xa8>)
 8000266:	f000 fa16 	bl	8000696 <LCD_SR>
	  HAL_Delay(500);
 800026a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800026e:	f000 fb77 	bl	8000960 <HAL_Delay>

	  LCD_SL(&LCD16x2_CfgParam);
 8000272:	480e      	ldr	r0, [pc, #56]	; (80002ac <main+0xa8>)
 8000274:	f000 f9fa 	bl	800066c <LCD_SL>
	  HAL_Delay(500);
 8000278:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800027c:	f000 fb70 	bl	8000960 <HAL_Delay>
	  LCD_SL(&LCD16x2_CfgParam);
 8000280:	480a      	ldr	r0, [pc, #40]	; (80002ac <main+0xa8>)
 8000282:	f000 f9f3 	bl	800066c <LCD_SL>
	  HAL_Delay(500);
 8000286:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800028a:	f000 fb69 	bl	8000960 <HAL_Delay>
	  LCD_SL(&LCD16x2_CfgParam);
 800028e:	4807      	ldr	r0, [pc, #28]	; (80002ac <main+0xa8>)
 8000290:	f000 f9ec 	bl	800066c <LCD_SL>
	  HAL_Delay(500);
 8000294:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000298:	f000 fb62 	bl	8000960 <HAL_Delay>
	  LCD_SL(&LCD16x2_CfgParam);
 800029c:	4803      	ldr	r0, [pc, #12]	; (80002ac <main+0xa8>)
 800029e:	f000 f9e5 	bl	800066c <LCD_SL>
	  HAL_Delay(500);
 80002a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002a6:	f000 fb5b 	bl	8000960 <HAL_Delay>
	  LCD_SR(&LCD16x2_CfgParam);
 80002aa:	e7c6      	b.n	800023a <main+0x36>
 80002ac:	20000028 	.word	0x20000028
 80002b0:	080011ec 	.word	0x080011ec
 80002b4:	080011f4 	.word	0x080011f4

080002b8 <LCD16x2_Config>:

}



void LCD16x2_Config(void){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0

	// LCD Cfg struct

	LCD16x2_CfgParam.LCD_GPIO = GPIOB;
 80002bc:	4b11      	ldr	r3, [pc, #68]	; (8000304 <LCD16x2_Config+0x4c>)
 80002be:	4a12      	ldr	r2, [pc, #72]	; (8000308 <LCD16x2_Config+0x50>)
 80002c0:	601a      	str	r2, [r3, #0]

	LCD16x2_CfgParam.D7_PIN = GPIO_PIN_13;
 80002c2:	4b10      	ldr	r3, [pc, #64]	; (8000304 <LCD16x2_Config+0x4c>)
 80002c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80002c8:	815a      	strh	r2, [r3, #10]
	LCD16x2_CfgParam.D6_PIN = GPIO_PIN_5;
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <LCD16x2_Config+0x4c>)
 80002cc:	2220      	movs	r2, #32
 80002ce:	811a      	strh	r2, [r3, #8]
	LCD16x2_CfgParam.D5_PIN = GPIO_PIN_4;
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <LCD16x2_Config+0x4c>)
 80002d2:	2210      	movs	r2, #16
 80002d4:	80da      	strh	r2, [r3, #6]
	LCD16x2_CfgParam.D4_PIN = GPIO_PIN_10;
 80002d6:	4b0b      	ldr	r3, [pc, #44]	; (8000304 <LCD16x2_Config+0x4c>)
 80002d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80002dc:	809a      	strh	r2, [r3, #4]

	LCD16x2_CfgParam.EN_PIN = GPIO_PIN_14;
 80002de:	4b09      	ldr	r3, [pc, #36]	; (8000304 <LCD16x2_Config+0x4c>)
 80002e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002e4:	819a      	strh	r2, [r3, #12]
	LCD16x2_CfgParam.RS_PIN = GPIO_PIN_1;
 80002e6:	4b07      	ldr	r3, [pc, #28]	; (8000304 <LCD16x2_Config+0x4c>)
 80002e8:	2202      	movs	r2, #2
 80002ea:	821a      	strh	r2, [r3, #16]
	LCD16x2_CfgParam.RW_PIN = GPIO_PIN_15;
 80002ec:	4b05      	ldr	r3, [pc, #20]	; (8000304 <LCD16x2_Config+0x4c>)
 80002ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80002f2:	81da      	strh	r2, [r3, #14]

	LCD16x2_CfgParam.LCD_EN_Delay = 60;
 80002f4:	4b03      	ldr	r3, [pc, #12]	; (8000304 <LCD16x2_Config+0x4c>)
 80002f6:	223c      	movs	r2, #60	; 0x3c
 80002f8:	825a      	strh	r2, [r3, #18]

	LCD_GPIO_cfg(&LCD16x2_CfgParam);
 80002fa:	4802      	ldr	r0, [pc, #8]	; (8000304 <LCD16x2_Config+0x4c>)
 80002fc:	f000 fa36 	bl	800076c <LCD_GPIO_cfg>


}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000028 	.word	0x20000028
 8000308:	40020400 	.word	0x40020400

0800030c <Error_Handler>:
	LED.Pin = GPIO_PIN_5;
	__HAL_RCC_GPIOA_CLK_ENABLE();
	HAL_GPIO_Init(GPIOA, &LED);
}

void Error_Handler(void){
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
	...

0800031c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000322:	2300      	movs	r3, #0
 8000324:	607b      	str	r3, [r7, #4]
 8000326:	4b10      	ldr	r3, [pc, #64]	; (8000368 <HAL_MspInit+0x4c>)
 8000328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800032a:	4a0f      	ldr	r2, [pc, #60]	; (8000368 <HAL_MspInit+0x4c>)
 800032c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000330:	6453      	str	r3, [r2, #68]	; 0x44
 8000332:	4b0d      	ldr	r3, [pc, #52]	; (8000368 <HAL_MspInit+0x4c>)
 8000334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800033e:	2300      	movs	r3, #0
 8000340:	603b      	str	r3, [r7, #0]
 8000342:	4b09      	ldr	r3, [pc, #36]	; (8000368 <HAL_MspInit+0x4c>)
 8000344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000346:	4a08      	ldr	r2, [pc, #32]	; (8000368 <HAL_MspInit+0x4c>)
 8000348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800034c:	6413      	str	r3, [r2, #64]	; 0x40
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <HAL_MspInit+0x4c>)
 8000350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000356:	603b      	str	r3, [r7, #0]
 8000358:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800035a:	2007      	movs	r0, #7
 800035c:	f000 fbd4 	bl	8000b08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000360:	bf00      	nop
 8000362:	3708      	adds	r7, #8
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40023800 	.word	0x40023800

0800036c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr

0800037a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800037a:	b480      	push	{r7}
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800037e:	e7fe      	b.n	800037e <HardFault_Handler+0x4>

08000380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000384:	e7fe      	b.n	8000384 <MemManage_Handler+0x4>

08000386 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000386:	b480      	push	{r7}
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800038a:	e7fe      	b.n	800038a <BusFault_Handler+0x4>

0800038c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000390:	e7fe      	b.n	8000390 <UsageFault_Handler+0x4>

08000392 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000392:	b480      	push	{r7}
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000396:	bf00      	nop
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr

080003a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a4:	bf00      	nop
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr

080003ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr

080003bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c0:	f000 faae 	bl	8000920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <SystemInit+0x28>)
 80003ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003d2:	4a07      	ldr	r2, [pc, #28]	; (80003f0 <SystemInit+0x28>)
 80003d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003dc:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <SystemInit+0x28>)
 80003de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003e2:	609a      	str	r2, [r3, #8]
#endif
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	e000ed00 	.word	0xe000ed00

080003f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800042c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003fa:	e003      	b.n	8000404 <LoopCopyDataInit>

080003fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003fc:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000400:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000402:	3104      	adds	r1, #4

08000404 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000404:	480b      	ldr	r0, [pc, #44]	; (8000434 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000406:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000408:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800040a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800040c:	d3f6      	bcc.n	80003fc <CopyDataInit>
  ldr  r2, =_sbss
 800040e:	4a0b      	ldr	r2, [pc, #44]	; (800043c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000410:	e002      	b.n	8000418 <LoopFillZerobss>

08000412 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000412:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000414:	f842 3b04 	str.w	r3, [r2], #4

08000418 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000418:	4b09      	ldr	r3, [pc, #36]	; (8000440 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800041a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800041c:	d3f9      	bcc.n	8000412 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800041e:	f7ff ffd3 	bl	80003c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000422:	f000 feb3 	bl	800118c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000426:	f7ff feed 	bl	8000204 <main>
  bx  lr    
 800042a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800042c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000430:	08001204 	.word	0x08001204
  ldr  r0, =_sdata
 8000434:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000438:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 800043c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000440:	20000080 	.word	0x20000080

08000444 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000444:	e7fe      	b.n	8000444 <ADC_IRQHandler>

08000446 <LCD_init>:
  * @note  Instruction macros can be modified in LCD16x2.h for any other ini configuration.
  *
  * @param  LCD16x2_CfgParam Configuration structure.
  */

void LCD_init(LCD16x2_CfgType *LCD16x2_CfgParam){
 8000446:	b580      	push	{r7, lr}
 8000448:	b082      	sub	sp, #8
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]

	//Power on
	// WAIT 15 ms to be sure the LCD has Power on correctly
	HAL_Delay(150);
 800044e:	2096      	movs	r0, #150	; 0x96
 8000450:	f000 fa86 	bl	8000960 <HAL_Delay>
	// Ini instruction as given in datasheet
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_ini);
 8000454:	2103      	movs	r1, #3
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f000 f85f 	bl	800051a <LCD_cmd>
	HAL_Delay(5);
 800045c:	2005      	movs	r0, #5
 800045e:	f000 fa7f 	bl	8000960 <HAL_Delay>
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_ini);
 8000462:	2103      	movs	r1, #3
 8000464:	6878      	ldr	r0, [r7, #4]
 8000466:	f000 f858 	bl	800051a <LCD_cmd>
	delay_us(150);
 800046a:	2096      	movs	r0, #150	; 0x96
 800046c:	f000 fe74 	bl	8001158 <delay_us>
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_ini);
 8000470:	2103      	movs	r1, #3
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f000 f851 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_4bits);
 8000478:	2102      	movs	r1, #2
 800047a:	6878      	ldr	r0, [r7, #4]
 800047c:	f000 f84d 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_lines_font_1);
 8000480:	2102      	movs	r1, #2
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	f000 f849 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_fun_set_lines_font_2);
 8000488:	2108      	movs	r1, #8
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f845 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_off_1);
 8000490:	2100      	movs	r1, #0
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f000 f841 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_off_2);
 8000498:	210c      	movs	r1, #12
 800049a:	6878      	ldr	r0, [r7, #4]
 800049c:	f000 f83d 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_clr_1);
 80004a0:	2100      	movs	r1, #0
 80004a2:	6878      	ldr	r0, [r7, #4]
 80004a4:	f000 f839 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_clr_2);
 80004a8:	2101      	movs	r1, #1
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	f000 f835 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_mode_set_1);
 80004b0:	2100      	movs	r1, #0
 80004b2:	6878      	ldr	r0, [r7, #4]
 80004b4:	f000 f831 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_mode_set_2);
 80004b8:	2103      	movs	r1, #3
 80004ba:	6878      	ldr	r0, [r7, #4]
 80004bc:	f000 f82d 	bl	800051a <LCD_cmd>

}
 80004c0:	bf00      	nop
 80004c2:	3708      	adds	r7, #8
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <LCD_write_char>:
  * @param LCD16x2_CfgParam Configuration structure.
  *
  * @param Char Char to write on the LCD
  */

void LCD_write_char(LCD16x2_CfgType *LCD16x2_CfgParam, char Data){
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	460b      	mov	r3, r1
 80004d2:	70fb      	strb	r3, [r7, #3]

	// Divide the 8 bit caracters in two 2 bits
	uint8_t LowNibble, HighNibble;

	LowNibble = Data&0x0F;
 80004d4:	78fb      	ldrb	r3, [r7, #3]
 80004d6:	f003 030f 	and.w	r3, r3, #15
 80004da:	73fb      	strb	r3, [r7, #15]
	HighNibble = Data&0xF0;
 80004dc:	78fb      	ldrb	r3, [r7, #3]
 80004de:	f023 030f 	bic.w	r3, r3, #15
 80004e2:	73bb      	strb	r3, [r7, #14]
	HighNibble = (HighNibble>>4);
 80004e4:	7bbb      	ldrb	r3, [r7, #14]
 80004e6:	091b      	lsrs	r3, r3, #4
 80004e8:	73bb      	strb	r3, [r7, #14]

	uint8_t address = 0b100000; //Used to complete instruction to 6bits
 80004ea:	2320      	movs	r3, #32
 80004ec:	737b      	strb	r3, [r7, #13]

	LowNibble |= address;
 80004ee:	7bfa      	ldrb	r2, [r7, #15]
 80004f0:	7b7b      	ldrb	r3, [r7, #13]
 80004f2:	4313      	orrs	r3, r2
 80004f4:	73fb      	strb	r3, [r7, #15]
	HighNibble |= address;
 80004f6:	7bba      	ldrb	r2, [r7, #14]
 80004f8:	7b7b      	ldrb	r3, [r7, #13]
 80004fa:	4313      	orrs	r3, r2
 80004fc:	73bb      	strb	r3, [r7, #14]

	LCD_cmd(LCD16x2_CfgParam, HighNibble);
 80004fe:	7bbb      	ldrb	r3, [r7, #14]
 8000500:	4619      	mov	r1, r3
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f000 f809 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LowNibble);
 8000508:	7bfb      	ldrb	r3, [r7, #15]
 800050a:	4619      	mov	r1, r3
 800050c:	6878      	ldr	r0, [r7, #4]
 800050e:	f000 f804 	bl	800051a <LCD_cmd>

}
 8000512:	bf00      	nop
 8000514:	3710      	adds	r7, #16
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <LCD_cmd>:
  * @param LCD16x2_CfgParam Configuration structure.
  *
  * @param Inst Instruction, some example for initialization can be found on header file.
  */

void LCD_cmd(LCD16x2_CfgType *LCD16x2_CfgParam, uint8_t Inst){
 800051a:	b580      	push	{r7, lr}
 800051c:	b082      	sub	sp, #8
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	460b      	mov	r3, r1
 8000524:	70fb      	strb	r3, [r7, #3]

	LCD_pin_set(LCD16x2_CfgParam, Inst);
 8000526:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800052a:	4619      	mov	r1, r3
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f000 f8c7 	bl	80006c0 <LCD_pin_set>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO, LCD16x2_CfgParam->EN_PIN, 1);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	899b      	ldrh	r3, [r3, #12]
 800053a:	2201      	movs	r2, #1
 800053c:	4619      	mov	r1, r3
 800053e:	f000 fca9 	bl	8000e94 <HAL_GPIO_WritePin>
	delay_us(LCD16x2_CfgParam->LCD_EN_Delay);
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	8a5b      	ldrh	r3, [r3, #18]
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fe06 	bl	8001158 <delay_us>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO, LCD16x2_CfgParam->EN_PIN,0);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6818      	ldr	r0, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	899b      	ldrh	r3, [r3, #12]
 8000554:	2200      	movs	r2, #0
 8000556:	4619      	mov	r1, r3
 8000558:	f000 fc9c 	bl	8000e94 <HAL_GPIO_WritePin>
	delay_us(LCD16x2_CfgParam->LCD_EN_Delay);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	8a5b      	ldrh	r3, [r3, #18]
 8000560:	4618      	mov	r0, r3
 8000562:	f000 fdf9 	bl	8001158 <delay_us>
}
 8000566:	bf00      	nop
 8000568:	3708      	adds	r7, #8
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <LCD_clear>:
  * @note
  *
  * @param  LCD16x2_CfgParam Configuration structure.
  *
  */
void LCD_clear(LCD16x2_CfgType *LCD16x2_CfgParam){
 800056e:	b580      	push	{r7, lr}
 8000570:	b082      	sub	sp, #8
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_clr_1);
 8000576:	2100      	movs	r1, #0
 8000578:	6878      	ldr	r0, [r7, #4]
 800057a:	f7ff ffce 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LCD_dp_clr_2);
 800057e:	2101      	movs	r1, #1
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff ffca 	bl	800051a <LCD_cmd>
	HAL_Delay(2);
 8000586:	2002      	movs	r0, #2
 8000588:	f000 f9ea 	bl	8000960 <HAL_Delay>
}
 800058c:	bf00      	nop
 800058e:	3708      	adds	r7, #8
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}

08000594 <LCD_set_cursor>:
  * @param  column, Column where you want the cursor.
  *
  * @param    row, Row where you want the cursor.
  *
  */
void LCD_set_cursor(LCD16x2_CfgType *LCD16x2_CfgParam, uint8_t column, uint8_t row){
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	70fb      	strb	r3, [r7, #3]
 80005a0:	4613      	mov	r3, r2
 80005a2:	70bb      	strb	r3, [r7, #2]

	uint8_t LowNibble, HighNibble;
	int8_t addr =0 ; // Base address for DDRAM is 0b1000 0000
 80005a4:	2300      	movs	r3, #0
 80005a6:	73fb      	strb	r3, [r7, #15]

if (row ==1 ){
 80005a8:	78bb      	ldrb	r3, [r7, #2]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d11a      	bne.n	80005e4 <LCD_set_cursor+0x50>

	addr =  0x80+column-1;          // Example: Column 5 addr is 0x04 -> 0b1000 0000+0101-0001 = 0b1000 0100
 80005ae:	78fb      	ldrb	r3, [r7, #3]
 80005b0:	337f      	adds	r3, #127	; 0x7f
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	73fb      	strb	r3, [r7, #15]

	LowNibble = addr&0x0F;			// would be 0000 ADR ADR ADR ADR (0000 0100 in the example)
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	f003 030f 	and.w	r3, r3, #15
 80005bc:	73bb      	strb	r3, [r7, #14]
	HighNibble = (addr>>4);			// would be  0000 1	 ADR ADR ADR (0000 1000 in the example)
 80005be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005c2:	111b      	asrs	r3, r3, #4
 80005c4:	b25b      	sxtb	r3, r3
 80005c6:	737b      	strb	r3, [r7, #13]
	HighNibble &= 0x0F;
 80005c8:	7b7b      	ldrb	r3, [r7, #13]
 80005ca:	f003 030f 	and.w	r3, r3, #15
 80005ce:	737b      	strb	r3, [r7, #13]
	/*No need for more changes because RS and RW stay at 0*/
	LCD_cmd(LCD16x2_CfgParam, HighNibble);
 80005d0:	7b7b      	ldrb	r3, [r7, #13]
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f7ff ffa0 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LowNibble);
 80005da:	7bbb      	ldrb	r3, [r7, #14]
 80005dc:	4619      	mov	r1, r3
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f7ff ff9b 	bl	800051a <LCD_cmd>
}
if (row == 2){
 80005e4:	78bb      	ldrb	r3, [r7, #2]
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	d11a      	bne.n	8000620 <LCD_set_cursor+0x8c>

	addr = 0x80+0x40+column-1;			// Example: Column 5 addr is 0x44 -> 0b1000 0000 + 0b0100+0101 -0001 = 0b1100 0100
 80005ea:	78fb      	ldrb	r3, [r7, #3]
 80005ec:	3b41      	subs	r3, #65	; 0x41
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	73fb      	strb	r3, [r7, #15]

	LowNibble = addr&0x0F;				// would be 0000 ADR ADR ADR ADR (0000 0100 in the example)
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	73bb      	strb	r3, [r7, #14]
	HighNibble = (addr>>4);				// would be  0000 1	 ADR ADR ADR (0000 1100 in the example)
 80005fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005fe:	111b      	asrs	r3, r3, #4
 8000600:	b25b      	sxtb	r3, r3
 8000602:	737b      	strb	r3, [r7, #13]
	HighNibble &= 0x0F;					// To be sure RS and RW are 0 even with signal extension
 8000604:	7b7b      	ldrb	r3, [r7, #13]
 8000606:	f003 030f 	and.w	r3, r3, #15
 800060a:	737b      	strb	r3, [r7, #13]

	/*No need for more changes because RS and RW stay at 0*/
	LCD_cmd(LCD16x2_CfgParam, HighNibble);
 800060c:	7b7b      	ldrb	r3, [r7, #13]
 800060e:	4619      	mov	r1, r3
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff ff82 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, LowNibble);
 8000616:	7bbb      	ldrb	r3, [r7, #14]
 8000618:	4619      	mov	r1, r3
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff ff7d 	bl	800051a <LCD_cmd>
}
delay_us(LCD16x2_CfgParam->LCD_EN_Delay);  //This operation has a delay given in the datasheet.
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	8a5b      	ldrh	r3, [r3, #18]
 8000624:	4618      	mov	r0, r3
 8000626:	f000 fd97 	bl	8001158 <delay_us>
}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <LCD_write_string>:
  * @param  *string, address to the string.
  *
  *
  */

void LCD_write_string(LCD16x2_CfgType *LCD16x2_CfgParam, char *string){
 8000632:	b580      	push	{r7, lr}
 8000634:	b084      	sub	sp, #16
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
 800063a:	6039      	str	r1, [r7, #0]

	for (int i = 0; string[i]!= '\0'; i++){
 800063c:	2300      	movs	r3, #0
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	e00a      	b.n	8000658 <LCD_write_string+0x26>
		LCD_write_char(LCD16x2_CfgParam, string[i]);
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	683a      	ldr	r2, [r7, #0]
 8000646:	4413      	add	r3, r2
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	4619      	mov	r1, r3
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f7ff ff3b 	bl	80004c8 <LCD_write_char>
	for (int i = 0; string[i]!= '\0'; i++){
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	3301      	adds	r3, #1
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	683a      	ldr	r2, [r7, #0]
 800065c:	4413      	add	r3, r2
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1ee      	bne.n	8000642 <LCD_write_string+0x10>
	}

}
 8000664:	bf00      	nop
 8000666:	3710      	adds	r7, #16
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <LCD_SL>:
  * @param  LCD16x2_CfgParam Configuration structure.
  *
  *
  */

void LCD_SL(LCD16x2_CfgType *LCD16x2_CfgParam){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	//    RS RW DB7 DB6 DB5 DB4 BD3 DB2 DB1 DB0
	// 0b 0   0  0   0   0   1   1   0   *    *
	// High Nibble -> 0001
	// Low Nibble  -> 1000

	LCD_cmd(LCD16x2_CfgParam, 0x01);
 8000674:	2101      	movs	r1, #1
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff ff4f 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, 0x08);
 800067c:	2108      	movs	r1, #8
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f7ff ff4b 	bl	800051a <LCD_cmd>
	delay_us(LCD16x2_CfgParam->LCD_EN_Delay);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	8a5b      	ldrh	r3, [r3, #18]
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fd65 	bl	8001158 <delay_us>

}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}

08000696 <LCD_SR>:
  * @param  LCD16x2_CfgParam Configuration structure.
  *
  *
  */

void LCD_SR(LCD16x2_CfgType *LCD16x2_CfgParam){
 8000696:	b580      	push	{r7, lr}
 8000698:	b082      	sub	sp, #8
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
	//    RS RW DB7 DB6 DB5 DB4 BD3 DB2 DB1 DB0
	// 0b 0   0  0   0   0   1   1   1   *    *
	// High Nibble -> 0001
	// Low Nibble  -> 1100

	LCD_cmd(LCD16x2_CfgParam, 0x01);
 800069e:	2101      	movs	r1, #1
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ff3a 	bl	800051a <LCD_cmd>
	LCD_cmd(LCD16x2_CfgParam, 0x0C);
 80006a6:	210c      	movs	r1, #12
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff ff36 	bl	800051a <LCD_cmd>
	delay_us(LCD16x2_CfgParam->LCD_EN_Delay);
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	8a5b      	ldrh	r3, [r3, #18]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fd50 	bl	8001158 <delay_us>

}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <LCD_pin_set>:
  * @param  Instr, 6 bits instruction with 1 to indicate high and 0 to indicate low.
  *
  */


static void LCD_pin_set(LCD16x2_CfgType *LCD16x2_CfgParam, int8_t Instr){
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	460b      	mov	r3, r1
 80006ca:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->RS_PIN, ((Instr)&(1<<5))>>5);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6818      	ldr	r0, [r3, #0]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	8a19      	ldrh	r1, [r3, #16]
 80006d4:	78fb      	ldrb	r3, [r7, #3]
 80006d6:	115b      	asrs	r3, r3, #5
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	461a      	mov	r2, r3
 80006e2:	f000 fbd7 	bl	8000e94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->RW_PIN, ((Instr)&(1<<4))>>4);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6818      	ldr	r0, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	89d9      	ldrh	r1, [r3, #14]
 80006ee:	78fb      	ldrb	r3, [r7, #3]
 80006f0:	111b      	asrs	r3, r3, #4
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	461a      	mov	r2, r3
 80006fc:	f000 fbca 	bl	8000e94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->D7_PIN, ((Instr)&(1<<3))>>3);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6818      	ldr	r0, [r3, #0]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	8959      	ldrh	r1, [r3, #10]
 8000708:	78fb      	ldrb	r3, [r7, #3]
 800070a:	10db      	asrs	r3, r3, #3
 800070c:	b2db      	uxtb	r3, r3
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	b2db      	uxtb	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	f000 fbbd 	bl	8000e94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->D6_PIN, ((Instr)&(1<<2))>>2);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6818      	ldr	r0, [r3, #0]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	8919      	ldrh	r1, [r3, #8]
 8000722:	78fb      	ldrb	r3, [r7, #3]
 8000724:	109b      	asrs	r3, r3, #2
 8000726:	b2db      	uxtb	r3, r3
 8000728:	f003 0301 	and.w	r3, r3, #1
 800072c:	b2db      	uxtb	r3, r3
 800072e:	461a      	mov	r2, r3
 8000730:	f000 fbb0 	bl	8000e94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->D5_PIN, ((Instr)&(1<<1))>>1);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6818      	ldr	r0, [r3, #0]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	88d9      	ldrh	r1, [r3, #6]
 800073c:	78fb      	ldrb	r3, [r7, #3]
 800073e:	105b      	asrs	r3, r3, #1
 8000740:	b2db      	uxtb	r3, r3
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	b2db      	uxtb	r3, r3
 8000748:	461a      	mov	r2, r3
 800074a:	f000 fba3 	bl	8000e94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16x2_CfgParam->LCD_GPIO,LCD16x2_CfgParam->D4_PIN, (Instr)&(1));
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	8899      	ldrh	r1, [r3, #4]
 8000756:	78fb      	ldrb	r3, [r7, #3]
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	f000 fb98 	bl	8000e94 <HAL_GPIO_WritePin>
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <LCD_GPIO_cfg>:
*
* @param  Instr, 6 bits instruction with 1 to indicate high and 0 to indicate low.
*
*/

void LCD_GPIO_cfg(LCD16x2_CfgType *LCD16x2_CfgParam){
 800076c:	b580      	push	{r7, lr}
 800076e:	b08c      	sub	sp, #48	; 0x30
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]

	if(LCD16x2_CfgParam->LCD_GPIO == GPIOA)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a3b      	ldr	r2, [pc, #236]	; (8000868 <LCD_GPIO_cfg+0xfc>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d10d      	bne.n	800079a <LCD_GPIO_cfg+0x2e>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	61bb      	str	r3, [r7, #24]
 8000782:	4b3a      	ldr	r3, [pc, #232]	; (800086c <LCD_GPIO_cfg+0x100>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a39      	ldr	r2, [pc, #228]	; (800086c <LCD_GPIO_cfg+0x100>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b37      	ldr	r3, [pc, #220]	; (800086c <LCD_GPIO_cfg+0x100>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	61bb      	str	r3, [r7, #24]
 8000798:	69bb      	ldr	r3, [r7, #24]
	if(LCD16x2_CfgParam->LCD_GPIO == GPIOB)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a34      	ldr	r2, [pc, #208]	; (8000870 <LCD_GPIO_cfg+0x104>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d10d      	bne.n	80007c0 <LCD_GPIO_cfg+0x54>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	4b30      	ldr	r3, [pc, #192]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ac:	4a2f      	ldr	r2, [pc, #188]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007ae:	f043 0302 	orr.w	r3, r3, #2
 80007b2:	6313      	str	r3, [r2, #48]	; 0x30
 80007b4:	4b2d      	ldr	r3, [pc, #180]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b8:	f003 0302 	and.w	r3, r3, #2
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697b      	ldr	r3, [r7, #20]
	if(LCD16x2_CfgParam->LCD_GPIO == GPIOC)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a2b      	ldr	r2, [pc, #172]	; (8000874 <LCD_GPIO_cfg+0x108>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d10d      	bne.n	80007e6 <LCD_GPIO_cfg+0x7a>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	4b27      	ldr	r3, [pc, #156]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a26      	ldr	r2, [pc, #152]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007d4:	f043 0304 	orr.w	r3, r3, #4
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b24      	ldr	r3, [pc, #144]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0304 	and.w	r3, r3, #4
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]
	if(LCD16x2_CfgParam->LCD_GPIO == GPIOD)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a23      	ldr	r2, [pc, #140]	; (8000878 <LCD_GPIO_cfg+0x10c>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d10d      	bne.n	800080c <LCD_GPIO_cfg+0xa0>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	4b1d      	ldr	r3, [pc, #116]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f8:	4a1c      	ldr	r2, [pc, #112]	; (800086c <LCD_GPIO_cfg+0x100>)
 80007fa:	f043 0308 	orr.w	r3, r3, #8
 80007fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000800:	4b1a      	ldr	r3, [pc, #104]	; (800086c <LCD_GPIO_cfg+0x100>)
 8000802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000804:	f003 0308 	and.w	r3, r3, #8
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]

	GPIO_InitTypeDef LCD_GPIO;

	LCD_GPIO.Pin = LCD16x2_CfgParam->D7_PIN | LCD16x2_CfgParam->D6_PIN | LCD16x2_CfgParam->D5_PIN | LCD16x2_CfgParam->D4_PIN | LCD16x2_CfgParam->EN_PIN | LCD16x2_CfgParam->RS_PIN | LCD16x2_CfgParam->RW_PIN;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	895a      	ldrh	r2, [r3, #10]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	891b      	ldrh	r3, [r3, #8]
 8000814:	4313      	orrs	r3, r2
 8000816:	b29a      	uxth	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	88db      	ldrh	r3, [r3, #6]
 800081c:	4313      	orrs	r3, r2
 800081e:	b29a      	uxth	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	889b      	ldrh	r3, [r3, #4]
 8000824:	4313      	orrs	r3, r2
 8000826:	b29a      	uxth	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	899b      	ldrh	r3, [r3, #12]
 800082c:	4313      	orrs	r3, r2
 800082e:	b29a      	uxth	r2, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	8a1b      	ldrh	r3, [r3, #16]
 8000834:	4313      	orrs	r3, r2
 8000836:	b29a      	uxth	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	89db      	ldrh	r3, [r3, #14]
 800083c:	4313      	orrs	r3, r2
 800083e:	b29b      	uxth	r3, r3
 8000840:	61fb      	str	r3, [r7, #28]
	LCD_GPIO.Mode = GPIO_MODE_OUTPUT_PP;
 8000842:	2301      	movs	r3, #1
 8000844:	623b      	str	r3, [r7, #32]
	LCD_GPIO.Pull = GPIO_NOPULL;
 8000846:	2300      	movs	r3, #0
 8000848:	627b      	str	r3, [r7, #36]	; 0x24
	LCD_GPIO.Speed = GPIO_SPEED_LOW;
 800084a:	2300      	movs	r3, #0
 800084c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LCD16x2_CfgParam->LCD_GPIO, &LCD_GPIO);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	f107 021c 	add.w	r2, r7, #28
 8000856:	4611      	mov	r1, r2
 8000858:	4618      	mov	r0, r3
 800085a:	f000 f989 	bl	8000b70 <HAL_GPIO_Init>

}
 800085e:	bf00      	nop
 8000860:	3730      	adds	r7, #48	; 0x30
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40020000 	.word	0x40020000
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400
 8000874:	40020800 	.word	0x40020800
 8000878:	40020c00 	.word	0x40020c00

0800087c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000880:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <HAL_Init+0x40>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a0d      	ldr	r2, [pc, #52]	; (80008bc <HAL_Init+0x40>)
 8000886:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800088a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800088c:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <HAL_Init+0x40>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a0a      	ldr	r2, [pc, #40]	; (80008bc <HAL_Init+0x40>)
 8000892:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000896:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <HAL_Init+0x40>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a07      	ldr	r2, [pc, #28]	; (80008bc <HAL_Init+0x40>)
 800089e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a4:	2003      	movs	r0, #3
 80008a6:	f000 f92f 	bl	8000b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008aa:	2000      	movs	r0, #0
 80008ac:	f000 f808 	bl	80008c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008b0:	f7ff fd34 	bl	800031c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40023c00 	.word	0x40023c00

080008c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008c8:	4b12      	ldr	r3, [pc, #72]	; (8000914 <HAL_InitTick+0x54>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <HAL_InitTick+0x58>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	4619      	mov	r1, r3
 80008d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008da:	fbb2 f3f3 	udiv	r3, r2, r3
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f939 	bl	8000b56 <HAL_SYSTICK_Config>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e00e      	b.n	800090c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2b0f      	cmp	r3, #15
 80008f2:	d80a      	bhi.n	800090a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008f4:	2200      	movs	r2, #0
 80008f6:	6879      	ldr	r1, [r7, #4]
 80008f8:	f04f 30ff 	mov.w	r0, #4294967295
 80008fc:	f000 f90f 	bl	8000b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000900:	4a06      	ldr	r2, [pc, #24]	; (800091c <HAL_InitTick+0x5c>)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000906:	2300      	movs	r3, #0
 8000908:	e000      	b.n	800090c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	20000008 	.word	0x20000008
 800091c:	20000004 	.word	0x20000004

08000920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <HAL_IncTick+0x20>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	461a      	mov	r2, r3
 800092a:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_IncTick+0x24>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4413      	add	r3, r2
 8000930:	4a04      	ldr	r2, [pc, #16]	; (8000944 <HAL_IncTick+0x24>)
 8000932:	6013      	str	r3, [r2, #0]
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	20000008 	.word	0x20000008
 8000944:	2000003c 	.word	0x2000003c

08000948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return uwTick;
 800094c:	4b03      	ldr	r3, [pc, #12]	; (800095c <HAL_GetTick+0x14>)
 800094e:	681b      	ldr	r3, [r3, #0]
}
 8000950:	4618      	mov	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	2000003c 	.word	0x2000003c

08000960 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000968:	f7ff ffee 	bl	8000948 <HAL_GetTick>
 800096c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000978:	d005      	beq.n	8000986 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800097a:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <HAL_Delay+0x40>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	461a      	mov	r2, r3
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	4413      	add	r3, r2
 8000984:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000986:	bf00      	nop
 8000988:	f7ff ffde 	bl	8000948 <HAL_GetTick>
 800098c:	4602      	mov	r2, r0
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	68fa      	ldr	r2, [r7, #12]
 8000994:	429a      	cmp	r2, r3
 8000996:	d8f7      	bhi.n	8000988 <HAL_Delay+0x28>
  {
  }
}
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000008 	.word	0x20000008

080009a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009c0:	4013      	ands	r3, r2
 80009c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009d6:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	60d3      	str	r3, [r2, #12]
}
 80009dc:	bf00      	nop
 80009de:	3714      	adds	r7, #20
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f0:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <__NVIC_GetPriorityGrouping+0x18>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	f003 0307 	and.w	r3, r3, #7
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	6039      	str	r1, [r7, #0]
 8000a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	db0a      	blt.n	8000a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	490c      	ldr	r1, [pc, #48]	; (8000a54 <__NVIC_SetPriority+0x4c>)
 8000a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a26:	0112      	lsls	r2, r2, #4
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	440b      	add	r3, r1
 8000a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a30:	e00a      	b.n	8000a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	4908      	ldr	r1, [pc, #32]	; (8000a58 <__NVIC_SetPriority+0x50>)
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	f003 030f 	and.w	r3, r3, #15
 8000a3e:	3b04      	subs	r3, #4
 8000a40:	0112      	lsls	r2, r2, #4
 8000a42:	b2d2      	uxtb	r2, r2
 8000a44:	440b      	add	r3, r1
 8000a46:	761a      	strb	r2, [r3, #24]
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	e000e100 	.word	0xe000e100
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b089      	sub	sp, #36	; 0x24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f003 0307 	and.w	r3, r3, #7
 8000a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	f1c3 0307 	rsb	r3, r3, #7
 8000a76:	2b04      	cmp	r3, #4
 8000a78:	bf28      	it	cs
 8000a7a:	2304      	movcs	r3, #4
 8000a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	3304      	adds	r3, #4
 8000a82:	2b06      	cmp	r3, #6
 8000a84:	d902      	bls.n	8000a8c <NVIC_EncodePriority+0x30>
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	3b03      	subs	r3, #3
 8000a8a:	e000      	b.n	8000a8e <NVIC_EncodePriority+0x32>
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a90:	f04f 32ff 	mov.w	r2, #4294967295
 8000a94:	69bb      	ldr	r3, [r7, #24]
 8000a96:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9a:	43da      	mvns	r2, r3
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8000aae:	43d9      	mvns	r1, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab4:	4313      	orrs	r3, r2
         );
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3724      	adds	r7, #36	; 0x24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
	...

08000ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ad4:	d301      	bcc.n	8000ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e00f      	b.n	8000afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ada:	4a0a      	ldr	r2, [pc, #40]	; (8000b04 <SysTick_Config+0x40>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ae2:	210f      	movs	r1, #15
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	f7ff ff8e 	bl	8000a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aec:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <SysTick_Config+0x40>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000af2:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <SysTick_Config+0x40>)
 8000af4:	2207      	movs	r2, #7
 8000af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000af8:	2300      	movs	r3, #0
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	e000e010 	.word	0xe000e010

08000b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f7ff ff47 	bl	80009a4 <__NVIC_SetPriorityGrouping>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b086      	sub	sp, #24
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	4603      	mov	r3, r0
 8000b26:	60b9      	str	r1, [r7, #8]
 8000b28:	607a      	str	r2, [r7, #4]
 8000b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b30:	f7ff ff5c 	bl	80009ec <__NVIC_GetPriorityGrouping>
 8000b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	68b9      	ldr	r1, [r7, #8]
 8000b3a:	6978      	ldr	r0, [r7, #20]
 8000b3c:	f7ff ff8e 	bl	8000a5c <NVIC_EncodePriority>
 8000b40:	4602      	mov	r2, r0
 8000b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b46:	4611      	mov	r1, r2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff ff5d 	bl	8000a08 <__NVIC_SetPriority>
}
 8000b4e:	bf00      	nop
 8000b50:	3718      	adds	r7, #24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b082      	sub	sp, #8
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f7ff ffb0 	bl	8000ac4 <SysTick_Config>
 8000b64:	4603      	mov	r3, r0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b089      	sub	sp, #36	; 0x24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
 8000b8a:	e165      	b.n	8000e58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	fa02 f303 	lsl.w	r3, r2, r3
 8000b94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	697a      	ldr	r2, [r7, #20]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f040 8154 	bne.w	8000e52 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d00b      	beq.n	8000bca <HAL_GPIO_Init+0x5a>
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	d007      	beq.n	8000bca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bbe:	2b11      	cmp	r3, #17
 8000bc0:	d003      	beq.n	8000bca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	2b12      	cmp	r3, #18
 8000bc8:	d130      	bne.n	8000c2c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43db      	mvns	r3, r3
 8000bdc:	69ba      	ldr	r2, [r7, #24]
 8000bde:	4013      	ands	r3, r2
 8000be0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	68da      	ldr	r2, [r3, #12]
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	69ba      	ldr	r2, [r7, #24]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	69ba      	ldr	r2, [r7, #24]
 8000bf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c00:	2201      	movs	r2, #1
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	69ba      	ldr	r2, [r7, #24]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	091b      	lsrs	r3, r3, #4
 8000c16:	f003 0201 	and.w	r2, r3, #1
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	69ba      	ldr	r2, [r7, #24]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	69ba      	ldr	r2, [r7, #24]
 8000c2a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	2203      	movs	r2, #3
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4013      	ands	r3, r2
 8000c42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	689a      	ldr	r2, [r3, #8]
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d003      	beq.n	8000c6c <HAL_GPIO_Init+0xfc>
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	2b12      	cmp	r3, #18
 8000c6a:	d123      	bne.n	8000cb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	08da      	lsrs	r2, r3, #3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3208      	adds	r2, #8
 8000c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	f003 0307 	and.w	r3, r3, #7
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	220f      	movs	r2, #15
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	69ba      	ldr	r2, [r7, #24]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	691a      	ldr	r2, [r3, #16]
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	08da      	lsrs	r2, r3, #3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	3208      	adds	r2, #8
 8000cae:	69b9      	ldr	r1, [r7, #24]
 8000cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	69ba      	ldr	r2, [r7, #24]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f003 0203 	and.w	r2, r3, #3
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	69ba      	ldr	r2, [r7, #24]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	69ba      	ldr	r2, [r7, #24]
 8000ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f000 80ae 	beq.w	8000e52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	4b5c      	ldr	r3, [pc, #368]	; (8000e6c <HAL_GPIO_Init+0x2fc>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfe:	4a5b      	ldr	r2, [pc, #364]	; (8000e6c <HAL_GPIO_Init+0x2fc>)
 8000d00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d04:	6453      	str	r3, [r2, #68]	; 0x44
 8000d06:	4b59      	ldr	r3, [pc, #356]	; (8000e6c <HAL_GPIO_Init+0x2fc>)
 8000d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d12:	4a57      	ldr	r2, [pc, #348]	; (8000e70 <HAL_GPIO_Init+0x300>)
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	089b      	lsrs	r3, r3, #2
 8000d18:	3302      	adds	r3, #2
 8000d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	220f      	movs	r2, #15
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	4013      	ands	r3, r2
 8000d34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a4e      	ldr	r2, [pc, #312]	; (8000e74 <HAL_GPIO_Init+0x304>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d025      	beq.n	8000d8a <HAL_GPIO_Init+0x21a>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a4d      	ldr	r2, [pc, #308]	; (8000e78 <HAL_GPIO_Init+0x308>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d01f      	beq.n	8000d86 <HAL_GPIO_Init+0x216>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a4c      	ldr	r2, [pc, #304]	; (8000e7c <HAL_GPIO_Init+0x30c>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d019      	beq.n	8000d82 <HAL_GPIO_Init+0x212>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4a4b      	ldr	r2, [pc, #300]	; (8000e80 <HAL_GPIO_Init+0x310>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d013      	beq.n	8000d7e <HAL_GPIO_Init+0x20e>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a4a      	ldr	r2, [pc, #296]	; (8000e84 <HAL_GPIO_Init+0x314>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d00d      	beq.n	8000d7a <HAL_GPIO_Init+0x20a>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4a49      	ldr	r2, [pc, #292]	; (8000e88 <HAL_GPIO_Init+0x318>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d007      	beq.n	8000d76 <HAL_GPIO_Init+0x206>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a48      	ldr	r2, [pc, #288]	; (8000e8c <HAL_GPIO_Init+0x31c>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d101      	bne.n	8000d72 <HAL_GPIO_Init+0x202>
 8000d6e:	2306      	movs	r3, #6
 8000d70:	e00c      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d72:	2307      	movs	r3, #7
 8000d74:	e00a      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d76:	2305      	movs	r3, #5
 8000d78:	e008      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	e006      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e004      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d82:	2302      	movs	r3, #2
 8000d84:	e002      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d86:	2301      	movs	r3, #1
 8000d88:	e000      	b.n	8000d8c <HAL_GPIO_Init+0x21c>
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	69fa      	ldr	r2, [r7, #28]
 8000d8e:	f002 0203 	and.w	r2, r2, #3
 8000d92:	0092      	lsls	r2, r2, #2
 8000d94:	4093      	lsls	r3, r2
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d9c:	4934      	ldr	r1, [pc, #208]	; (8000e70 <HAL_GPIO_Init+0x300>)
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	3302      	adds	r3, #2
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000daa:	4b39      	ldr	r3, [pc, #228]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	43db      	mvns	r3, r3
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	4013      	ands	r3, r2
 8000db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d003      	beq.n	8000dce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000dc6:	69ba      	ldr	r2, [r7, #24]
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000dce:	4a30      	ldr	r2, [pc, #192]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000dd4:	4b2e      	ldr	r3, [pc, #184]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000df8:	4a25      	ldr	r2, [pc, #148]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dfe:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	43db      	mvns	r3, r3
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e22:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e28:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4013      	ands	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e4c:	4a10      	ldr	r2, [pc, #64]	; (8000e90 <HAL_GPIO_Init+0x320>)
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3301      	adds	r3, #1
 8000e56:	61fb      	str	r3, [r7, #28]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	2b0f      	cmp	r3, #15
 8000e5c:	f67f ae96 	bls.w	8000b8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e60:	bf00      	nop
 8000e62:	3724      	adds	r7, #36	; 0x24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40013800 	.word	0x40013800
 8000e74:	40020000 	.word	0x40020000
 8000e78:	40020400 	.word	0x40020400
 8000e7c:	40020800 	.word	0x40020800
 8000e80:	40020c00 	.word	0x40020c00
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40021400 	.word	0x40021400
 8000e8c:	40021800 	.word	0x40021800
 8000e90:	40013c00 	.word	0x40013c00

08000e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	807b      	strh	r3, [r7, #2]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ea4:	787b      	ldrb	r3, [r7, #1]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d003      	beq.n	8000eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eaa:	887a      	ldrh	r2, [r7, #2]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000eb0:	e003      	b.n	8000eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000eb2:	887b      	ldrh	r3, [r7, #2]
 8000eb4:	041a      	lsls	r2, r3, #16
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	619a      	str	r2, [r3, #24]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
	...

08000ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	; (8000edc <HAL_RCC_GetHCLKFreq+0x14>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	20000000 	.word	0x20000000

08000ee0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d101      	bne.n	8000ef2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e01d      	b.n	8000f2e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d106      	bne.n	8000f0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f000 f815 	bl	8000f36 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2202      	movs	r2, #2
 8000f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3304      	adds	r3, #4
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4610      	mov	r0, r2
 8000f20:	f000 f838 	bl	8000f94 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2201      	movs	r2, #1
 8000f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b085      	sub	sp, #20
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2202      	movs	r2, #2
 8000f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2b06      	cmp	r3, #6
 8000f6a:	d007      	beq.n	8000f7c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f042 0201 	orr.w	r2, r2, #1
 8000f7a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3714      	adds	r7, #20
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a40      	ldr	r2, [pc, #256]	; (80010a8 <TIM_Base_SetConfig+0x114>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d013      	beq.n	8000fd4 <TIM_Base_SetConfig+0x40>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fb2:	d00f      	beq.n	8000fd4 <TIM_Base_SetConfig+0x40>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a3d      	ldr	r2, [pc, #244]	; (80010ac <TIM_Base_SetConfig+0x118>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d00b      	beq.n	8000fd4 <TIM_Base_SetConfig+0x40>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4a3c      	ldr	r2, [pc, #240]	; (80010b0 <TIM_Base_SetConfig+0x11c>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d007      	beq.n	8000fd4 <TIM_Base_SetConfig+0x40>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a3b      	ldr	r2, [pc, #236]	; (80010b4 <TIM_Base_SetConfig+0x120>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d003      	beq.n	8000fd4 <TIM_Base_SetConfig+0x40>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4a3a      	ldr	r2, [pc, #232]	; (80010b8 <TIM_Base_SetConfig+0x124>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d108      	bne.n	8000fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a2f      	ldr	r2, [pc, #188]	; (80010a8 <TIM_Base_SetConfig+0x114>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d02b      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ff4:	d027      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a2c      	ldr	r2, [pc, #176]	; (80010ac <TIM_Base_SetConfig+0x118>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d023      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a2b      	ldr	r2, [pc, #172]	; (80010b0 <TIM_Base_SetConfig+0x11c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d01f      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a2a      	ldr	r2, [pc, #168]	; (80010b4 <TIM_Base_SetConfig+0x120>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d01b      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a29      	ldr	r2, [pc, #164]	; (80010b8 <TIM_Base_SetConfig+0x124>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d017      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a28      	ldr	r2, [pc, #160]	; (80010bc <TIM_Base_SetConfig+0x128>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d013      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a27      	ldr	r2, [pc, #156]	; (80010c0 <TIM_Base_SetConfig+0x12c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d00f      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a26      	ldr	r2, [pc, #152]	; (80010c4 <TIM_Base_SetConfig+0x130>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d00b      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a25      	ldr	r2, [pc, #148]	; (80010c8 <TIM_Base_SetConfig+0x134>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d007      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a24      	ldr	r2, [pc, #144]	; (80010cc <TIM_Base_SetConfig+0x138>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d003      	beq.n	8001046 <TIM_Base_SetConfig+0xb2>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a23      	ldr	r2, [pc, #140]	; (80010d0 <TIM_Base_SetConfig+0x13c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d108      	bne.n	8001058 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800104c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	4313      	orrs	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	4313      	orrs	r3, r2
 8001064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <TIM_Base_SetConfig+0x114>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d003      	beq.n	800108c <TIM_Base_SetConfig+0xf8>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <TIM_Base_SetConfig+0x124>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d103      	bne.n	8001094 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	691a      	ldr	r2, [r3, #16]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2201      	movs	r2, #1
 8001098:	615a      	str	r2, [r3, #20]
}
 800109a:	bf00      	nop
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40010000 	.word	0x40010000
 80010ac:	40000400 	.word	0x40000400
 80010b0:	40000800 	.word	0x40000800
 80010b4:	40000c00 	.word	0x40000c00
 80010b8:	40010400 	.word	0x40010400
 80010bc:	40014000 	.word	0x40014000
 80010c0:	40014400 	.word	0x40014400
 80010c4:	40014800 	.word	0x40014800
 80010c8:	40001800 	.word	0x40001800
 80010cc:	40001c00 	.word	0x40001c00
 80010d0:	40002000 	.word	0x40002000

080010d4 <timer_delay_init>:

#include "delay.h"
TIM_HandleTypeDef HTIMx;
uint32_t gu32_ticks = 0;

void timer_delay_init(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0

	uint32_t gu32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 80010da:	f7ff fef5 	bl	8000ec8 <HAL_RCC_GetHCLKFreq>
 80010de:	4602      	mov	r2, r0
 80010e0:	4b19      	ldr	r3, [pc, #100]	; (8001148 <timer_delay_init+0x74>)
 80010e2:	fba3 2302 	umull	r2, r3, r3, r2
 80010e6:	0c9b      	lsrs	r3, r3, #18
 80010e8:	607b      	str	r3, [r7, #4]

	HTIMx.Instance = TIM6;
 80010ea:	4b18      	ldr	r3, [pc, #96]	; (800114c <timer_delay_init+0x78>)
 80010ec:	4a18      	ldr	r2, [pc, #96]	; (8001150 <timer_delay_init+0x7c>)
 80010ee:	601a      	str	r2, [r3, #0]
	HTIMx.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f0:	4b16      	ldr	r3, [pc, #88]	; (800114c <timer_delay_init+0x78>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
	HTIMx.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <timer_delay_init+0x78>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
	HTIMx.Init.Prescaler = gu32_ticks-1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3b01      	subs	r3, #1
 8001100:	4a12      	ldr	r2, [pc, #72]	; (800114c <timer_delay_init+0x78>)
 8001102:	6053      	str	r3, [r2, #4]
	HTIMx.Init.Period = 0xFFFF;
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <timer_delay_init+0x78>)
 8001106:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800110a:	60da      	str	r2, [r3, #12]

	__HAL_RCC_TIM6_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	603b      	str	r3, [r7, #0]
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <timer_delay_init+0x80>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001114:	4a0f      	ldr	r2, [pc, #60]	; (8001154 <timer_delay_init+0x80>)
 8001116:	f043 0310 	orr.w	r3, r3, #16
 800111a:	6413      	str	r3, [r2, #64]	; 0x40
 800111c:	4b0d      	ldr	r3, [pc, #52]	; (8001154 <timer_delay_init+0x80>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001120:	f003 0310 	and.w	r3, r3, #16
 8001124:	603b      	str	r3, [r7, #0]
 8001126:	683b      	ldr	r3, [r7, #0]

	if (HAL_TIM_Base_Init(&HTIMx)!=HAL_OK){
 8001128:	4808      	ldr	r0, [pc, #32]	; (800114c <timer_delay_init+0x78>)
 800112a:	f7ff fed9 	bl	8000ee0 <HAL_TIM_Base_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <timer_delay_init+0x64>
		Error_Handler();
 8001134:	f7ff f8ea 	bl	800030c <Error_Handler>
}
	HAL_TIM_Base_Start(&HTIMx);
 8001138:	4804      	ldr	r0, [pc, #16]	; (800114c <timer_delay_init+0x78>)
 800113a:	f7ff ff06 	bl	8000f4a <HAL_TIM_Base_Start>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	431bde83 	.word	0x431bde83
 800114c:	20000040 	.word	0x20000040
 8001150:	40001000 	.word	0x40001000
 8001154:	40023800 	.word	0x40023800

08001158 <delay_us>:

void delay_us(volatile uint16_t u16){
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]

	HTIMx.Instance->CNT = 0;
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <delay_us+0x30>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	625a      	str	r2, [r3, #36]	; 0x24
	while(HTIMx.Instance->CNT<=u16){
 800116a:	bf00      	nop
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <delay_us+0x30>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001172:	88fa      	ldrh	r2, [r7, #6]
 8001174:	b292      	uxth	r2, r2
 8001176:	4293      	cmp	r3, r2
 8001178:	d9f8      	bls.n	800116c <delay_us+0x14>
	}

}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20000040 	.word	0x20000040

0800118c <__libc_init_array>:
 800118c:	b570      	push	{r4, r5, r6, lr}
 800118e:	4e0d      	ldr	r6, [pc, #52]	; (80011c4 <__libc_init_array+0x38>)
 8001190:	4c0d      	ldr	r4, [pc, #52]	; (80011c8 <__libc_init_array+0x3c>)
 8001192:	1ba4      	subs	r4, r4, r6
 8001194:	10a4      	asrs	r4, r4, #2
 8001196:	2500      	movs	r5, #0
 8001198:	42a5      	cmp	r5, r4
 800119a:	d109      	bne.n	80011b0 <__libc_init_array+0x24>
 800119c:	4e0b      	ldr	r6, [pc, #44]	; (80011cc <__libc_init_array+0x40>)
 800119e:	4c0c      	ldr	r4, [pc, #48]	; (80011d0 <__libc_init_array+0x44>)
 80011a0:	f000 f818 	bl	80011d4 <_init>
 80011a4:	1ba4      	subs	r4, r4, r6
 80011a6:	10a4      	asrs	r4, r4, #2
 80011a8:	2500      	movs	r5, #0
 80011aa:	42a5      	cmp	r5, r4
 80011ac:	d105      	bne.n	80011ba <__libc_init_array+0x2e>
 80011ae:	bd70      	pop	{r4, r5, r6, pc}
 80011b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80011b4:	4798      	blx	r3
 80011b6:	3501      	adds	r5, #1
 80011b8:	e7ee      	b.n	8001198 <__libc_init_array+0xc>
 80011ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80011be:	4798      	blx	r3
 80011c0:	3501      	adds	r5, #1
 80011c2:	e7f2      	b.n	80011aa <__libc_init_array+0x1e>
 80011c4:	080011fc 	.word	0x080011fc
 80011c8:	080011fc 	.word	0x080011fc
 80011cc:	080011fc 	.word	0x080011fc
 80011d0:	08001200 	.word	0x08001200

080011d4 <_init>:
 80011d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011d6:	bf00      	nop
 80011d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011da:	bc08      	pop	{r3}
 80011dc:	469e      	mov	lr, r3
 80011de:	4770      	bx	lr

080011e0 <_fini>:
 80011e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011e2:	bf00      	nop
 80011e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011e6:	bc08      	pop	{r3}
 80011e8:	469e      	mov	lr, r3
 80011ea:	4770      	bx	lr
