

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Fri Feb 24 12:56:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.047 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  28.000 ns|  28.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    8|       -|       -|    -|
|Expression       |        -|    -|       0|      57|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     440|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    8|     440|      57|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U5  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U6  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U7  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U8  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16s_16_4_1_U1          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U2          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U3          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    |mul_mul_16s_16s_16_4_1_U4          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln859_2_fu_163_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln859_5_fu_159_p2  |         +|   0|  0|  23|          16|          16|
    |s                      |         +|   0|  0|  16|          16|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  57|          49|          50|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_0_read_reg_217                   |  16|   0|   16|          0|
    |a_0_read_reg_217_pp0_iter1_reg     |  16|   0|   16|          0|
    |a_3_read_reg_247                   |  16|   0|   16|          0|
    |a_3_read_reg_247_pp0_iter1_reg     |  16|   0|   16|          0|
    |a_5_read_reg_267                   |  16|   0|   16|          0|
    |a_5_read_reg_267_pp0_iter1_reg     |  16|   0|   16|          0|
    |a_7_read_reg_287                   |  16|   0|   16|          0|
    |a_7_read_reg_287_pp0_iter1_reg     |  16|   0|   16|          0|
    |add_ln859_1_reg_322                |  16|   0|   16|          0|
    |add_ln859_1_reg_322_pp0_iter6_reg  |  16|   0|   16|          0|
    |add_ln859_3_reg_327                |  16|   0|   16|          0|
    |add_ln859_4_reg_332                |  16|   0|   16|          0|
    |add_ln859_5_reg_337                |  16|   0|   16|          0|
    |add_ln859_reg_317                  |  16|   0|   16|          0|
    |add_ln859_reg_317_pp0_iter6_reg    |  16|   0|   16|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |b_0_read_reg_222                   |  16|   0|   16|          0|
    |b_0_read_reg_222_pp0_iter1_reg     |  16|   0|   16|          0|
    |b_3_read_reg_252                   |  16|   0|   16|          0|
    |b_3_read_reg_252_pp0_iter1_reg     |  16|   0|   16|          0|
    |b_5_read_reg_272                   |  16|   0|   16|          0|
    |b_5_read_reg_272_pp0_iter1_reg     |  16|   0|   16|          0|
    |b_7_read_reg_292                   |  16|   0|   16|          0|
    |b_7_read_reg_292_pp0_iter1_reg     |  16|   0|   16|          0|
    |mul_ln859_1_reg_302                |  16|   0|   16|          0|
    |mul_ln859_3_reg_307                |  16|   0|   16|          0|
    |mul_ln859_5_reg_312                |  16|   0|   16|          0|
    |mul_ln859_reg_297                  |  16|   0|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 440|   0|  440|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+---------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------+-----+-----+------------+---------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|a_0       |   in|   16|     ap_none|            a_0|       pointer|
|a_1       |   in|   16|     ap_none|            a_1|       pointer|
|a_2       |   in|   16|     ap_none|            a_2|       pointer|
|a_3       |   in|   16|     ap_none|            a_3|       pointer|
|a_4       |   in|   16|     ap_none|            a_4|       pointer|
|a_5       |   in|   16|     ap_none|            a_5|       pointer|
|a_6       |   in|   16|     ap_none|            a_6|       pointer|
|a_7       |   in|   16|     ap_none|            a_7|       pointer|
|b_0       |   in|   16|     ap_none|            b_0|       pointer|
|b_1       |   in|   16|     ap_none|            b_1|       pointer|
|b_2       |   in|   16|     ap_none|            b_2|       pointer|
|b_3       |   in|   16|     ap_none|            b_3|       pointer|
|b_4       |   in|   16|     ap_none|            b_4|       pointer|
|b_5       |   in|   16|     ap_none|            b_5|       pointer|
|b_6       |   in|   16|     ap_none|            b_6|       pointer|
|b_7       |   in|   16|     ap_none|            b_7|       pointer|
|s         |  out|   16|      ap_vld|              s|       pointer|
|s_ap_vld  |  out|    1|      ap_vld|              s|       pointer|
+----------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_0"   --->   Operation 9 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0"   --->   Operation 10 'read' 'b_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_1"   --->   Operation 11 'read' 'a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1"   --->   Operation 12 'read' 'b_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859 = mul i16 %b_1_read, i16 %a_1_read"   --->   Operation 13 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_2"   --->   Operation 14 'read' 'a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2"   --->   Operation 15 'read' 'b_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %b_2_read, i16 %a_2_read"   --->   Operation 16 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_3"   --->   Operation 17 'read' 'a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3"   --->   Operation 18 'read' 'b_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_4"   --->   Operation 19 'read' 'a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_4"   --->   Operation 20 'read' 'b_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_3 = mul i16 %b_4_read, i16 %a_4_read"   --->   Operation 21 'mul' 'mul_ln859_3' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_5"   --->   Operation 22 'read' 'a_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_5"   --->   Operation 23 'read' 'b_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_6"   --->   Operation 24 'read' 'a_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_6"   --->   Operation 25 'read' 'b_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_5 = mul i16 %b_6_read, i16 %a_6_read"   --->   Operation 26 'mul' 'mul_ln859_5' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_7"   --->   Operation 27 'read' 'a_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_7"   --->   Operation 28 'read' 'b_7_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 29 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859 = mul i16 %b_1_read, i16 %a_1_read"   --->   Operation 29 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %b_2_read, i16 %a_2_read"   --->   Operation 30 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_3 = mul i16 %b_4_read, i16 %a_4_read"   --->   Operation 31 'mul' 'mul_ln859_3' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_5 = mul i16 %b_6_read, i16 %a_6_read"   --->   Operation 32 'mul' 'mul_ln859_5' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 33 [3/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%acc_V = mul i16 %b_0_read, i16 %a_0_read"   --->   Operation 33 'mul' 'acc_V' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859 = mul i16 %b_1_read, i16 %a_1_read"   --->   Operation 34 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %b_2_read, i16 %a_2_read"   --->   Operation 35 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [3/3] (1.02ns) (grouped into DSP with root node add_ln859_1)   --->   "%mul_ln859_2 = mul i16 %b_3_read, i16 %a_3_read"   --->   Operation 36 'mul' 'mul_ln859_2' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_3 = mul i16 %b_4_read, i16 %a_4_read"   --->   Operation 37 'mul' 'mul_ln859_3' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [3/3] (1.02ns) (grouped into DSP with root node add_ln859_3)   --->   "%mul_ln859_4 = mul i16 %b_5_read, i16 %a_5_read"   --->   Operation 38 'mul' 'mul_ln859_4' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_5 = mul i16 %b_6_read, i16 %a_6_read"   --->   Operation 39 'mul' 'mul_ln859_5' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [3/3] (1.02ns) (grouped into DSP with root node add_ln859_4)   --->   "%mul_ln859_6 = mul i16 %b_7_read, i16 %a_7_read"   --->   Operation 40 'mul' 'mul_ln859_6' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 41 [2/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%acc_V = mul i16 %b_0_read, i16 %a_0_read"   --->   Operation 41 'mul' 'acc_V' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859 = mul i16 %b_1_read, i16 %a_1_read"   --->   Operation 42 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %b_2_read, i16 %a_2_read"   --->   Operation 43 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [2/3] (1.02ns) (grouped into DSP with root node add_ln859_1)   --->   "%mul_ln859_2 = mul i16 %b_3_read, i16 %a_3_read"   --->   Operation 44 'mul' 'mul_ln859_2' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_3 = mul i16 %b_4_read, i16 %a_4_read"   --->   Operation 45 'mul' 'mul_ln859_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [2/3] (1.02ns) (grouped into DSP with root node add_ln859_3)   --->   "%mul_ln859_4 = mul i16 %b_5_read, i16 %a_5_read"   --->   Operation 46 'mul' 'mul_ln859_4' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_5 = mul i16 %b_6_read, i16 %a_6_read"   --->   Operation 47 'mul' 'mul_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [2/3] (1.02ns) (grouped into DSP with root node add_ln859_4)   --->   "%mul_ln859_6 = mul i16 %b_7_read, i16 %a_7_read"   --->   Operation 48 'mul' 'mul_ln859_6' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add_ln859)   --->   "%acc_V = mul i16 %b_0_read, i16 %a_0_read"   --->   Operation 49 'mul' 'acc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln859_1)   --->   "%mul_ln859_2 = mul i16 %b_3_read, i16 %a_3_read"   --->   Operation 50 'mul' 'mul_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node add_ln859_3)   --->   "%mul_ln859_4 = mul i16 %b_5_read, i16 %a_5_read"   --->   Operation 51 'mul' 'mul_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln859_4)   --->   "%mul_ln859_6 = mul i16 %b_7_read, i16 %a_7_read"   --->   Operation 52 'mul' 'mul_ln859_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859, i16 %acc_V"   --->   Operation 53 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_1 = add i16 %mul_ln859_1, i16 %mul_ln859_2"   --->   Operation 54 'add' 'add_ln859_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_3 = add i16 %mul_ln859_3, i16 %mul_ln859_4"   --->   Operation 55 'add' 'add_ln859_3' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_4 = add i16 %mul_ln859_5, i16 %mul_ln859_6"   --->   Operation 56 'add' 'add_ln859_4' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 57 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859, i16 %acc_V"   --->   Operation 57 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_1 = add i16 %mul_ln859_1, i16 %mul_ln859_2"   --->   Operation 58 'add' 'add_ln859_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_3 = add i16 %mul_ln859_3, i16 %mul_ln859_4"   --->   Operation 59 'add' 'add_ln859_3' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859_4 = add i16 %mul_ln859_5, i16 %mul_ln859_6"   --->   Operation 60 'add' 'add_ln859_4' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.34>
ST_7 : Operation 61 [1/1] (1.34ns)   --->   "%add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_3"   --->   Operation 61 'add' 'add_ln859_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.04>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution3/directives.tcl:8]   --->   Operation 62 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [inner_product.cpp:3]   --->   Operation 63 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_3"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_4"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_5"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_6"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_7"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_4"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_5"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_6"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_7"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i16 %add_ln859_1, i16 %add_ln859"   --->   Operation 98 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_V_1 = add i16 %add_ln859_5, i16 %add_ln859_2"   --->   Operation 99 'add' 'acc_V_1' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V_1" [inner_product.cpp:14]   --->   Operation 100 'write' 'write_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [inner_product.cpp:15]   --->   Operation 101 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_0_read          (read         ) [ 011111000]
b_0_read          (read         ) [ 011111000]
a_1_read          (read         ) [ 011110000]
b_1_read          (read         ) [ 011110000]
a_2_read          (read         ) [ 011110000]
b_2_read          (read         ) [ 011110000]
a_3_read          (read         ) [ 011111000]
b_3_read          (read         ) [ 011111000]
a_4_read          (read         ) [ 011110000]
b_4_read          (read         ) [ 011110000]
a_5_read          (read         ) [ 011111000]
b_5_read          (read         ) [ 011111000]
a_6_read          (read         ) [ 011110000]
b_6_read          (read         ) [ 011110000]
a_7_read          (read         ) [ 011111000]
b_7_read          (read         ) [ 011111000]
mul_ln859         (mul          ) [ 010001100]
mul_ln859_1       (mul          ) [ 010001100]
mul_ln859_3       (mul          ) [ 010001100]
mul_ln859_5       (mul          ) [ 010001100]
acc_V             (mul          ) [ 010000100]
mul_ln859_2       (mul          ) [ 010000100]
mul_ln859_4       (mul          ) [ 010000100]
mul_ln859_6       (mul          ) [ 010000100]
add_ln859         (add          ) [ 010000011]
add_ln859_1       (add          ) [ 010000011]
add_ln859_3       (add          ) [ 010000010]
add_ln859_4       (add          ) [ 010000010]
add_ln859_5       (add          ) [ 010000001]
specpipeline_ln8  (specpipeline ) [ 000000000]
spectopmodule_ln3 (spectopmodule) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
add_ln859_2       (add          ) [ 000000000]
acc_V_1           (add          ) [ 000000000]
write_ln14        (write        ) [ 000000000]
ret_ln15          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="a_0_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_0_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_3_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_3_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_4_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_4_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_4_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_5_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_5_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_5_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_6_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_6_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_6_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_7_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_7_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_7_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln14_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln859_5_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="0" index="1" bw="16" slack="1"/>
<pin id="162" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_5/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln859_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="2"/>
<pin id="165" dir="0" index="1" bw="16" slack="2"/>
<pin id="166" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_2/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="acc_V_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_1/8 "/>
</bind>
</comp>

<comp id="173" class="1007" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859/1 "/>
</bind>
</comp>

<comp id="179" class="1007" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859_1/1 "/>
</bind>
</comp>

<comp id="185" class="1007" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859_3/1 "/>
</bind>
</comp>

<comp id="191" class="1007" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859_5/1 "/>
</bind>
</comp>

<comp id="197" class="1007" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="0" index="1" bw="16" slack="2"/>
<pin id="200" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_V/3 add_ln859/5 "/>
</bind>
</comp>

<comp id="202" class="1007" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="0" index="1" bw="16" slack="2"/>
<pin id="205" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859_2/3 add_ln859_1/5 "/>
</bind>
</comp>

<comp id="207" class="1007" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="0" index="1" bw="16" slack="2"/>
<pin id="210" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859_4/3 add_ln859_3/5 "/>
</bind>
</comp>

<comp id="212" class="1007" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="0" index="1" bw="16" slack="2"/>
<pin id="215" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859_6/3 add_ln859_4/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="a_0_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="2"/>
<pin id="219" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_0_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="b_0_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2"/>
<pin id="224" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="a_1_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_1_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="b_1_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_1_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="a_2_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_2_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="b_2_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_2_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="a_3_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="2"/>
<pin id="249" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_3_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="b_3_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="2"/>
<pin id="254" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="a_4_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_4_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="b_4_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_4_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="a_5_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="2"/>
<pin id="269" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_5_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="b_5_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="2"/>
<pin id="274" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_5_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="a_6_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_6_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="b_6_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_6_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="a_7_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2"/>
<pin id="289" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_7_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="b_7_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2"/>
<pin id="294" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_7_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="mul_ln859_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859 "/>
</bind>
</comp>

<comp id="302" class="1005" name="mul_ln859_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_ln859_3_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859_3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="mul_ln859_5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859_5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln859_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="2"/>
<pin id="319" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln859 "/>
</bind>
</comp>

<comp id="322" class="1005" name="add_ln859_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2"/>
<pin id="324" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln859_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln859_3_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="add_ln859_4_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln859_5_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="171"><net_src comp="163" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="177"><net_src comp="74" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="68" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="86" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="80" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="110" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="104" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="134" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="128" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="220"><net_src comp="56" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="225"><net_src comp="62" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="230"><net_src comp="68" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="235"><net_src comp="74" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="240"><net_src comp="80" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="245"><net_src comp="86" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="250"><net_src comp="92" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="255"><net_src comp="98" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="260"><net_src comp="104" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="265"><net_src comp="110" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="270"><net_src comp="116" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="275"><net_src comp="122" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="280"><net_src comp="128" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="285"><net_src comp="134" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="290"><net_src comp="140" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="295"><net_src comp="146" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="300"><net_src comp="173" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="305"><net_src comp="179" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="310"><net_src comp="185" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="315"><net_src comp="191" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="320"><net_src comp="197" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="325"><net_src comp="202" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="330"><net_src comp="207" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="335"><net_src comp="212" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="340"><net_src comp="159" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {8 }
 - Input state : 
	Port: inner_product : a_0 | {1 }
	Port: inner_product : a_1 | {1 }
	Port: inner_product : a_2 | {1 }
	Port: inner_product : a_3 | {1 }
	Port: inner_product : a_4 | {1 }
	Port: inner_product : a_5 | {1 }
	Port: inner_product : a_6 | {1 }
	Port: inner_product : a_7 | {1 }
	Port: inner_product : b_0 | {1 }
	Port: inner_product : b_1 | {1 }
	Port: inner_product : b_2 | {1 }
	Port: inner_product : b_3 | {1 }
	Port: inner_product : b_4 | {1 }
	Port: inner_product : b_5 | {1 }
	Port: inner_product : b_6 | {1 }
	Port: inner_product : b_7 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		add_ln859 : 1
		add_ln859_1 : 1
		add_ln859_3 : 1
		add_ln859_4 : 1
	State 6
	State 7
	State 8
		acc_V_1 : 1
		write_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln859_5_fu_159   |    0    |    0    |    23   |
|    add   |    add_ln859_2_fu_163   |    0    |    0    |    16   |
|          |      acc_V_1_fu_167     |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_173       |    1    |    0    |    0    |
|    mul   |        grp_fu_179       |    1    |    0    |    0    |
|          |        grp_fu_185       |    1    |    0    |    0    |
|          |        grp_fu_191       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_197       |    1    |    0    |    0    |
|  muladd  |        grp_fu_202       |    1    |    0    |    0    |
|          |        grp_fu_207       |    1    |    0    |    0    |
|          |        grp_fu_212       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   a_0_read_read_fu_56   |    0    |    0    |    0    |
|          |   b_0_read_read_fu_62   |    0    |    0    |    0    |
|          |   a_1_read_read_fu_68   |    0    |    0    |    0    |
|          |   b_1_read_read_fu_74   |    0    |    0    |    0    |
|          |   a_2_read_read_fu_80   |    0    |    0    |    0    |
|          |   b_2_read_read_fu_86   |    0    |    0    |    0    |
|          |   a_3_read_read_fu_92   |    0    |    0    |    0    |
|   read   |   b_3_read_read_fu_98   |    0    |    0    |    0    |
|          |   a_4_read_read_fu_104  |    0    |    0    |    0    |
|          |   b_4_read_read_fu_110  |    0    |    0    |    0    |
|          |   a_5_read_read_fu_116  |    0    |    0    |    0    |
|          |   b_5_read_read_fu_122  |    0    |    0    |    0    |
|          |   a_6_read_read_fu_128  |    0    |    0    |    0    |
|          |   b_6_read_read_fu_134  |    0    |    0    |    0    |
|          |   a_7_read_read_fu_140  |    0    |    0    |    0    |
|          |   b_7_read_read_fu_146  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln14_write_fu_152 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |    0    |    55   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_0_read_reg_217 |   16   |
|  a_1_read_reg_227 |   16   |
|  a_2_read_reg_237 |   16   |
|  a_3_read_reg_247 |   16   |
|  a_4_read_reg_257 |   16   |
|  a_5_read_reg_267 |   16   |
|  a_6_read_reg_277 |   16   |
|  a_7_read_reg_287 |   16   |
|add_ln859_1_reg_322|   16   |
|add_ln859_3_reg_327|   16   |
|add_ln859_4_reg_332|   16   |
|add_ln859_5_reg_337|   16   |
| add_ln859_reg_317 |   16   |
|  b_0_read_reg_222 |   16   |
|  b_1_read_reg_232 |   16   |
|  b_2_read_reg_242 |   16   |
|  b_3_read_reg_252 |   16   |
|  b_4_read_reg_262 |   16   |
|  b_5_read_reg_272 |   16   |
|  b_6_read_reg_282 |   16   |
|  b_7_read_reg_292 |   16   |
|mul_ln859_1_reg_302|   16   |
|mul_ln859_3_reg_307|   16   |
|mul_ln859_5_reg_312|   16   |
| mul_ln859_reg_297 |   16   |
+-------------------+--------+
|       Total       |   400  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_173 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_173 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_179 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_179 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_185 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_185 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_191 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_191 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_197 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_202 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_207 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_212 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  9.996  ||   108   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   108  |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |   400  |   163  |
+-----------+--------+--------+--------+--------+
