-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sadSumScale1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    sum_0_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_1_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_2_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_3_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_4_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_5_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_6_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_7_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_8_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_9_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_10_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_11_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    sum_12_V_read : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of sadSumScale1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_V_7_fu_408_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_7_reg_607 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp5_fu_564_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp5_reg_612 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp6_fu_580_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp6_reg_617 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_19_fu_120_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_18_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_cast_fu_124_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_0_V_write_assig_fu_130_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_fu_150_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_cast_fu_154_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_1_V_write_assig_fu_160_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_0_V_write_assig_2_fu_138_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_1_V_write_assig_2_fu_168_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_1_fu_172_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_fu_190_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_fu_182_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_cast_fu_194_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_2_V_write_assig_fu_200_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_fu_220_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_cast_fu_224_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_3_V_write_assig_fu_230_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_2_V_write_assig_2_fu_208_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_3_V_write_assig_2_fu_238_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_242_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_248_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_1_cast_fu_178_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_3_fu_252_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_27_fu_270_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_26_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_cast_fu_274_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_4_V_write_assig_fu_280_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_29_fu_300_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_fu_292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_cast_fu_304_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_5_V_write_assig_fu_310_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_31_fu_330_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_30_fu_322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_cast_fu_334_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_6_V_write_assig_fu_340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_360_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_32_fu_352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_cast_fu_364_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_7_V_write_assig_fu_370_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_V_3_cast9_fu_258_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_4_cast_cast_fu_288_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_6_V_write_assig_2_fu_348_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_7_V_write_assig_1_fu_378_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_fu_388_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_cast_fu_394_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_5_cast_cast_fu_318_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp2_fu_398_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp2_cast_fu_404_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_fu_382_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_35_fu_422_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_34_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_cast_fu_426_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_8_V_write_assig_fu_432_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_37_fu_452_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_36_fu_444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_cast_fu_456_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_9_V_write_assig_fu_462_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_39_fu_482_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_38_fu_474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_cast_66_fu_486_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_10_V_write_assi_fu_492_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_41_fu_512_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_40_fu_504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_10_cast_fu_516_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_11_V_write_assi_fu_522_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_43_fu_542_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_42_fu_534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_11_cast_fu_546_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_12_V_write_assi_fu_552_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_8_V_write_assig_1_fu_440_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_9_V_write_assig_1_fu_470_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_11_V_write_assi_1_fu_530_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_12_V_write_assi_1_fu_560_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp7_fu_570_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp7_cast_fu_576_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_cast_cast_fu_500_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp5_cast_fu_589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_cast8_fu_586_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_cast_fu_598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_592_p2 : STD_LOGIC_VECTOR (7 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp5_reg_612 <= tmp5_fu_564_p2;
                tmp6_reg_617 <= tmp6_fu_580_p2;
                tmp_V_7_reg_607 <= tmp_V_7_fu_408_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= std_logic_vector(unsigned(tmp6_cast_fu_598_p1) + unsigned(tmp4_fu_592_p2));
    sum_0_V_write_assig_2_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_0_V_write_assig_fu_130_p3),5));
    sum_0_V_write_assig_fu_130_p3 <= 
        sum_V_cast_fu_124_p2 when (tmp_18_fu_112_p3(0) = '1') else 
        tmp_19_fu_120_p1;
    sum_10_V_write_assi_fu_492_p3 <= 
        sum_V_cast_66_fu_486_p2 when (tmp_38_fu_474_p3(0) = '1') else 
        tmp_39_fu_482_p1;
    sum_11_V_write_assi_1_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_11_V_write_assi_fu_522_p3),5));
    sum_11_V_write_assi_fu_522_p3 <= 
        sum_V_10_cast_fu_516_p2 when (tmp_40_fu_504_p3(0) = '1') else 
        tmp_41_fu_512_p1;
    sum_12_V_write_assi_1_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_12_V_write_assi_fu_552_p3),5));
    sum_12_V_write_assi_fu_552_p3 <= 
        sum_V_11_cast_fu_546_p2 when (tmp_42_fu_534_p3(0) = '1') else 
        tmp_43_fu_542_p1;
    sum_1_V_write_assig_2_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_1_V_write_assig_fu_160_p3),5));
    sum_1_V_write_assig_fu_160_p3 <= 
        sum_V_1_cast_fu_154_p2 when (tmp_20_fu_142_p3(0) = '1') else 
        tmp_21_fu_150_p1;
    sum_2_V_write_assig_2_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_2_V_write_assig_fu_200_p3),5));
    sum_2_V_write_assig_fu_200_p3 <= 
        sum_V_2_cast_fu_194_p2 when (tmp_22_fu_182_p3(0) = '1') else 
        tmp_23_fu_190_p1;
    sum_3_V_write_assig_2_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_3_V_write_assig_fu_230_p3),5));
    sum_3_V_write_assig_fu_230_p3 <= 
        sum_V_3_cast_fu_224_p2 when (tmp_24_fu_212_p3(0) = '1') else 
        tmp_25_fu_220_p1;
    sum_4_V_write_assig_fu_280_p3 <= 
        sum_V_4_cast_fu_274_p2 when (tmp_26_fu_262_p3(0) = '1') else 
        tmp_27_fu_270_p1;
    sum_5_V_write_assig_fu_310_p3 <= 
        sum_V_5_cast_fu_304_p2 when (tmp_28_fu_292_p3(0) = '1') else 
        tmp_29_fu_300_p1;
    sum_6_V_write_assig_2_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_6_V_write_assig_fu_340_p3),5));
    sum_6_V_write_assig_fu_340_p3 <= 
        sum_V_6_cast_fu_334_p2 when (tmp_30_fu_322_p3(0) = '1') else 
        tmp_31_fu_330_p1;
    sum_7_V_write_assig_1_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_7_V_write_assig_fu_370_p3),5));
    sum_7_V_write_assig_fu_370_p3 <= 
        sum_V_7_cast_fu_364_p2 when (tmp_32_fu_352_p3(0) = '1') else 
        tmp_33_fu_360_p1;
    sum_8_V_write_assig_1_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_8_V_write_assig_fu_432_p3),5));
    sum_8_V_write_assig_fu_432_p3 <= 
        sum_V_8_cast_fu_426_p2 when (tmp_34_fu_414_p3(0) = '1') else 
        tmp_35_fu_422_p1;
    sum_9_V_write_assig_1_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_9_V_write_assig_fu_462_p3),5));
    sum_9_V_write_assig_fu_462_p3 <= 
        sum_V_9_cast_fu_456_p2 when (tmp_36_fu_444_p3(0) = '1') else 
        tmp_37_fu_452_p1;
    sum_V_10_cast_fu_516_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_41_fu_512_p1));
    sum_V_11_cast_fu_546_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_43_fu_542_p1));
    sum_V_1_cast_fu_154_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_21_fu_150_p1));
    sum_V_2_cast_fu_194_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_23_fu_190_p1));
    sum_V_3_cast_fu_224_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_25_fu_220_p1));
    sum_V_4_cast_fu_274_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_27_fu_270_p1));
    sum_V_5_cast_fu_304_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_29_fu_300_p1));
    sum_V_6_cast_fu_334_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_31_fu_330_p1));
    sum_V_7_cast_fu_364_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_33_fu_360_p1));
    sum_V_8_cast_fu_426_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_35_fu_422_p1));
    sum_V_9_cast_fu_456_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_37_fu_452_p1));
    sum_V_cast_66_fu_486_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_39_fu_482_p1));
    sum_V_cast_fu_124_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(tmp_19_fu_120_p1));
    tmp1_fu_382_p2 <= std_logic_vector(unsigned(tmp_V_3_cast9_fu_258_p1) + unsigned(tmp_6_4_cast_cast_fu_288_p1));
    tmp2_cast_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_fu_398_p2),7));
    tmp2_fu_398_p2 <= std_logic_vector(unsigned(tmp3_cast_fu_394_p1) + unsigned(tmp_6_5_cast_cast_fu_318_p1));
    tmp3_cast_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_fu_388_p2),6));
    tmp3_fu_388_p2 <= std_logic_vector(unsigned(sum_6_V_write_assig_2_fu_348_p1) + unsigned(sum_7_V_write_assig_1_fu_378_p1));
    tmp4_fu_592_p2 <= std_logic_vector(unsigned(tmp5_cast_fu_589_p1) + unsigned(tmp_V_7_cast8_fu_586_p1));
    tmp5_cast_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp5_reg_612),8));
    tmp5_fu_564_p2 <= std_logic_vector(unsigned(sum_8_V_write_assig_1_fu_440_p1) + unsigned(sum_9_V_write_assig_1_fu_470_p1));
    tmp6_cast_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp6_reg_617),8));
    tmp6_fu_580_p2 <= std_logic_vector(unsigned(tmp7_cast_fu_576_p1) + unsigned(tmp_6_cast_cast_fu_500_p1));
    tmp7_cast_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp7_fu_570_p2),6));
    tmp7_fu_570_p2 <= std_logic_vector(unsigned(sum_11_V_write_assi_1_fu_530_p1) + unsigned(sum_12_V_write_assi_1_fu_560_p1));
    tmp_18_fu_112_p3 <= sum_0_V_read(4 downto 4);
    tmp_19_fu_120_p1 <= sum_0_V_read(4 - 1 downto 0);
    tmp_20_fu_142_p3 <= sum_1_V_read(4 downto 4);
    tmp_21_fu_150_p1 <= sum_1_V_read(4 - 1 downto 0);
    tmp_22_fu_182_p3 <= sum_2_V_read(4 downto 4);
    tmp_23_fu_190_p1 <= sum_2_V_read(4 - 1 downto 0);
    tmp_24_fu_212_p3 <= sum_3_V_read(4 downto 4);
    tmp_25_fu_220_p1 <= sum_3_V_read(4 - 1 downto 0);
    tmp_26_fu_262_p3 <= sum_4_V_read(4 downto 4);
    tmp_27_fu_270_p1 <= sum_4_V_read(4 - 1 downto 0);
    tmp_28_fu_292_p3 <= sum_5_V_read(4 downto 4);
    tmp_29_fu_300_p1 <= sum_5_V_read(4 - 1 downto 0);
    tmp_30_fu_322_p3 <= sum_6_V_read(4 downto 4);
    tmp_31_fu_330_p1 <= sum_6_V_read(4 - 1 downto 0);
    tmp_32_fu_352_p3 <= sum_7_V_read(4 downto 4);
    tmp_33_fu_360_p1 <= sum_7_V_read(4 - 1 downto 0);
    tmp_34_fu_414_p3 <= sum_8_V_read(4 downto 4);
    tmp_35_fu_422_p1 <= sum_8_V_read(4 - 1 downto 0);
    tmp_36_fu_444_p3 <= sum_9_V_read(4 downto 4);
    tmp_37_fu_452_p1 <= sum_9_V_read(4 - 1 downto 0);
    tmp_38_fu_474_p3 <= sum_10_V_read(4 downto 4);
    tmp_39_fu_482_p1 <= sum_10_V_read(4 - 1 downto 0);
    tmp_40_fu_504_p3 <= sum_11_V_read(4 downto 4);
    tmp_41_fu_512_p1 <= sum_11_V_read(4 - 1 downto 0);
    tmp_42_fu_534_p3 <= sum_12_V_read(4 downto 4);
    tmp_43_fu_542_p1 <= sum_12_V_read(4 - 1 downto 0);
    tmp_6_4_cast_cast_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_4_V_write_assig_fu_280_p3),7));
    tmp_6_5_cast_cast_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_5_V_write_assig_fu_310_p3),6));
    tmp_6_cast_cast_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_10_V_write_assi_fu_492_p3),6));
    tmp_V_1_cast_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_1_fu_172_p2),6));
    tmp_V_1_fu_172_p2 <= std_logic_vector(unsigned(sum_0_V_write_assig_2_fu_138_p1) + unsigned(sum_1_V_write_assig_2_fu_168_p1));
    tmp_V_3_cast9_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_3_fu_252_p2),7));
    tmp_V_3_fu_252_p2 <= std_logic_vector(unsigned(tmp_cast_fu_248_p1) + unsigned(tmp_V_1_cast_fu_178_p1));
    tmp_V_7_cast8_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_7_reg_607),8));
    tmp_V_7_fu_408_p2 <= std_logic_vector(unsigned(tmp2_cast_fu_404_p1) + unsigned(tmp1_fu_382_p2));
    tmp_cast_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_242_p2),6));
    tmp_fu_242_p2 <= std_logic_vector(unsigned(sum_2_V_write_assig_2_fu_208_p1) + unsigned(sum_3_V_write_assig_2_fu_238_p1));
end behav;
