# ğŸ‘‹ Hi, I'm Talha Israr  
I'm an *Hardware Design Engineer* passionate about **processor design**, **RTL verification**, and **embedded systems**. 
I enjoy bridging the gap between **digital design theory** and **real-world FPGA/SoC implementations**, turning ideas into reliable, high-performance hardware.

ğŸ“  Currently pursuing an **Erasmus Mundus Joint Masterâ€™s in Embedded Computing Systems (EMECS)** while working on hardware design projects in my free time.

## ğŸ› ï¸ Technical Skills  

**ğŸ§© Hardware Description Languages:** `SystemVerilog` Â· `Verilog` Â· `VHDL` Â· `Chisel`

**âš™ï¸ Tools & Simulation:** `Vivado Design Suite` Â· `Vitis HLS` Â· `Quartus` . `ModelSim` Â· `OneSpin`

**ğŸ”— Embedded Systems & AI:** `FPGA` Â· `Raspberry Pi` Â· `Jetson Nano/TX2/AGX` Â· `Edge AI Deployment`

**ğŸ”Œ Circuit Simulation & Design:** `LTspice` Â· `Multisim` Â· `Proteus` Â· `MATLAB`

**ğŸ’» Programming:** ``C`` Â· `C++` Â· `Python` Â· `R` Â· `RISC-V Assembly` 

**ğŸ“Š Data & ML:** `PyTorch` Â· `TensorFlow` Â· `SQL` Â· `Tableau` Â· `Power BI`

## ğŸ§© Key Interests:
ğŸš€ Pipelined Processor design, branch prediction, hazards & extensions  
ğŸ§  AMBA Protocols & peripheral interfacing  
ğŸ” Hardware acccelerator development

## ğŸ¤ Let's Connect!
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Talha%20Israr-blue?logo=linkedin)](https://www.linkedin.com/in/talha-israr-0181401b9)    ğŸ“« **Email:** ti2g25@soton.ac.uk

 â€œDesign for performance. Verify for reliability.â€  
ğŸ§© Always open to collaborations in **digital design**, **verification**, and **embedded AI**.
