{"vcs1":{"timestamp_begin":1770243559.171153351, "rt":1.32, "ut":0.26, "st":0.22}}
{"vcselab":{"timestamp_begin":1770243560.669375395, "rt":0.64, "ut":0.44, "st":0.11}}
{"link":{"timestamp_begin":1770243561.446551200, "rt":0.79, "ut":0.34, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770243558.554503679}
{"VCS_COMP_START_TIME": 1770243558.554503679}
{"VCS_COMP_END_TIME": 1770243562.423685464}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1539468}}
{"stitch_vcselab": {"peak_mem": 1539560}}
