// Seed: 2410046000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout tri1 id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = 1;
  logic [1 : -1] id_12;
  ;
  final $clog2(17);
  ;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wor  id_4,
    input  tri1 id_5,
    input  tri0 id_6
    , id_8
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9
  );
endmodule
