// Seed: 3698779779
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    output tri1 id_7
);
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd45
) (
    input  uwire id_0,
    output wor   id_1,
    output tri   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output tri   id_5
    , _id_12,
    input  tri0  id_6,
    output tri   id_7,
    input  tri   id_8,
    input  tri0  id_9,
    output uwire id_10
);
  bit [1 : id_12] id_13;
  initial id_13 <= "";
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6,
      id_5,
      id_4,
      id_7
  );
  logic id_14;
  `define pp_15 0
  assign id_1 = 1;
endmodule
