Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\JM1.vhd":11:7:11:13|Top entity is set to TOP_CNT.
@E: CD632 :"C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/LM2.vhd":11:15:11:16|duplicate entity name top_cnt
1 error parsing file C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/LM2.vhd
@END
1 error parsing file C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/cntr50.vhd
@END
1 error parsing file C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/cntr31_2.vhd
@END
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 12 23:34:40 2019

###########################################################]
