--***********************************************************--
--        	PONTIFICIA UNIVERSIDAD JAVERIANA	             	 --
--        		ORGANIZACIÓN DE COMPUTADORES 	                --
--                   													 --
-- Nombres: Santiago Burgos, Camila Moya, Dayanna Méndez     --
-- Título: Proyecto Final: Procesador								 --
-- Fecha: 03/11/2020                 								 --
--                                                           --
--***********************************************************--

--DEFINICIÓN DE LAS LIBRERÍAS 

library IEEE;
use IEEE.std_logic_1164.all;
--******--
--Definicion Entradas y Salidas
entity Selector_dato_B is 
port(		
		Selector					: in 	std_logic;
		Dato_OUT_Memoria		: in std_logic_vector(15 downto 0);
		Dato_cargar				: in std_logic_vector(9 downto 0);
		Salida_Sel_dato_B		: out std_logic_vector(15 downto 0)
);
end entity Selector_dato_B;

architecture Selector_dato_BArch of Selector_dato_B is

signal Salida:std_logic_vector(15 downto 0);

Begin
--Cuando Selector_dato_IN es 0 la salida de este selector es el dato de salida del registro de datos
--Cuando Selector_dato_IN es 1 la salida de este selector es el dato de salida del PC

Salida(0)<=((Dato_OUT_Memoria(0) and (not (Selector))) or (Dato_cargar(0) and Selector));
Salida(1)<=((Dato_OUT_Memoria(1) and (not (Selector))) or (Dato_cargar(1) and Selector));
Salida(2)<=((Dato_OUT_Memoria(2) and (not (Selector))) or (Dato_cargar(2) and Selector));
Salida(3)<=((Dato_OUT_Memoria(3) and (not (Selector))) or (Dato_cargar(3) and Selector));
Salida(4)<=((Dato_OUT_Memoria(4) and (not (Selector))) or (Dato_cargar(4) and Selector));
Salida(5)<=((Dato_OUT_Memoria(5) and (not (Selector))) or (Dato_cargar(5) and Selector));
Salida(6)<=((Dato_OUT_Memoria(6) and (not (Selector))) or (Dato_cargar(6) and Selector));
Salida(7)<=((Dato_OUT_Memoria(7) and (not (Selector))) or (Dato_cargar(7) and Selector));
Salida(8)<=((Dato_OUT_Memoria(8) and (not (Selector))) or (Dato_cargar(8) and Selector));
Salida(9)<=((Dato_OUT_Memoria(9) and (not (Selector))) or (Dato_cargar(9) and Selector));
Salida(10)<=((Dato_OUT_Memoria(10) and (not (Selector))));
Salida(11)<=((Dato_OUT_Memoria(11) and (not (Selector))));
Salida(12)<=((Dato_OUT_Memoria(12) and (not (Selector))));
Salida(13)<=((Dato_OUT_Memoria(13) and (not (Selector))));
Salida(14)<=((Dato_OUT_Memoria(14) and (not (Selector))));
Salida(15)<=((Dato_OUT_Memoria(15) and (not (Selector))));

Salida_Sel_dato_B<=Salida;

end Selector_dato_BArch;