
---------- Begin Simulation Statistics ----------
final_tick                                26966897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868884                       # Number of bytes of host memory used
host_op_rate                                    65839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   155.25                       # Real time elapsed on the host
host_tick_rate                              173694326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10221810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026967                       # Number of seconds simulated
sim_ticks                                 26966897500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.786459                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  838792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               840587                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1047422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1167                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              634                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1054551                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2524                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2955993                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2955669                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2184                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     934981                       # Number of branches committed
system.cpu.commit.bw_lim_events                436783                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          614681                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000217                       # Number of instructions committed
system.cpu.commit.committedOps               10222027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53747996                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.190184                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.982210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50680347     94.29%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1174473      2.19%     96.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       341211      0.63%     97.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       398708      0.74%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269361      0.50%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       209493      0.39%     98.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       113505      0.21%     98.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       124115      0.23%     99.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       436783      0.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53747996                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                   9265875                       # Number of committed integer instructions.
system.cpu.commit.loads                         16474                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3677170     35.97%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          30072      0.29%     36.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         30069      0.29%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16474      0.16%     36.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6467921     63.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10222027                       # Class of committed instruction
system.cpu.commit.refs                        6484395                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    298209                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10221810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.393380                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.393380                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              51696550                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   532                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               805025                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11000879                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   576003                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1129221                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14620                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1772                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                415033                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1054551                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1719099                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      51921438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2853                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11259860                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            95                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.019553                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1894428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             841849                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.208772                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53831427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.213839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.172967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 51748803     96.13%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86295      0.16%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68390      0.13%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   668066      1.24%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27259      0.05%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165301      0.31%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    63723      0.12%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62619      0.12%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   940971      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53831427                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        20387                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       150551                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       192232                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        15857                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       2541697                       # number of prefetches that crossed the page
system.cpu.idleCycles                          102370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2425                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   994852                       # Number of branches executed
system.cpu.iew.exec_nop                           261                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.201744                       # Inst execution rate
system.cpu.iew.exec_refs                      6900581                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6876288                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   69336                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               306                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6881314                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10886631                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 24293                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3896                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10880816                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9694698                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14620                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9686098                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        497898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               70                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          319                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3168                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       413383                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            773                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7990900                       # num instructions consuming a value
system.cpu.iew.wb_count                      10666285                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.312811                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2499644                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.197766                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10874570                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24176660                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2944163                       # number of integer regfile writes
system.cpu.ipc                               0.185412                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.185412                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3916753     35.98%     35.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  175      0.00%     35.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     35.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     35.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     35.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32425      0.30%     36.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              32435      0.30%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     36.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                24653      0.23%     36.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6878093     63.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10884715                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      945023                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086821                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14453      1.53%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    307      0.03%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                930249     98.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11510259                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           75908611                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10352767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11209474                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10886177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10884715                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 193                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          664540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1389                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       651813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53831427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.202200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.946834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50570114     93.94%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1044759      1.94%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              407887      0.76%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              238874      0.44%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              349511      0.65%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              659821      1.23%     98.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              388129      0.72%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97019      0.18%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75313      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53831427                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.201816                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319460                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             638655                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       313518                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            341474                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                30                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              175                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6881314                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10915103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60549                       # number of misc regfile writes
system.cpu.numCycles                         53933797                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9755447                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5663091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     41                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   785306                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28233303                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10910333                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6051844                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1327672                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               41871214                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14620                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              41934171                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   388734                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         24238985                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14211                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                559                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2988912                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            194                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           320453                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     63986643                       # The number of ROB reads
system.cpu.rob.rob_writes                    21756915                       # The number of ROB writes
system.cpu.timesIdled                            6267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317860                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   64528                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       756755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1546297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       811570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1624184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       755812                       # Transaction distribution
system.membus.trans_dist::CleanEvict              943                       # Transaction distribution
system.membus.trans_dist::ReadExReq            788456                       # Transaction distribution
system.membus.trans_dist::ReadExResp           788456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           977                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2335730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2335730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98895680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98895680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              789542                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4721457500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4128495750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             24039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1544743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22534                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           788466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          788462                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22550                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1489                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          109                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        67634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2369160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2436794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2885376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101048320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103933696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          756773                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48372096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1569387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004789                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1569351    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1569387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1626451176                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1184990980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33825000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 7236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        14461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7236                       # number of overall hits
system.l2.overall_hits::.cpu.data                1374                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        14461                       # number of overall hits
system.l2.overall_hits::total                   23071                       # number of overall hits
system.l2.demand_misses::.cpu.inst                853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             788581                       # number of demand (read+write) misses
system.l2.demand_misses::total                 789434                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               853                       # number of overall misses
system.l2.overall_misses::.cpu.data            788581                       # number of overall misses
system.l2.overall_misses::total                789434                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  83767786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83833907500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66121500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  83767786000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83833907500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        14461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               812505                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        14461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              812505                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.105452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971605                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.105452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971605                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77516.412661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106225.975518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106194.954233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77516.412661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106225.975518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106194.954233                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              755814                       # number of writebacks
system.l2.writebacks::total                    755814                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        788581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            789434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       788581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           789434                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57591500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  75881995002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75939586502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57591500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  75881995002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75939586502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.105452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.105452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971605                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67516.412661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96225.999614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96194.978303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67516.412661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96225.999614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96194.978303                       # average overall mshr miss latency
system.l2.replacements                         756773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22514                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22514                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22514                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22514                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          788457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              788457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  83757303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83757303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        788466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            788466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106229.386003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106229.386003                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       788457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75872752002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75872752002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96229.410104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96229.410104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        14461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66121500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66121500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        14461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.105452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77516.412661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77516.412661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.105452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67516.412661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67516.412661                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10483000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10483000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84540.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84540.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74540.322581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74540.322581                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             109                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          109                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           109                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2076500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2076500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19050.458716                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19050.458716                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32095.075145                       # Cycle average of tags in use
system.l2.tags.total_refs                     1624053                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    789541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.286319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.285545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32063.503281                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13782853                       # Number of tag accesses
system.l2.tags.data_accesses                 13782853                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       50469120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50523712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48371968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48371968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          788580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              789433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       755812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             755812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2024408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1871521186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1873545594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2024408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2024408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1793753545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1793753545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1793753545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2024408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1871521186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3667299140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    755812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    788580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170164500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46958                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46958                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2011412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             710281                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      789433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     755812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    789433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   755812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27915631500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3947165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42717500250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35361.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54111.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   633956                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  631156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                789433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               755812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  179555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       280108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.055364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.112168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.374500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45725     16.32%     16.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57254     20.44%     36.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60297     21.53%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30250     10.80%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22965      8.20%     77.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27825      9.93%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31132     11.11%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2605      0.93%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2055      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       280108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.811363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.043907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.774489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        46957    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46958                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44896     95.61%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              870      1.85%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              359      0.76%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              648      1.38%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46958                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50523712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48370688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50523712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48371968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1873.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1793.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1873.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1793.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26966880500                       # Total gap between requests
system.mem_ctrls.avgGap                      17451.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50469120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48370688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2024407.887485017534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1871521186.298868894577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1793706079.833618164062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       788580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       755812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22486750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42695013500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 668525473000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26361.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54141.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    884512.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            998500440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            530707980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2816016000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1971301680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2128498320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11285573070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        851648160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20582245650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        763.241142                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2074727500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    900380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23991790000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1001506380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            532301880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2820535620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1973932560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2128498320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11401770420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        753797760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20612342940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        764.357225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1820781000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    900380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24245736500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1709648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1709648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1709648                       # number of overall hits
system.cpu.icache.overall_hits::total         1709648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9449                       # number of overall misses
system.cpu.icache.overall_misses::total          9449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    194346978                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    194346978                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    194346978                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    194346978                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1719097                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1719097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1719097                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1719097                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005496                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005496                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20567.994285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20567.994285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20567.994285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20567.994285                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4338                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               486                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.925926                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             13238                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        22534                       # number of writebacks
system.cpu.icache.writebacks::total             22534                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1360                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1360                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1360                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1360                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         8089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        14461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22550                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163144986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163144986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163144986                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    177699486                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    340844472                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013117                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20168.745951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20168.745951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20168.745951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12288.187954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15115.054191                       # average overall mshr miss latency
system.cpu.icache.replacements                  22534                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1709648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1709648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    194346978                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    194346978                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1719097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1719097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20567.994285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20567.994285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163144986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163144986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20168.745951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20168.745951                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        14461                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        14461                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    177699486                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    177699486                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12288.187954                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12288.187954                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1732198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.815876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     8.988054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     7.011523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.561753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.438220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3460744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3460744                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4794886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4794886                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4794950                       # number of overall hits
system.cpu.dcache.overall_hits::total         4794950                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1691459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1691459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1691464                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691464                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 117541800314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117541800314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 117541800314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117541800314                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6486345                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6486345                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6486414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6486414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.260772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.260772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.260770                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.260770                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69491.368289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69491.368289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69491.162871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69491.162871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37334535                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            502267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.332048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788929                       # number of writebacks
system.cpu.dcache.writebacks::total            788929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       901401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       901401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       901401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       901401                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       790063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       790063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85798321753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85798321753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85798753753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85798753753                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108597.497593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108597.497593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108597.357113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108597.357113                       # average overall mshr miss latency
system.cpu.dcache.replacements                 789036                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45073500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45073500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.112791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.112791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21576.591671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21576.591671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27696500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27696500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.080071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.080071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18675.994606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18675.994606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4778434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4778434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1689269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1689269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 117493489861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117493489861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.261185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69552.859764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69552.859764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       900795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       900795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       788474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       788474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85767489300                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85767489300                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108776.559912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108776.559912                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3236953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3236953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32049.039604                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32049.039604                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3135953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3135953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31049.039604                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31049.039604                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.634209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5585241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            790060                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.069388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.634209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13763352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13763352                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26966897500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  26966897500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
