<stg><name>CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %z = alloca i32 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten181 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten181"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten181

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln74 = store i6 0, i6 %z

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln77 = store i5 0, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %if.end.i.i.i.i483

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483:0 %indvar_flatten181_load = load i10 %indvar_flatten181

]]></Node>
<StgValue><ssdm name="indvar_flatten181_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i.i.i.i483:1 %icmp_ln74 = icmp_eq  i10 %indvar_flatten181_load, i10 640

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i.i.i.i483:2 %add_ln74 = add i10 %indvar_flatten181_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i.i483:3 %br_ln74 = br i1 %icmp_ln74, void %for.inc19.i499, void %for.body.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc19.i499:0 %y_load = load i5 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:4 %icmp_ln77 = icmp_eq  i5 %y_load, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc19.i499:5 %select_ln74 = select i1 %icmp_ln77, i5 0, i5 %y_load

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx14.i493616.exit:0 %add_ln87 = add i5 %select_ln74, i5 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14.i493616.exit:1 %store_ln74 = store i10 %add_ln74, i10 %indvar_flatten181

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14.i493616.exit:3 %store_ln77 = store i5 %add_ln87, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="34" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="35" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc19.i499:1 %z_load = load i6 %z

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc19.i499:6 %add_ln74_1 = add i6 %z_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19.i499:7 %select_ln74_1 = select i1 %icmp_ln77, i6 %add_ln74_1, i6 %z_load

]]></Node>
<StgValue><ssdm name="select_ln74_1"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc19.i499:8 %p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln74_1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc19.i499:9 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln74_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="9">
<![CDATA[
for.inc19.i499:10 %p_shl4 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc19.i499:11 %empty = add i11 %p_shl, i11 %p_shl4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.i499:12 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc19.i499:13 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc19.i499:14 %empty_192 = shl i6 %select_ln74_1, i6 1

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc19.i499:16 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln74, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="6">
<![CDATA[
for.inc19.i499:17 %zext_ln81 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc19.i499:18 %add_ln81 = add i11 %zext_ln81, i11 %empty

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
for.inc19.i499:19 %zext_ln82 = zext i11 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:20 %OutConv7_addr = getelementptr i16 %OutConv7, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="OutConv7_addr"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc19.i499:21 %pool_value = load i11 %OutConv7_addr

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc19.i499:24 %add_ln81_1 = add i11 %zext_ln81, i11 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
for.inc19.i499:25 %zext_ln82_1 = zext i11 %add_ln81_1

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:26 %OutConv7_addr_1 = getelementptr i16 %OutConv7, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="OutConv7_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc19.i499:27 %pool_value_1 = load i11 %OutConv7_addr_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="5">
<![CDATA[
for.inc19.i499:30 %zext_ln86 = zext i5 %select_ln74

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc19.i499:31 %mul_ln86 = mul i11 %zext_ln86, i11 52

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.i499:32 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln86, i32 9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="2">
<![CDATA[
for.inc19.i499:33 %zext_ln86_1 = zext i2 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc19.i499:34 %add_ln86 = add i6 %zext_ln86_1, i6 %empty_192

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14.i493616.exit:2 %store_ln74 = store i6 %select_ln74_1, i6 %z

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.exit:4 %br_ln77 = br void %if.end.i.i.i.i483

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
for.body.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19.i499:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_3_loop_for_weight_pool_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19.i499:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc19.i499:15 %specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc19.i499:21 %pool_value = load i11 %OutConv7_addr

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc19.i499:22 %icmp_ln83 = icmp_sgt  i16 %pool_value, i16 62976

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc19.i499:23 %max = select i1 %icmp_ln83, i16 %pool_value, i16 62976

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc19.i499:27 %pool_value_1 = load i11 %OutConv7_addr_1

]]></Node>
<StgValue><ssdm name="pool_value_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc19.i499:28 %icmp_ln83_1 = icmp_sgt  i16 %pool_value_1, i16 %max

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc19.i499:29 %max_1 = select i1 %icmp_ln83_1, i16 %pool_value_1, i16 %max

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
for.inc19.i499:35 %zext_ln86_2 = zext i6 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc19.i499:36 %urem_ln86 = urem i5 %select_ln74, i5 10

]]></Node>
<StgValue><ssdm name="urem_ln86"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4">
<![CDATA[
for.inc19.i499:37 %trunc_ln86 = trunc i4 %urem_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:38 %OutPool3_addr = getelementptr i16 %OutPool3, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_addr"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:39 %OutPool3_1_addr = getelementptr i16 %OutPool3_1, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:40 %OutPool3_2_addr = getelementptr i16 %OutPool3_2, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:41 %OutPool3_3_addr = getelementptr i16 %OutPool3_3, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:42 %OutPool3_4_addr = getelementptr i16 %OutPool3_4, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:43 %OutPool3_5_addr = getelementptr i16 %OutPool3_5, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:44 %OutPool3_6_addr = getelementptr i16 %OutPool3_6, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_6_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:45 %OutPool3_7_addr = getelementptr i16 %OutPool3_7, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_7_addr"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:46 %OutPool3_8_addr = getelementptr i16 %OutPool3_8, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_8_addr"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i499:47 %OutPool3_9_addr = getelementptr i16 %OutPool3_9, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="OutPool3_9_addr"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
for.inc19.i499:48 %switch_ln86 = switch i4 %trunc_ln86, void %arrayidx14.i493616.case.9, i4 0, void %arrayidx14.i493616.case.0, i4 1, void %arrayidx14.i493616.case.1, i4 2, void %arrayidx14.i493616.case.2, i4 3, void %arrayidx14.i493616.case.3, i4 4, void %arrayidx14.i493616.case.4, i4 5, void %arrayidx14.i493616.case.5, i4 6, void %arrayidx14.i493616.case.6, i4 7, void %arrayidx14.i493616.case.7, i4 8, void %arrayidx14.i493616.case.8

]]></Node>
<StgValue><ssdm name="switch_ln86"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.8:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.8:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.7:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.7:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.6:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.6:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.5:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.5:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.4:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.4:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.3:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.3:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.2:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.2:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.1:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.1:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.0:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.0:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="!0"/>
<literal name="trunc_ln86" val="!1"/>
<literal name="trunc_ln86" val="!2"/>
<literal name="trunc_ln86" val="!3"/>
<literal name="trunc_ln86" val="!4"/>
<literal name="trunc_ln86" val="!5"/>
<literal name="trunc_ln86" val="!6"/>
<literal name="trunc_ln86" val="!7"/>
<literal name="trunc_ln86" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx14.i493616.case.9:0 %store_ln86 = store i16 %max_1, i6 %OutPool3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln86" val="!0"/>
<literal name="trunc_ln86" val="!1"/>
<literal name="trunc_ln86" val="!2"/>
<literal name="trunc_ln86" val="!3"/>
<literal name="trunc_ln86" val="!4"/>
<literal name="trunc_ln86" val="!5"/>
<literal name="trunc_ln86" val="!6"/>
<literal name="trunc_ln86" val="!7"/>
<literal name="trunc_ln86" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14.i493616.case.9:1 %br_ln86 = br void %arrayidx14.i493616.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
