Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:15:20 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                        Violations  
--------  --------  -------------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set         1           
TIMING-9  Warning   Unknown CDC Logic                                  1           
XDCB-5    Warning   Runtime inefficient way to find pin objects        2           
CLKC-69   Advisory  MMCME5 not driven by IO has BUFG in feedback loop  1           
CLKC-72   Advisory  Substitute PLL for MMCME5 check                    1           
CLKC-75   Advisory  MMCME5 with global clock driver has no LOC         2           
XDCB-6    Advisory  Timing constraint pointing to hierarchical pins    2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0               204190        0.011        0.000                      0               203969        0.000        0.000                       0                105730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)           Period(ns)      Frequency(MHz)
-----                         ------------           ----------      --------------
clk_pl_0                      {0.000 5.000}          10.000          100.000         
  clkfbout_primitive          {0.000 5.000}          10.000          100.000         
  clkout1_primitive           {0.000 0.800}          1.600           625.000         
    clk_wizard_0_clk_out1_o2  {0.000 1.600}          3.200           312.500         
  clkout4_primitive           {0.000 1.200}          2.400           416.667         
    clkout1_primitive_1       {0.000 3.906}          7.813           128.000         
ddr4_dimm1_sma_clk_clk_p      {0.000 2.500}          5.000           200.000         
  bank1_clkout0               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                {0.000 0.156}          0.312           3200.000        
lpddr4_sma_clk1_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_1             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_1        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_1        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_1   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_1               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_1              {0.000 0.128}          0.256           3906.248        
lpddr4_sma_clk2_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_2             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_2        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_2        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_2   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_2               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_2              {0.000 0.128}          0.256           3906.248        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            2.141        0.000                      0                38061        0.011        0.000                      0                38061        4.000        0.000                       0                 20410  
  clkfbout_primitive                                                                                                                                                            4.609        0.000                       0                     3  
  clkout1_primitive                 0.706        0.000                      0                   22        0.038        0.000                      0                   22        0.194        0.000                       0                    17  
    clk_wizard_0_clk_out1_o2        0.581        0.000                      0                 7172        0.034        0.000                      0                 7172        0.171        0.000                       0                  4057  
  clkout4_primitive                 1.318        0.000                      0                   48        0.038        0.000                      0                   48        0.594        0.000                       0                    40  
    clkout1_primitive_1             0.854        0.000                      0               158666        0.013        0.000                      0               158666        2.906        0.000                       0                 81034  
ddr4_dimm1_sma_clk_clk_p                                                                                                                                                        2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                            0.054        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                  0.054        0.000                       0                    10  
lpddr4_sma_clk1_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_1                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_1                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                0.002        0.000                       0                     9  
lpddr4_sma_clk2_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_2                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_2                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                0.002        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_primitive_1       clk_wizard_0_clk_out1_o2        8.706        0.000                      0                   72                                                                        
clk_pl_0                  clkout1_primitive_1             7.055        0.000                      0                   35                                                                        
clk_wizard_0_clk_out1_o2  clkout1_primitive_1             2.494        0.000                      0                  114                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                              clk_pl_0                  
(none)                    clkout1_primitive_1       clk_pl_0                  
(none)                                              clk_wizard_0_clk_out1_o2  
(none)                    clk_wizard_0_clk_out1_o2  clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive_1       clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive         clkout1_primitive         
(none)                    clk_pl_0                  clkout1_primitive_1       
(none)                    clk_wizard_0_clk_out1_o2  clkout1_primitive_1       
(none)                    clkout1_primitive_1       clkout1_primitive_1       
(none)                    clkout4_primitive         clkout1_primitive_1       
(none)                                              clkout4_primitive         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     pll_clk_xpll                                          
(none)                     pll_clk_xpll_1                                        
(none)                     pll_clk_xpll_2                                        
(none)                     pll_clktoxphy[0]                                      
(none)                     pll_clktoxphy[0]_1                                    
(none)                     pll_clktoxphy[0]_2                                    
(none)                     pll_clktoxphy[2]                                      
(none)                     pll_clktoxphy[2]_1                                    
(none)                     pll_clktoxphy[2]_2                                    
(none)                                                bank1_xpll0_fifo_rd_clk    
(none)                                                bank1_xpll0_fifo_rd_clk_1  
(none)                                                bank1_xpll0_fifo_rd_clk_2  
(none)                                                clk_pl_0                   
(none)                                                clk_wizard_0_clk_out1_o2   
(none)                                                clkout1_primitive          
(none)                                                clkout1_primitive_1        
(none)                                                clkout4_primitive          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.217ns (2.893%)  route 7.284ns (97.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.892    10.712    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[104]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[104]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.217ns (2.893%)  route 7.284ns (97.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.892    10.712    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[105]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[105]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.217ns (2.893%)  route 7.284ns (97.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.892    10.712    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[8]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.217ns (2.893%)  route 7.284ns (97.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.892    10.712    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[9]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.217ns (2.894%)  route 7.281ns (97.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.889    10.709    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[40]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[40]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.217ns (2.894%)  route 7.281ns (97.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.889    10.709    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[41]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[41]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.217ns (2.894%)  route 7.281ns (97.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.889    10.709    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[72]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[72]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.217ns (2.894%)  route 7.281ns (97.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.889    10.709    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[73]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.090    12.853    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[73]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.217ns (2.895%)  route 7.279ns (97.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.887    10.707    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[107]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.089    12.854    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[107]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.217ns (2.895%)  route 7.279ns (97.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        6.392     9.694    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn
    SLICE_X220Y266       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     9.820 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1/O
                         net (fo=144, routed)         0.887    10.707    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748    12.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X219Y254       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[11]/C
                         clock pessimism              0.252    13.054    
                         clock uncertainty           -0.111    12.943    
    SLICE_X219Y254       FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089    12.854    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  2.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[4].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2253]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.905%)  route 0.159ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      2.774ns (routing 1.078ns, distribution 1.696ns)
  Clock Net Delay (Destination): 3.270ns (routing 1.244ns, distribution 2.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.774     2.829    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[4].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y73         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[4].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y73         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.093     2.922 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[4].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[25]
                         net (fo=1, routed)           0.159     3.081    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2253]
    SLICE_X186Y291       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.270     3.373    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y291       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2253]/C
                         clock pessimism             -0.342     3.031    
    SLICE_X186Y291       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.039     3.070    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2253]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2884]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.087ns (35.510%)  route 0.158ns (64.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.871ns (routing 1.078ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.367ns (routing 1.244ns, distribution 2.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.871     2.926    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y76         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y76         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     3.013 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DOUTBDOUT[0]
                         net (fo=1, routed)           0.158     3.171    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2884]
    SLICE_X130Y300       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2884]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.367     3.470    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y300       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2884]/C
                         clock pessimism             -0.348     3.122    
    SLICE_X130Y300       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.038     3.160    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2884]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3097]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.905%)  route 0.159ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.909ns (routing 1.078ns, distribution 1.831ns)
  Clock Net Delay (Destination): 3.407ns (routing 1.244ns, distribution 2.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.909     2.964    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y54         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y54         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.093     3.057 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[25]
                         net (fo=1, routed)           0.159     3.216    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3097]
    SLICE_X130Y215       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3097]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.407     3.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y215       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3097]/C
                         clock pessimism             -0.346     3.164    
    SLICE_X130Y215       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.039     3.203    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3097]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.087ns (35.125%)  route 0.161ns (64.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.922ns (routing 1.078ns, distribution 1.844ns)
  Clock Net Delay (Destination): 3.415ns (routing 1.244ns, distribution 2.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.922     2.977    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y44         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     3.064 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/DOUTBDOUT[0]
                         net (fo=1, routed)           0.161     3.225    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[396]
    SLICE_X130Y172       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.415     3.518    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y172       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/C
                         clock pessimism             -0.346     3.172    
    SLICE_X130Y172       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.039     3.211    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3207]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.084ns (34.146%)  route 0.162ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.905ns (routing 1.078ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.395ns (routing 1.244ns, distribution 2.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.905     2.960    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y55         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[27])
                                                      0.084     3.044 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[27]
                         net (fo=1, routed)           0.162     3.206    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3207]
    SLICE_X130Y219       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.395     3.498    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y219       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3207]/C
                         clock pessimism             -0.346     3.152    
    SLICE_X130Y219       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.039     3.191    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3207]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3290]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.095ns (37.549%)  route 0.158ns (62.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.898ns (routing 1.078ns, distribution 1.820ns)
  Clock Net Delay (Destination): 3.396ns (routing 1.244ns, distribution 2.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.898     2.953    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y57         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y57         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[2])
                                                      0.095     3.048 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[2]
                         net (fo=1, routed)           0.158     3.206    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3290]
    SLICE_X130Y224       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3290]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.396     3.499    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y224       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3290]/C
                         clock pessimism             -0.346     3.153    
    SLICE_X130Y224       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.038     3.191    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3290]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.093ns (37.052%)  route 0.158ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.923ns (routing 1.078ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.417ns (routing 1.244ns, distribution 2.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.923     2.978    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y44         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y44         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.093     3.071 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/DOUTBDOUT[25]
                         net (fo=1, routed)           0.158     3.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[421]
    SLICE_X130Y175       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.417     3.520    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y175       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[421]/C
                         clock pessimism             -0.346     3.174    
    SLICE_X130Y175       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[421]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3110]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.095ns (38.000%)  route 0.155ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.914ns (routing 1.078ns, distribution 1.836ns)
  Clock Net Delay (Destination): 3.406ns (routing 1.244ns, distribution 2.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.914     2.969    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y53         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y53         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[2])
                                                      0.095     3.064 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[2]
                         net (fo=1, routed)           0.155     3.219    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3110]
    SLICE_X130Y208       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.406     3.509    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y208       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3110]/C
                         clock pessimism             -0.346     3.163    
    SLICE_X130Y208       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     3.203    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3110]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.694%)  route 0.157ns (63.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.903ns (routing 1.078ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.393ns (routing 1.244ns, distribution 2.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.903     2.958    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y38         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y38         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[31])
                                                      0.091     3.049 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[31]
                         net (fo=1, routed)           0.157     3.206    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[247]
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.393     3.496    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[247]/C
                         clock pessimism             -0.346     3.150    
    SLICE_X131Y151       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.039     3.189    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[247]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[586]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.095ns (37.849%)  route 0.156ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      3.091ns (routing 1.078ns, distribution 2.013ns)
  Clock Net Delay (Destination): 3.598ns (routing 1.244ns, distribution 2.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.091     3.146    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X2Y39         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[2])
                                                      0.095     3.241 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DOUTBDOUT[2]
                         net (fo=1, routed)           0.156     3.397    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[586]
    SLICE_X114Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[586]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.598     3.701    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X114Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[586]/C
                         clock pessimism             -0.361     3.340    
    SLICE_X114Y152       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.380    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[586]
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X193Y132   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X121Y162   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X127Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X127Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X129Y160   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X129Y160   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X125Y157   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S1/CLK
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       10.000      90.000     MMCM_X8Y0        vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X193Y132   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X193Y132   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X121Y162   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X121Y162   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X193Y132   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X193Y132   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X207Y246   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X121Y162   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X121Y162   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.935         10.000      9.065      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.242ns (31.245%)  route 0.533ns (68.755%))
  Logic Levels:           2  (LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 4.210 - 1.600 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.772ns, distribution 1.774ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.677ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.546     3.633    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y100       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.725 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/Q
                         net (fo=5, routed)           0.315     4.040    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/A1
    SLICE_X207Y100       RAMS32 (Prop_H6LUT_SLICEM_ADR1_O)
                                                      0.121     4.161 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/SP/O
                         net (fo=1, routed)           0.161     4.322    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/data_o
    SLICE_X209Y100       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.029     4.351 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.057     4.408    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.255     4.210    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism              0.930     5.140    
                         clock uncertainty           -0.032     5.107    
    SLICE_X209Y100       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     5.113    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.226ns (29.940%)  route 0.529ns (70.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 4.169 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.677ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     3.720 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/Q
                         net (fo=3, routed)           0.293     4.013    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/syncd_clr
    SLICE_X209Y100       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.147 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_i_1/O
                         net (fo=1, routed)           0.236     4.383    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in
    SLICE_X209Y100       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.214     4.169    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                         clock pessimism              0.984     5.153    
                         clock uncertainty           -0.032     5.120    
    SLICE_X209Y100       SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.023     5.097    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5
  -------------------------------------------------------------------
                         required time                          5.097    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.216ns (31.798%)  route 0.463ns (68.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 4.216 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.677ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.392     4.110    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X210Y92        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.126     4.236 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     4.307    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.261     4.216    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
                         clock pessimism              0.964     5.180    
                         clock uncertainty           -0.032     5.148    
    SLICE_X210Y92        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.156    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          5.156    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.228ns (41.536%)  route 0.321ns (58.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.772ns, distribution 1.774ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.546     3.633    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y100       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.723 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/Q
                         net (fo=3, routed)           0.276     3.999    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
    SLICE_X206Y100       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.138     4.137 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.045     4.182    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[3]
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.981     5.198    
                         clock uncertainty           -0.032     5.166    
    SLICE_X206Y100       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     5.174    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.174    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.208ns (38.253%)  route 0.336ns (61.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.772ns, distribution 1.774ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.546     3.633    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y100       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.260     3.984    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X206Y100       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.117     4.101 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.076     4.177    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[1]
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.981     5.198    
                         clock uncertainty           -0.032     5.166    
    SLICE_X206Y100       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.174    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.174    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.090ns (24.551%)  route 0.277ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.277     3.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism              0.930     5.147    
                         clock uncertainty           -0.032     5.115    
    SLICE_X206Y100       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     4.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.090ns (24.551%)  route 0.277ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.277     3.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.930     5.147    
                         clock uncertainty           -0.032     5.115    
    SLICE_X206Y100       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     4.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.090ns (24.551%)  route 0.277ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.277     3.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism              0.930     5.147    
                         clock uncertainty           -0.032     5.115    
    SLICE_X206Y100       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     4.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.090ns (24.551%)  route 0.277ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.277     3.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.930     5.147    
                         clock uncertainty           -0.032     5.115    
    SLICE_X206Y100       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     4.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.090ns (24.551%)  route 0.277ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.217 - 1.600 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.772ns, distribution 1.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.677ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.541     3.628    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.718 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.277     3.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.262     4.217    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.930     5.147    
                         clock uncertainty           -0.032     5.115    
    SLICE_X206Y100       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     4.994    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Net Delay (Source):      1.538ns (routing 0.463ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.538     1.647    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.761 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/Q
                         net (fo=1, routed)           0.016     1.777    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_n_0
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/C
                         clock pessimism             -0.953     1.704    
    SLICE_X209Y100       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.739    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.820%)  route 0.131ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.131     1.855    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_AFF_SLICEL_C_CE)
                                                      0.033     1.789    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.820%)  route 0.131ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.131     1.855    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.789    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.820%)  route 0.131ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.131     1.855    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.789    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.820%)  route 0.131ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.131     1.855    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.789    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.523%)  route 0.133ns (73.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.133     1.857    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_CFF2_SLICEL_C_CE)
                                                      0.032     1.788    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.725 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.115     1.840    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.953     1.704    
    SLICE_X209Y100       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     1.739    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.027%)  route 0.152ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.152     1.876    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.007     1.763    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.027%)  route 0.152ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.152     1.876    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_AFF2_SLICEL_C_R)
                                                      0.007     1.763    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.027%)  route 0.152ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.900ns
  Clock Net Delay (Source):      1.567ns (routing 0.463ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.567     1.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y100       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.724 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.152     1.876    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X206Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.900     1.756    
    SLICE_X206Y100       FDRE (Hold_BFF2_SLICEL_C_R)
                                                      0.007     1.763    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         1.600       0.387      SLICE_X209Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         1.600       0.665      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Min Period        n/a     MBUFGCE/I       n/a            0.935         1.600       0.665      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         1.600       0.666      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X210Y92   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X209Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X209Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X209Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X209Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X206Y100  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.297ns (49.029%)  route 1.348ns (50.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 5.738 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 r  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 r  <hidden>
                         net (fo=10, routed)          0.262     5.386    <hidden>
    SLICE_X45Y26         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.083     5.469 r  <hidden>
                         net (fo=2, routed)           0.266     5.735    <hidden>
    SLICE_X45Y26         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.062     5.797 r  <hidden>
                         net (fo=1, routed)           0.272     6.069    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     5.738    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.691    
                         clock uncertainty           -0.047     6.643    
    SLICE_X45Y26         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     6.650    <hidden>
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 1.405ns (57.486%)  route 1.039ns (42.514%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 5.737 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.958ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 r  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 r  <hidden>
                         net (fo=10, routed)          0.201     5.325    <hidden>
    SLICE_X46Y26         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     5.448 r  <hidden>
                         net (fo=2, routed)           0.226     5.673    <hidden>
    SLICE_X47Y26         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.130     5.803 r  <hidden>
                         net (fo=1, routed)           0.065     5.868    <hidden>
    SLICE_X47Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.190     5.737    <hidden>
    SLICE_X47Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.690    
                         clock uncertainty           -0.047     6.642    
    SLICE_X47Y26         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     6.649    <hidden>
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.182ns (50.487%)  route 1.159ns (49.513%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 5.738 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 f  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 f  <hidden>
                         net (fo=10, routed)          0.296     5.420    <hidden>
    SLICE_X47Y26         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.030     5.450 r  <hidden>
                         net (fo=4, routed)           0.316     5.765    <hidden>
    SLICE_X47Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     5.738    <hidden>
    SLICE_X47Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.691    
                         clock uncertainty           -0.047     6.643    
    SLICE_X47Y25         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090     6.553    <hidden>
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.182ns (50.553%)  route 1.156ns (49.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 5.738 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 f  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 f  <hidden>
                         net (fo=10, routed)          0.296     5.420    <hidden>
    SLICE_X47Y26         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.030     5.450 r  <hidden>
                         net (fo=4, routed)           0.313     5.762    <hidden>
    SLICE_X47Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     5.738    <hidden>
    SLICE_X47Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.691    
                         clock uncertainty           -0.047     6.643    
    SLICE_X47Y25         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.090     6.553    <hidden>
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.406ns (18.677%)  route 1.768ns (81.323%))
  Logic Levels:           5  (LUT2=4 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 5.730 - 3.200 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.119ns, distribution 1.378ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.958ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.497     3.576    <hidden>
    SLICE_X54Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.669 r  <hidden>
                         net (fo=2, routed)           0.517     4.186    <hidden>
    SLICE_X61Y59         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.280 r  <hidden>
                         net (fo=1, routed)           0.215     4.495    <hidden>
    SLICE_X61Y59         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.584 r  <hidden>
                         net (fo=1, routed)           0.208     4.792    <hidden>
    SLICE_X61Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     4.842 r  <hidden>
                         net (fo=1, routed)           0.160     5.002    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X61Y60         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     5.053 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2/O
                         net (fo=5, routed)           0.232     5.284    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2_n_0
    SLICE_X61Y63         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     5.313 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=9, routed)           0.436     5.750    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.183     5.730    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.953     6.683    
                         clock uncertainty           -0.047     6.635    
    SLICE_X65Y69         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090     6.545    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          6.545    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.406ns (18.677%)  route 1.768ns (81.323%))
  Logic Levels:           5  (LUT2=4 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 5.730 - 3.200 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.119ns, distribution 1.378ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.958ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.497     3.576    <hidden>
    SLICE_X54Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.669 r  <hidden>
                         net (fo=2, routed)           0.517     4.186    <hidden>
    SLICE_X61Y59         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.280 r  <hidden>
                         net (fo=1, routed)           0.215     4.495    <hidden>
    SLICE_X61Y59         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.584 r  <hidden>
                         net (fo=1, routed)           0.208     4.792    <hidden>
    SLICE_X61Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     4.842 r  <hidden>
                         net (fo=1, routed)           0.160     5.002    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X61Y60         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     5.053 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2/O
                         net (fo=5, routed)           0.232     5.284    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2_n_0
    SLICE_X61Y63         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     5.313 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=9, routed)           0.436     5.750    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.183     5.730    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.953     6.683    
                         clock uncertainty           -0.047     6.635    
    SLICE_X65Y69         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090     6.545    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                          6.545    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.300ns (55.706%)  route 1.034ns (44.294%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 5.738 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 r  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 r  <hidden>
                         net (fo=10, routed)          0.265     5.390    <hidden>
    SLICE_X45Y26         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.478 r  <hidden>
                         net (fo=1, routed)           0.015     5.493    <hidden>
    SLICE_X45Y26         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.060     5.553 r  <hidden>
                         net (fo=3, routed)           0.205     5.758    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     5.738    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.691    
                         clock uncertainty           -0.047     6.643    
    SLICE_X45Y26         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.087     6.556    <hidden>
  -------------------------------------------------------------------
                         required time                          6.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.300ns (55.706%)  route 1.034ns (44.294%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 5.738 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 r  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 r  <hidden>
                         net (fo=10, routed)          0.265     5.390    <hidden>
    SLICE_X45Y26         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.478 r  <hidden>
                         net (fo=1, routed)           0.015     5.493    <hidden>
    SLICE_X45Y26         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.060     5.553 r  <hidden>
                         net (fo=3, routed)           0.205     5.758    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     5.738    <hidden>
    SLICE_X45Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.691    
                         clock uncertainty           -0.047     6.643    
    SLICE_X45Y26         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.087     6.556    <hidden>
  -------------------------------------------------------------------
                         required time                          6.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.406ns (18.704%)  route 1.765ns (81.296%))
  Logic Levels:           5  (LUT2=4 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 5.730 - 3.200 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.119ns, distribution 1.378ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.958ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.497     3.576    <hidden>
    SLICE_X54Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.669 r  <hidden>
                         net (fo=2, routed)           0.517     4.186    <hidden>
    SLICE_X61Y59         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.280 r  <hidden>
                         net (fo=1, routed)           0.215     4.495    <hidden>
    SLICE_X61Y59         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.584 r  <hidden>
                         net (fo=1, routed)           0.208     4.792    <hidden>
    SLICE_X61Y59         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     4.842 r  <hidden>
                         net (fo=1, routed)           0.160     5.002    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X61Y60         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     5.053 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2/O
                         net (fo=5, routed)           0.232     5.284    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_2_n_0
    SLICE_X61Y63         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     5.313 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=9, routed)           0.433     5.746    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.183     5.730    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y69         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.953     6.683    
                         clock uncertainty           -0.047     6.635    
    SLICE_X65Y69         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.090     6.545    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.545    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.300ns (55.659%)  route 1.036ns (44.341%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 5.746 - 3.200 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 1.119ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.958ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.345     3.424    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.401 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.365     4.766    <hidden>
    SLICE_X43Y27         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     4.854 r  <hidden>
                         net (fo=2, routed)           0.183     5.037    <hidden>
    SLICE_X47Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     5.124 r  <hidden>
                         net (fo=10, routed)          0.265     5.390    <hidden>
    SLICE_X45Y26         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.478 r  <hidden>
                         net (fo=1, routed)           0.015     5.493    <hidden>
    SLICE_X45Y26         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.060     5.553 r  <hidden>
                         net (fo=3, routed)           0.207     5.760    <hidden>
    SLICE_X46Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.199     5.746    <hidden>
    SLICE_X46Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.953     6.699    
                         clock uncertainty           -0.047     6.651    
    SLICE_X46Y26         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.090     6.561    <hidden>
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Net Delay (Source):      1.595ns (routing 0.699ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.844ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.595     1.699    <hidden>
    SLICE_X73Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.748 r  <hidden>
                         net (fo=2, routed)           0.115     1.863    <hidden>
    SLICE_X70Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.884     2.706    <hidden>
    SLICE_X70Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.911     1.795    
    SLICE_X70Y94         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     1.830    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Net Delay (Source):      1.545ns (routing 0.699ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.545     1.649    <hidden>
    SLICE_X71Y89         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.759 r  <hidden>
                         net (fo=1, routed)           0.017     1.776    <hidden>
    SLICE_X71Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X71Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.970     1.706    
    SLICE_X71Y89         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.741    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      1.544ns (routing 0.699ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.844ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.544     1.648    <hidden>
    SLICE_X75Y91         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.758 r  <hidden>
                         net (fo=1, routed)           0.017     1.775    <hidden>
    SLICE_X75Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.852     2.674    <hidden>
    SLICE_X75Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.969     1.705    
    SLICE_X75Y91         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.740    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Net Delay (Source):      1.544ns (routing 0.699ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.844ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.544     1.648    <hidden>
    SLICE_X73Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.758 r  <hidden>
                         net (fo=1, routed)           0.017     1.775    <hidden>
    SLICE_X73Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.853     2.675    <hidden>
    SLICE_X73Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.970     1.705    
    SLICE_X73Y88         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.740    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      1.547ns (routing 0.699ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.844ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.547     1.651    <hidden>
    SLICE_X67Y90         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.761 r  <hidden>
                         net (fo=1, routed)           0.017     1.778    <hidden>
    SLICE_X67Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X67Y90         FDRE                                         r  <hidden>
                         clock pessimism             -0.969     1.708    
    SLICE_X67Y90         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.743    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Net Delay (Source):      1.546ns (routing 0.699ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.844ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.546     1.650    <hidden>
    SLICE_X69Y91         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.760 r  <hidden>
                         net (fo=1, routed)           0.017     1.777    <hidden>
    SLICE_X69Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X69Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.970     1.707    
    SLICE_X69Y91         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.742    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Net Delay (Source):      1.566ns (routing 0.699ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.844ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    <hidden>
    SLICE_X73Y92         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.780 r  <hidden>
                         net (fo=1, routed)           0.017     1.797    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.878     2.700    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.972     1.727    
    SLICE_X73Y92         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.762    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Net Delay (Source):      1.566ns (routing 0.699ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.844ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    <hidden>
    SLICE_X73Y94         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.780 r  <hidden>
                         net (fo=1, routed)           0.017     1.797    <hidden>
    SLICE_X73Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.878     2.700    <hidden>
    SLICE_X73Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.972     1.727    
    SLICE_X73Y94         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.762    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.844ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X71Y94         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.781 r  <hidden>
                         net (fo=1, routed)           0.017     1.798    <hidden>
    SLICE_X71Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.878     2.700    <hidden>
    SLICE_X71Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.972     1.728    
    SLICE_X71Y94         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      1.538ns (routing 0.699ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.844ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.538     1.642    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X79Y91         SRL16E                                       r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.756 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.772    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X79Y91         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X79Y91         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.969     1.699    
    SLICE_X79Y91         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.734    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1_o2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         3.200       0.343      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X77Y96  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X77Y86  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y86  <hidden>
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y86  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y84  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y84  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y84  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y84  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X75Y84  <hidden>
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y96  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y96  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y86  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y86  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y96  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y96  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y86  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y86  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X75Y86  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.213ns (31.060%)  route 0.473ns (68.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.824 - 2.400 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 0.758ns, distribution 1.828ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.659ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.586     3.673    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y87        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.765 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.416     4.181    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X259Y88        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.121     4.302 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.057     4.359    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.069     4.824    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.886     5.710    
                         clock uncertainty           -0.039     5.671    
    SLICE_X259Y88        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     5.677    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.092ns (14.660%)  route 0.536ns (85.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.824 - 2.400 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 0.758ns, distribution 1.828ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.659ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.586     3.673    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y87        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.765 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.536     4.300    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_3_in6_in
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.069     4.824    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.886     5.710    
                         clock uncertainty           -0.039     5.671    
    SLICE_X259Y88        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.677    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.121ns (14.720%)  route 0.701ns (85.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.047 - 2.400 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.758ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.659ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.342     3.429    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.520 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/Q
                         net (fo=1, routed)           0.269     3.789    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.819 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.432     4.251    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.292     5.047    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism              0.856     5.903    
                         clock uncertainty           -0.039     5.864    
    SLICE_X260Y88        FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.121     5.743    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.121ns (14.720%)  route 0.701ns (85.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.047 - 2.400 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.758ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.659ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.342     3.429    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.520 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/Q
                         net (fo=1, routed)           0.269     3.789    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.819 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.432     4.251    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.292     5.047    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.856     5.903    
                         clock uncertainty           -0.039     5.864    
    SLICE_X260Y88        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.121     5.743    vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.121ns (14.720%)  route 0.701ns (85.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.047 - 2.400 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.758ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.659ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.342     3.429    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.520 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/Q
                         net (fo=1, routed)           0.269     3.789    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.819 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.432     4.251    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.292     5.047    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.856     5.903    
                         clock uncertainty           -0.039     5.864    
    SLICE_X260Y88        FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.121     5.743    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.121ns (14.720%)  route 0.701ns (85.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.047 - 2.400 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.758ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.659ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.342     3.429    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.520 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/Q
                         net (fo=1, routed)           0.269     3.789    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.819 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.432     4.251    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.292     5.047    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.856     5.903    
                         clock uncertainty           -0.039     5.864    
    SLICE_X260Y88        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.743    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.220ns (29.720%)  route 0.520ns (70.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 5.041 - 2.400 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.576ns (routing 0.758ns, distribution 1.818ns)
  Clock Net Delay (Destination): 2.286ns (routing 0.659ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.576     3.663    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X261Y87        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.754 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.441     4.195    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X261Y87        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.129     4.324 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.079     4.403    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.286     5.041    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.988     6.029    
                         clock uncertainty           -0.039     5.990    
    SLICE_X261Y87        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     5.996    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.996    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.230ns (32.067%)  route 0.487ns (67.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 5.041 - 2.400 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.576ns (routing 0.758ns, distribution 1.818ns)
  Clock Net Delay (Destination): 2.286ns (routing 0.659ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.576     3.663    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X261Y87        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.754 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.441     4.195    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X261Y87        LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     4.334 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.046     4.380    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.286     5.041    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X261Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.988     6.029    
                         clock uncertainty           -0.039     5.990    
    SLICE_X261Y87        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007     5.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.563%)  route 0.532ns (76.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 5.050 - 2.400 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 0.758ns, distribution 1.821ns)
  Clock Net Delay (Destination): 2.295ns (routing 0.659ns, distribution 1.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.579     3.666    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y88        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.758 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.245     4.003    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X260Y88        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     4.075 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.287     4.362    vitis_design_i/proc_sys_reset_6/U0/SEQ_n_4
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.295     5.050    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.968     6.018    
                         clock uncertainty           -0.039     5.979    
    SLICE_X260Y87        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     5.987    vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.171ns (25.037%)  route 0.512ns (74.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.047 - 2.400 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.039ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.078ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 0.758ns, distribution 1.821ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.659ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.579     3.666    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y88        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.758 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.245     4.003    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X260Y88        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     4.082 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.267     4.349    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1_n_0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.292     5.047    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.984     6.031    
                         clock uncertainty           -0.039     5.992    
    SLICE_X260Y88        FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     6.000    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.420ns (routing 0.455ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.543ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.420     1.528    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        SRL16E                                       r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.642 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.658    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/Q
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.685     2.513    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.928     1.585    
    SLICE_X259Y88        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.620    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.059ns (31.765%)  route 0.127ns (68.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Net Delay (Source):      1.597ns (routing 0.455ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.543ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.597     1.705    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y88        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.755 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.110     1.865    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en
    SLICE_X260Y87        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.009     1.874 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.017     1.891    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.848     2.676    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.917     1.759    
    SLICE_X260Y87        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.794    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.543ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.111     1.717    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.685     2.513    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.928     1.585    
    SLICE_X259Y88        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     1.620    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.059ns (32.246%)  route 0.124ns (67.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.907ns
  Clock Net Delay (Source):      1.454ns (routing 0.455ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.543ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.454     1.562    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X258Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X258Y88        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.612 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.100     1.712    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X259Y88        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.009     1.721 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.024     1.745    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.685     2.513    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.907     1.606    
    SLICE_X259Y88        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.640    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.249%)  route 0.145ns (74.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.907ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.543ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.145     1.751    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_2_in3_in
    SLICE_X258Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.690     2.518    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X258Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.907     1.611    
    SLICE_X258Y88        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.646    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Net Delay (Source):      1.599ns (routing 0.455ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.543ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.599     1.707    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y87        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.756 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.103     1.859    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_0_in
    SLICE_X260Y88        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.021     1.880 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.015     1.895    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1_n_0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.842     2.670    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism             -0.917     1.753    
    SLICE_X260Y88        FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.788    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.069ns (16.788%)  route 0.342ns (83.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.543ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.098     1.704    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.020     1.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.244     1.968    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.842     2.670    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism             -0.832     1.838    
    SLICE_X260Y88        FDSE (Hold_AFF2_SLICEL_C_S)
                                                      0.007     1.845    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.069ns (16.788%)  route 0.342ns (83.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.543ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.098     1.704    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.020     1.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.244     1.968    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.842     2.670    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.832     1.838    
    SLICE_X260Y88        FDSE (Hold_AFF_SLICEL_C_S)
                                                      0.007     1.845    vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.069ns (16.788%)  route 0.342ns (83.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.543ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.098     1.704    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.020     1.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.244     1.968    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.842     2.670    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism             -0.832     1.838    
    SLICE_X260Y88        FDSE (Hold_BFF2_SLICEL_C_S)
                                                      0.007     1.845    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.069ns (16.788%)  route 0.342ns (83.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Net Delay (Source):      1.449ns (routing 0.455ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.543ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.449     1.557    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y88        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.606 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.098     1.704    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X259Y88        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.020     1.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.244     1.968    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X260Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.842     2.670    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X260Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.832     1.838    
    SLICE_X260Y88        FDRE (Hold_BFF_SLICEL_C_R)
                                                      0.007     1.845    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout4_primitive
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         2.400       1.187      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         2.400       1.465      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Min Period        n/a     MMCME5/CLKIN1   n/a            0.934         2.400       1.466      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKOUT3  n/a            0.934         2.400       1.466      MMCM_X8Y0      vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X260Y87  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X258Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       2.400       97.600     MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X260Y87  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X260Y87  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X260Y87  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X260Y87  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X259Y88  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 0.211ns (3.251%)  route 6.279ns (96.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 12.618 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.027ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.210    12.789    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X136Y152       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119    12.908 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[122]_i_1/O
                         net (fo=1, routed)           0.069    12.977    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[122]
    SLICE_X136Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.700    12.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X136Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[122]/C
                         clock pessimism              1.270    13.888    
                         clock uncertainty           -0.066    13.822    
    SLICE_X136Y152       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.830    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[122]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.219ns (3.378%)  route 6.264ns (96.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.622 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.027ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.195    12.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X138Y154       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    12.901 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[140]_i_1/O
                         net (fo=1, routed)           0.069    12.970    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[140]
    SLICE_X138Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.704    12.622    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X138Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[140]/C
                         clock pessimism              1.270    13.892    
                         clock uncertainty           -0.066    13.826    
    SLICE_X138Y154       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.834    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[140]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 0.221ns (3.412%)  route 6.256ns (96.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.621 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.027ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.177    12.756    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X125Y150       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.129    12.885 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[236]_i_1/O
                         net (fo=1, routed)           0.079    12.964    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[236]
    SLICE_X125Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.703    12.621    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X125Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[236]/C
                         clock pessimism              1.270    13.891    
                         clock uncertainty           -0.066    13.825    
    SLICE_X125Y150       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006    13.831    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[236]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.215ns (3.323%)  route 6.255ns (96.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 12.618 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.027ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.210    12.789    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X136Y152       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.123    12.912 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[123]_i_1/O
                         net (fo=1, routed)           0.045    12.957    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[123]
    SLICE_X136Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.700    12.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X136Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[123]/C
                         clock pessimism              1.270    13.888    
                         clock uncertainty           -0.066    13.822    
    SLICE_X136Y152       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    13.829    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[123]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.179ns (2.762%)  route 6.301ns (97.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 12.629 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.027ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.238    12.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X126Y150       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.087    12.904 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[240]_i_1/O
                         net (fo=1, routed)           0.063    12.967    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[240]
    SLICE_X126Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.711    12.629    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X126Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[240]/C
                         clock pessimism              1.270    13.899    
                         clock uncertainty           -0.066    13.833    
    SLICE_X126Y150       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    13.840    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[240]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.180ns (2.778%)  route 6.299ns (97.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 12.629 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.027ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.242    12.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X126Y150       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.088    12.909 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[158]_i_1/O
                         net (fo=1, routed)           0.057    12.966    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[158]
    SLICE_X126Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.711    12.629    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X126Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[158]/C
                         clock pessimism              1.270    13.899    
                         clock uncertainty           -0.066    13.833    
    SLICE_X126Y150       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007    13.840    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[158]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.177ns (2.738%)  route 6.286ns (97.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 12.618 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.027ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.217    12.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X138Y153       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.085    12.881 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[138]_i_1/O
                         net (fo=1, routed)           0.069    12.950    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[138]
    SLICE_X138Y153       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.700    12.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X138Y153       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[138]/C
                         clock pessimism              1.270    13.888    
                         clock uncertainty           -0.066    13.822    
    SLICE_X138Y153       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.830    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[138]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.226ns (3.495%)  route 6.240ns (96.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.622 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.027ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.195    12.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X138Y154       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134    12.908 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[141]_i_1/O
                         net (fo=1, routed)           0.045    12.953    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[141]
    SLICE_X138Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.704    12.622    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X138Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[141]/C
                         clock pessimism              1.270    13.892    
                         clock uncertainty           -0.066    13.826    
    SLICE_X138Y154       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    13.833    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[141]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.220ns (3.397%)  route 6.256ns (96.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 12.632 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.027ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.183    12.762    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X132Y165       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.128    12.890 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[64]_i_1/O
                         net (fo=1, routed)           0.073    12.963    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[64]
    SLICE_X132Y165       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.714    12.632    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X132Y165       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[64]/C
                         clock pessimism              1.270    13.902    
                         clock uncertainty           -0.066    13.836    
    SLICE_X132Y165       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    13.843    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[64]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.220ns (3.404%)  route 6.242ns (96.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.621 - 7.813 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    1.270ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.286ns (routing 1.202ns, distribution 2.084ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.027ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.286     6.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X204Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y253       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.579 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.171    12.750    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X125Y150       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128    12.878 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[242]_i_1/O
                         net (fo=1, routed)           0.071    12.949    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[242]
    SLICE_X125Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     9.533    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.528 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.856    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.918 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.703    12.621    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X125Y150       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[242]/C
                         clock pessimism              1.270    13.891    
                         clock uncertainty           -0.066    13.825    
    SLICE_X125Y150       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    13.831    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[242]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][230]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.097ns (42.358%)  route 0.132ns (57.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.198ns
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Net Delay (Source):      2.578ns (routing 1.027ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.997ns (routing 1.202ns, distribution 1.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.578     4.684    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X4Y59         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y59         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKL_DOUTADOUT[14])
                                                      0.097     4.781 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_3/DOUTADOUT[14]
                         net (fo=1, routed)           0.132     4.913    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[230]
    SLICE_X133Y233       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][230]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.997     6.198    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X133Y233       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][230]_srl15/CLK
                         clock pessimism             -1.382     4.816    
    SLICE_X133Y233       SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.083     4.899    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][230]_srl15
  -------------------------------------------------------------------
                         required time                         -4.899    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.080ns (33.697%)  route 0.157ns (66.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      1.941ns (routing 0.763ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.918ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.941     3.248    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X146Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y187       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     3.298 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[2]/Q
                         net (fo=4, routed)           0.136     3.435    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg_n_0_[2]
    SLICE_X146Y193       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.030     3.465 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step[8]_i_1/O
                         net (fo=1, routed)           0.021     3.486    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step1[2]
    SLICE_X146Y193       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.282     4.666    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X146Y193       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]/C
                         clock pessimism             -1.232     3.434    
    SLICE_X146Y193       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     3.469    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][358]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.048ns (19.574%)  route 0.197ns (80.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      2.043ns (routing 0.763ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.043     3.350    <hidden>
    SLICE_X103Y188       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y188       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.398 r  <hidden>
                         net (fo=5, routed)           0.197     3.596    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22[358]
    SLICE_X103Y178       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][358]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.775    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/clk
    SLICE_X103Y178       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][358]/C
                         clock pessimism             -1.232     3.543    
    SLICE_X103Y178       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.035     3.578    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][358]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_126_reg_11225_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.090ns (37.719%)  route 0.149ns (62.281%))
  Logic Levels:           1  (LUTCY1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      1.921ns (routing 0.763ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.918ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.921     3.228    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/ap_clk
    SLICE_X156Y183       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_126_reg_11225_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y183       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.277 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_126_reg_11225_reg[2]/Q
                         net (fo=3, routed)           0.128     3.405    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]_i_1/I1
    SLICE_X156Y190       LUTCY1 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.041     3.446 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     3.467    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_fu_6180_p2[2]
    SLICE_X156Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.261     4.645    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/ap_clk
    SLICE_X156Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]/C
                         clock pessimism             -1.232     3.413    
    SLICE_X156Y190       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     3.448    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_127_reg_11597_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/zext_ln61_cast_reg_1473_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.805%)  route 0.176ns (75.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      1.946ns (routing 0.763ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.918ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.946     3.253    vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/ap_clk
    SLICE_X132Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/zext_ln61_cast_reg_1473_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y187       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     3.303 r  vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/zext_ln61_cast_reg_1473_reg[4]_rep/Q
                         net (fo=140, routed)         0.152     3.455    vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0_reg[305]_1
    SLICE_X132Y192       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.008     3.463 r  vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0[308]_i_1/O
                         net (fo=1, routed)           0.024     3.487    vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/tmp_product[308]
    SLICE_X132Y192       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.280     4.664    vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/ap_clk
    SLICE_X132Y192       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0_reg[308]/C
                         clock pessimism             -1.232     3.432    
    SLICE_X132Y192       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     3.467    vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/buff0_reg[308]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.049ns (19.126%)  route 0.207ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      2.044ns (routing 0.763ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.044     3.351    <hidden>
    SLICE_X97Y188        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y188        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     3.400 r  <hidden>
                         net (fo=5, routed)           0.207     3.608    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[393]
    SLICE_X108Y182       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.782    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X108Y182       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[393]/C
                         clock pessimism             -1.232     3.550    
    SLICE_X108Y182       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     3.585    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[393]
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_7/CLKARDCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][527]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.116ns (46.964%)  route 0.131ns (53.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.230ns
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Net Delay (Source):      2.605ns (routing 1.027ns, distribution 1.578ns)
  Clock Net Delay (Destination): 3.029ns (routing 1.202ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.605     4.711    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X3Y64         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_7/CLKARDCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y64         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKU_DOUTADOUT[23])
                                                      0.116     4.827 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_7/DOUTADOUT[23]
                         net (fo=1, routed)           0.131     4.958    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[527]
    SLICE_X131Y254       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][527]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.029     6.230    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X131Y254       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][527]_srl15/CLK
                         clock pessimism             -1.382     4.848    
    SLICE_X131Y254       SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.086     4.934    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][527]_srl15
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           4.958    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/rdata_q_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.580%)  route 0.201ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      2.043ns (routing 0.763ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.043     3.350    <hidden>
    SLICE_X99Y193        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.399 r  <hidden>
                         net (fo=5, routed)           0.201     3.601    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/pc_axi_rdata[301]
    SLICE_X99Y184        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/rdata_q_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.775    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/aclk
    SLICE_X99Y184        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/rdata_q_reg[301]/C
                         clock pessimism             -1.232     3.543    
    SLICE_X99Y184        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     3.577    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/rdata_q_reg[301]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][403]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.608%)  route 0.201ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      2.044ns (routing 0.763ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.390ns (routing 0.918ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.044     3.351    <hidden>
    SLICE_X97Y188        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y188        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     3.400 r  <hidden>
                         net (fo=5, routed)           0.201     3.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22[403]
    SLICE_X100Y183       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.390     4.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/clk
    SLICE_X100Y183       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][403]/C
                         clock pessimism             -1.232     3.543    
    SLICE_X100Y183       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     3.578    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[0][403]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.050ns (20.747%)  route 0.191ns (79.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.662ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      1.940ns (routing 0.763ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.918ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.940     3.247    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X144Y183       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y183       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     3.297 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[53]/Q
                         net (fo=2, routed)           0.191     3.488    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_70
    SLICE_X145Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.278     4.662    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X145Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[53]/C
                         clock pessimism             -1.232     3.430    
    SLICE_X145Y190       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.035     3.465    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive_1
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.813
Sources:            { vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y4  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X1Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X1Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X3Y45    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X3Y52    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X3Y69    vitis_design_i/VitisRegion/harness_1/inst/store_U0/nums_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.379         7.813       6.434      RAMB36_X4Y31     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.379         7.813       6.434      RAMB36_X4Y31     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.379         7.813       6.434      RAMB36_X4Y31     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.379         7.813       6.434      RAMB36_X4Y31     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKU
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y4  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y4  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y45    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y45    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y52    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y52    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y4  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y4  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y45    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y45    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y52    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X3Y52    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr4_dimm1_sma_clk_clk_p
  To Clock:  ddr4_dimm1_sma_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr4_dimm1_sma_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr4_dimm1_sma_clk_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X13Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk1_clk_p
  To Clock:  lpddr4_sma_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk1_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X105Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X106Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X107Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X22Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X96Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X97Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X98Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk2_clk_p
  To Clock:  lpddr4_sma_clk2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk2_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X51Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X52Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X53Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X42Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X43Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X44Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        8.706ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.901ns  (logic 0.090ns (9.989%)  route 0.811ns (90.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99                                      0.000     0.000 r  <hidden>
    SLICE_X82Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.811     0.901    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y94         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.888ns  (logic 0.091ns (10.248%)  route 0.797ns (89.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99                                      0.000     0.000 r  <hidden>
    SLICE_X83Y99         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.797     0.888    <hidden>
    SLICE_X74Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y96         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.876ns  (logic 0.090ns (10.274%)  route 0.786ns (89.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99                                      0.000     0.000 r  <hidden>
    SLICE_X83Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.786     0.876    <hidden>
    SLICE_X73Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y95         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.748ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.858ns  (logic 0.091ns (10.606%)  route 0.767ns (89.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97                                      0.000     0.000 r  <hidden>
    SLICE_X81Y97         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.767     0.858    <hidden>
    SLICE_X75Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y95         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.838ns  (logic 0.090ns (10.740%)  route 0.748ns (89.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97                                      0.000     0.000 r  <hidden>
    SLICE_X81Y97         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.748     0.838    <hidden>
    SLICE_X75Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y96         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.826ns  (logic 0.089ns (10.775%)  route 0.737ns (89.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99                                      0.000     0.000 r  <hidden>
    SLICE_X83Y99         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  <hidden>
                         net (fo=1, routed)           0.737     0.826    <hidden>
    SLICE_X80Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X80Y95         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.803ns  (logic 0.092ns (11.457%)  route 0.711ns (88.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97                                      0.000     0.000 r  <hidden>
    SLICE_X80Y97         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.711     0.803    <hidden>
    SLICE_X75Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y95         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.803ns  (logic 0.091ns (11.333%)  route 0.712ns (88.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97                                      0.000     0.000 r  <hidden>
    SLICE_X80Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.712     0.803    <hidden>
    SLICE_X73Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y96         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.790ns  (logic 0.090ns (11.392%)  route 0.700ns (88.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97                                      0.000     0.000 r  <hidden>
    SLICE_X81Y97         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.700     0.790    <hidden>
    SLICE_X75Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y95         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.091ns (11.697%)  route 0.687ns (88.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99                                      0.000     0.000 r  <hidden>
    SLICE_X83Y99         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.687     0.778    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y94         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.828    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        7.055ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.765ns  (logic 0.091ns (11.895%)  route 0.674ns (88.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y252                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
    SLICE_X213Y252       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.674     0.765    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[109]
    SLICE_X206Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y249       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.689ns  (logic 0.091ns (13.208%)  route 0.598ns (86.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y254                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/C
    SLICE_X207Y254       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     0.689    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[3]
    SLICE_X204Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y254       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.648ns  (logic 0.091ns (14.043%)  route 0.557ns (85.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y256                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/C
    SLICE_X206Y256       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.557     0.648    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[35]
    SLICE_X204Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y254       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.557ns  (logic 0.091ns (16.338%)  route 0.466ns (83.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y256                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/C
    SLICE_X212Y256       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/Q
                         net (fo=1, routed)           0.466     0.557    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[96]
    SLICE_X211Y256       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X211Y256       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.529ns  (logic 0.091ns (17.202%)  route 0.438ns (82.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y257                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
    SLICE_X207Y257       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.438     0.529    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[106]
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y257       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.518ns  (logic 0.092ns (17.761%)  route 0.426ns (82.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y254                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/C
    SLICE_X207Y254       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.426     0.518    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[103]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.514ns  (logic 0.092ns (17.899%)  route 0.422ns (82.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
    SLICE_X212Y253       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.422     0.514    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[9]
    SLICE_X211Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X211Y253       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.511ns  (logic 0.091ns (17.808%)  route 0.420ns (82.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y255                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
    SLICE_X205Y255       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.420     0.511    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[36]
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y255       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.254%)  route 0.412ns (81.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y257                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/C
    SLICE_X207Y257       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.412     0.504    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[0]
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y255       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.500ns  (logic 0.090ns (18.000%)  route 0.410ns (82.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
    SLICE_X205Y253       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.410     0.500    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[38]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  7.321    





---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        2.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.713ns  (logic 0.090ns (12.623%)  route 0.623ns (87.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y123                                    0.000     0.000 r  <hidden>
    SLICE_X115Y123       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.623     0.713    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X123Y127       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.681ns  (logic 0.089ns (13.069%)  route 0.592ns (86.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114                                    0.000     0.000 r  <hidden>
    SLICE_X113Y114       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  <hidden>
                         net (fo=1, routed)           0.592     0.681    <hidden>
    SLICE_X115Y115       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X115Y115       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.669ns  (logic 0.091ns (13.602%)  route 0.578ns (86.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117                                    0.000     0.000 r  <hidden>
    SLICE_X109Y117       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.578     0.669    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X111Y117       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.664ns  (logic 0.091ns (13.705%)  route 0.573ns (86.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117                                    0.000     0.000 r  <hidden>
    SLICE_X109Y117       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.573     0.664    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X111Y117       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.643ns  (logic 0.091ns (14.152%)  route 0.552ns (85.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y123                                    0.000     0.000 r  <hidden>
    SLICE_X115Y123       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.552     0.643    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X123Y127       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.639ns  (logic 0.091ns (14.241%)  route 0.548ns (85.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y123                                    0.000     0.000 r  <hidden>
    SLICE_X115Y123       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.548     0.639    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X123Y127       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.620ns  (logic 0.091ns (14.677%)  route 0.529ns (85.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y121                                    0.000     0.000 r  <hidden>
    SLICE_X115Y121       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.529     0.620    <hidden>
    SLICE_X116Y124       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X116Y124       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     3.208    <hidden>
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.609ns  (logic 0.092ns (15.107%)  route 0.517ns (84.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y121                                    0.000     0.000 r  <hidden>
    SLICE_X115Y121       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.517     0.609    <hidden>
    SLICE_X116Y124       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X116Y124       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.607ns  (logic 0.092ns (15.157%)  route 0.515ns (84.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y123                                    0.000     0.000 r  <hidden>
    SLICE_X115Y123       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.515     0.607    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X123Y127       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.606ns  (logic 0.091ns (15.017%)  route 0.515ns (84.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y123                                    0.000     0.000 r  <hidden>
    SLICE_X115Y123       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.515     0.606    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X123Y127       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  2.601    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.404ns  (logic 0.131ns (3.849%)  route 3.273ns (96.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.767ns (routing 1.078ns, distribution 1.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.913     2.913    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X192Y117       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.131     3.044 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.360     3.404    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X192Y117       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.767     2.822    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X192Y117       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.060ns (2.992%)  route 1.945ns (97.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.224ns (routing 0.872ns, distribution 1.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.760     1.760    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X192Y117       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     1.820 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.185     2.005    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X192Y117       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.224     2.304    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X192Y117       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.090ns (12.927%)  route 0.606ns (87.073%))
  Logic Levels:           0  
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.078ns, distribution 1.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X207Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     6.562 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/Q
                         net (fo=13, routed)          0.606     7.168    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.749     2.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.091ns (15.777%)  route 0.486ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    6.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.278ns (routing 1.202ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.750ns (routing 1.078ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.278     6.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     6.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/Q
                         net (fo=9, routed)           0.486     7.056    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.750     2.805    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.092ns (17.161%)  route 0.444ns (82.839%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    6.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.278ns (routing 1.202ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.760ns (routing 1.078ns, distribution 1.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.278     6.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.571 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/Q
                         net (fo=9, routed)           0.444     7.015    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[4]
    SLICE_X206Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.760     2.815    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X206Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.090ns (17.083%)  route 0.437ns (82.917%))
  Logic Levels:           0  
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    6.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.278ns (routing 1.202ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.761ns (routing 1.078ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.278     6.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.569 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/Q
                         net (fo=10, routed)          0.437     7.006    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X206Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.761     2.816    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X206Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.092ns (17.410%)  route 0.436ns (82.590%))
  Logic Levels:           0  
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.564 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/Q
                         net (fo=6, routed)           0.436     7.000    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[4]
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.092ns (17.697%)  route 0.428ns (82.302%))
  Logic Levels:           0  
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.760ns (routing 1.078ns, distribution 1.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     6.564 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/Q
                         net (fo=9, routed)           0.428     6.992    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X206Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.760     2.815    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X206Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.092ns (18.059%)  route 0.417ns (81.941%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    6.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.278ns (routing 1.202ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.078ns, distribution 1.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.278     6.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     6.571 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/Q
                         net (fo=12, routed)          0.417     6.988    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.749     2.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.514ns  (logic 0.093ns (18.081%)  route 0.421ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.565 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/Q
                         net (fo=5, routed)           0.421     6.986    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.506ns  (logic 0.092ns (18.166%)  route 0.414ns (81.834%))
  Logic Levels:           0  
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.750ns (routing 1.078ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.564 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/Q
                         net (fo=5, routed)           0.414     6.978    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.750     2.805    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.489ns  (logic 0.091ns (18.591%)  route 0.398ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    6.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.078ns, distribution 1.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.472    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     6.563 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/Q
                         net (fo=4, routed)           0.398     6.961    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.745     2.800    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.050ns (28.944%)  route 0.123ns (71.056%))
  Logic Levels:           0  
  Clock Path Skew:        -1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.057ns (routing 0.763ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.872ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.057     3.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.414 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/Q
                         net (fo=8, routed)           0.123     3.537    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.220     2.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.829%)  route 0.141ns (74.171%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.057ns (routing 0.763ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.872ns, distribution 1.353ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.057     3.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/Q
                         net (fo=5, routed)           0.141     3.554    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X206Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.225     2.305    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X206Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.050ns (24.752%)  route 0.152ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.058ns (routing 0.763ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.872ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.058     3.365    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.415 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.152     3.567    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X206Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.227     2.307    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X206Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.521%)  route 0.159ns (76.479%))
  Logic Levels:           0  
  Clock Path Skew:        -1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.054ns (routing 0.763ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.054     3.361    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     3.410 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/Q
                         net (fo=7, routed)           0.159     3.569    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.050ns (24.867%)  route 0.151ns (75.133%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.062ns (routing 0.763ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.872ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.062     3.369    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y257       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.419 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.151     3.570    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X207Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.210     2.290    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X207Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.050ns (23.478%)  route 0.163ns (76.522%))
  Logic Levels:           0  
  Clock Path Skew:        -1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.057ns (routing 0.763ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.872ns, distribution 1.349ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.057     3.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     3.414 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/Q
                         net (fo=10, routed)          0.163     3.577    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.221     2.301    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.779%)  route 0.170ns (77.221%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.054ns (routing 0.763ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.872ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.054     3.361    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     3.411 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/Q
                         net (fo=6, routed)           0.170     3.581    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.204     2.284    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.834%)  route 0.179ns (78.166%))
  Logic Levels:           0  
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.058ns (routing 0.763ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.872ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.058     3.365    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     3.415 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/Q
                         net (fo=2, routed)           0.179     3.594    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X208Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.232     2.312    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X208Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.050ns (21.186%)  route 0.186ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.058ns (routing 0.763ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.872ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.058     3.365    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     3.415 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/Q
                         net (fo=2, routed)           0.186     3.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X208Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.232     2.312    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X208Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.622%)  route 0.189ns (79.378%))
  Logic Levels:           0  
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.057ns (routing 0.763ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.872ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.057     3.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y252       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/Q
                         net (fo=11, routed)          0.189     3.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X208Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.231     2.311    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X208Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.375ns  (logic 0.131ns (5.517%)  route 2.244ns (94.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.420ns (routing 0.958ns, distribution 1.462ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.936     1.936    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X164Y73        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.131     2.067 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.308     2.375    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X164Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.420     2.767    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X164Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.060ns (4.344%)  route 1.321ns (95.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.015ns (routing 0.844ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.167     1.167    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X164Y73        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     1.227 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.154     1.381    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X164Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.015     2.837    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X164Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.091ns (4.893%)  route 1.769ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.958ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.769     5.441    <hidden>
    SLICE_X47Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.177     2.524    <hidden>
    SLICE_X47Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.091ns (4.893%)  route 1.769ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.958ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.769     5.441    <hidden>
    SLICE_X47Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.177     2.524    <hidden>
    SLICE_X47Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.091ns (4.893%)  route 1.769ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.958ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.769     5.441    <hidden>
    SLICE_X47Y34         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.177     2.524    <hidden>
    SLICE_X47Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.091ns (4.986%)  route 1.734ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.958ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X78Y97         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     3.672 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.734     5.407    <hidden>
    SLICE_X46Y32         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.189     2.536    <hidden>
    SLICE_X46Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.170ns (9.331%)  route 1.652ns (90.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.499ns (routing 1.119ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.958ns, distribution 1.268ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.499     3.578    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y74         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.669 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.231     4.900    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X66Y96         LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.079     4.979 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.421     5.400    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X67Y96         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.226     2.573    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X67Y96         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.050ns (25.253%)  route 0.148ns (74.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.699ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.844ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.577     1.681    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X62Y84         FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.148     1.879    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/intr[31]
    SLICE_X62Y84         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.849     2.671    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X62Y84         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.707%)  route 0.213ns (81.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.699ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.844ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y91         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.719 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.213     1.932    <hidden>
    SLICE_X76Y90         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.845     2.667    <hidden>
    SLICE_X76Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.707%)  route 0.213ns (81.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.699ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.844ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y91         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.719 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.213     1.932    <hidden>
    SLICE_X76Y90         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.845     2.667    <hidden>
    SLICE_X76Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.707%)  route 0.213ns (81.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.699ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.844ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y91         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.719 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.213     1.932    <hidden>
    SLICE_X76Y90         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.845     2.667    <hidden>
    SLICE_X76Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.844ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y86         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.720 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.939    <hidden>
    SLICE_X76Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X76Y83         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay            16 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.091ns (7.611%)  route 1.105ns (92.389%))
  Logic Levels:           0  
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.105ns (routing 1.202ns, distribution 1.903ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.958ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.105     6.306    vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/ap_clk
    SLICE_X132Y178       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y178       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     6.397 r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           1.105     7.501    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/intr[1]
    SLICE_X76Y145        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.156     2.503    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X76Y145        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.091ns (11.915%)  route 0.673ns (88.085%))
  Logic Levels:           0  
  Clock Path Skew:        -4.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.359ns (routing 1.202ns, distribution 2.157ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.958ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.359     6.560    <hidden>
    SLICE_X68Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.651 r  <hidden>
                         net (fo=2, routed)           0.673     7.324    <hidden>
    SLICE_X58Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.200     2.547    <hidden>
    SLICE_X58Y70         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.091ns (16.707%)  route 0.454ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        -3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.336ns (routing 1.202ns, distribution 2.134ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.958ns, distribution 1.234ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.336     6.537    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.628 r  <hidden>
                         net (fo=2, routed)           0.454     7.081    <hidden>
    SLICE_X59Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.192     2.539    <hidden>
    SLICE_X59Y71         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.544ns  (logic 0.091ns (16.728%)  route 0.453ns (83.272%))
  Logic Levels:           0  
  Clock Path Skew:        -3.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.336ns (routing 1.202ns, distribution 2.134ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.958ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.336     6.537    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.628 r  <hidden>
                         net (fo=1, routed)           0.453     7.081    <hidden>
    SLICE_X59Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.191     2.538    <hidden>
    SLICE_X59Y70         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.091ns (14.422%)  route 0.540ns (85.578%))
  Logic Levels:           0  
  Clock Path Skew:        -3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.244ns (routing 1.202ns, distribution 2.042ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.958ns, distribution 1.235ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.244     6.445    <hidden>
    SLICE_X86Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.536 r  <hidden>
                         net (fo=1, routed)           0.540     7.076    <hidden>
    SLICE_X78Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.193     2.540    <hidden>
    SLICE_X78Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.119ns (19.597%)  route 0.488ns (80.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.261ns (routing 1.202ns, distribution 2.059ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.958ns, distribution 1.220ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.261     6.462    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/aclk1
    SLICE_X82Y94         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.554 f  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.170     6.724    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X82Y95         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.027     6.751 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.318     7.070    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X81Y96         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.178     2.525    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X81Y96         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.472ns  (logic 0.090ns (19.068%)  route 0.382ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        -4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.359ns (routing 1.202ns, distribution 2.157ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.958ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.359     6.560    <hidden>
    SLICE_X68Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     6.650 r  <hidden>
                         net (fo=1, routed)           0.382     7.032    <hidden>
    SLICE_X64Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.194     2.541    <hidden>
    SLICE_X64Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.559ns  (logic 0.091ns (16.279%)  route 0.468ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -3.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.267ns (routing 1.202ns, distribution 2.065ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.958ns, distribution 1.270ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.267     6.468    <hidden>
    SLICE_X82Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.559 r  <hidden>
                         net (fo=1, routed)           0.468     7.027    <hidden>
    SLICE_X72Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.228     2.575    <hidden>
    SLICE_X72Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.575ns  (logic 0.090ns (15.652%)  route 0.485ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        -3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.244ns (routing 1.202ns, distribution 2.042ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.958ns, distribution 1.221ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.244     6.445    <hidden>
    SLICE_X86Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     6.535 r  <hidden>
                         net (fo=1, routed)           0.485     7.020    <hidden>
    SLICE_X79Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.179     2.526    <hidden>
    SLICE_X79Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.091ns (16.576%)  route 0.458ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        -3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.239ns (routing 1.202ns, distribution 2.037ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.958ns, distribution 1.235ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.239     6.440    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.531 r  <hidden>
                         net (fo=1, routed)           0.458     6.989    <hidden>
    SLICE_X76Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.193     2.540    <hidden>
    SLICE_X76Y92         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.585%)  route 0.162ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.844ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.348    <hidden>
    SLICE_X82Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.398 r  <hidden>
                         net (fo=1, routed)           0.162     3.560    <hidden>
    SLICE_X80Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.835     2.657    <hidden>
    SLICE_X80Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.844ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.348    <hidden>
    SLICE_X80Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     3.397 r  <hidden>
                         net (fo=1, routed)           0.192     3.589    <hidden>
    SLICE_X72Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.882     2.704    <hidden>
    SLICE_X72Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.050ns (19.908%)  route 0.201ns (80.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.036ns (routing 0.763ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.036     3.343    <hidden>
    SLICE_X83Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.393 r  <hidden>
                         net (fo=2, routed)           0.201     3.594    <hidden>
    SLICE_X76Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X76Y95         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.050ns (20.161%)  route 0.198ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.348    <hidden>
    SLICE_X80Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     3.398 r  <hidden>
                         net (fo=1, routed)           0.198     3.596    <hidden>
    SLICE_X76Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X76Y95         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.549%)  route 0.202ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.844ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.348    <hidden>
    SLICE_X82Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.397 r  <hidden>
                         net (fo=2, routed)           0.202     3.599    <hidden>
    SLICE_X80Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.835     2.657    <hidden>
    SLICE_X80Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.050ns (19.608%)  route 0.205ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.038ns (routing 0.763ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.844ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.038     3.345    <hidden>
    SLICE_X82Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     3.395 r  <hidden>
                         net (fo=1, routed)           0.205     3.600    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.847     2.669    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.050ns (18.182%)  route 0.225ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.038ns (routing 0.763ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.844ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.038     3.345    <hidden>
    SLICE_X82Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     3.395 r  <hidden>
                         net (fo=1, routed)           0.225     3.620    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.847     2.669    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.049ns (17.500%)  route 0.231ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.038ns (routing 0.763ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.844ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.038     3.345    <hidden>
    SLICE_X82Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     3.394 r  <hidden>
                         net (fo=1, routed)           0.231     3.625    <hidden>
    SLICE_X74Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.882     2.704    <hidden>
    SLICE_X74Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.049ns (16.838%)  route 0.242ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.033ns (routing 0.763ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.844ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.033     3.340    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     3.389 r  <hidden>
                         net (fo=1, routed)           0.242     3.631    <hidden>
    SLICE_X80Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.842     2.664    <hidden>
    SLICE_X80Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.049ns (16.955%)  route 0.240ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.038ns (routing 0.763ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.844ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.038     3.345    <hidden>
    SLICE_X82Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.394 r  <hidden>
                         net (fo=1, routed)           0.240     3.634    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.847     2.669    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.091ns (23.698%)  route 0.293ns (76.302%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.551ns (routing 0.772ns, distribution 1.779ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.677ns, distribution 1.578ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.551     3.638    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X208Y100       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y100       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.729 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.293     4.022    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.255     2.610    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.050ns (24.510%)  route 0.154ns (75.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.463ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.571     1.680    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X208Y100       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y100       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.730 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.154     1.884    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X209Y100       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Max Delay            99 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 0.091ns (1.631%)  route 5.488ns (98.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.027ns, distribution 1.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        5.488     8.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X205Y257       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.889     4.995    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X205Y257       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 0.091ns (1.631%)  route 5.488ns (98.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.108ns (routing 1.244ns, distribution 1.864ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.027ns, distribution 1.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.211    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y138       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.302 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        5.488     8.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X205Y257       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.889     4.995    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X205Y257       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 3.408ns (72.541%)  route 1.290ns (27.458%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.551ns (routing 1.244ns, distribution 2.307ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.027ns, distribution 1.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.551     3.654    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/cfg_clk
    SLICE_X115Y171       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y171       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.041 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.528     4.569    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X109Y160       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.657 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.693    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X109Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.935 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.937    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X109Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.977 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.979    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X109Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.019 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.021    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X109Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.061 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.063    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X109Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.103 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.105    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X109Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.145 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.147    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X109Y166       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.187 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.189    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X109Y167       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.229 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.231    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X109Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.271 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.273    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X109Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.313 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.315    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X109Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.355 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.357    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X109Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.397 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.399    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X109Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.439 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.441    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X109Y173       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.481 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.483    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X109Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.523 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.525    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X109Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.565 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.567    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X109Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.607 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X109Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.649 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.651    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X109Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.691 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.693    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X109Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.733 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.735    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X109Y180       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.775 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.777    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X109Y181       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.817 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X109Y182       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.859 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.861    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X109Y183       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.901 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.903    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X109Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.943 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.945    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X109Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.985 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.987    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X109Y186       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.027 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.029    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X109Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.069 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.003     6.072    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X109Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.112 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.114    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X109Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.154 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.156    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X109Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.196 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.198    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X109Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.238 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.240    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X109Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.280 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.282    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X109Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.322 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.324    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X109Y194       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.364 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.366    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X109Y195       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.406 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.408    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X109Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.448 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.450    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X109Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.492    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X109Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.532 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X109Y199       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.574 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.576    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X109Y200       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.616 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X109Y201       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.658 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.660    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X109Y202       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.700 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.702    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X109Y203       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.742 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.744    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X109Y204       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.784 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X109Y205       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.826 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.828    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X109Y206       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.868 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X109Y207       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.910 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.912    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X109Y208       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.952 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.954    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X109Y209       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.994 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.996    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X109Y210       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.036 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.038    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X109Y211       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.078 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.080    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X109Y212       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.120 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.122    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X109Y213       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.162 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.164    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X109Y214       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.204 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.206    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X109Y215       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.246 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.248    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X109Y216       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.288 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.290    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X109Y217       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.330 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.332    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X109Y218       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.372 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.374    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X109Y219       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.414 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.416    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X109Y220       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.456 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.458    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X109Y221       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.498 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.500    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X109Y222       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.540 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.542    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X109Y223       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.582 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.584    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X109Y224       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     7.626 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.540     8.166    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X120Y229       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     8.295 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     8.352    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X120Y229       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.702     4.808    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/clk
    SLICE_X120Y229       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.545ns  (logic 3.301ns (72.629%)  route 1.244ns (27.371%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.056ns (routing 1.244ns, distribution 1.812ns)
  Clock Net Delay (Destination): 2.913ns (routing 1.027ns, distribution 1.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.056     3.159    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/cfg_clk
    SLICE_X201Y244       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y244       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.546 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.533     4.079    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X194Y228       LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.164 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.203    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X194Y228       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.445 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.446    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X194Y229       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.485 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.486    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X194Y230       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.525 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.526    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X194Y231       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.565 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.566    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X194Y232       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.605 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.606    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X194Y233       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.645 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.646    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X194Y234       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.685 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.686    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X194Y235       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.725 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.006     4.731    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X194Y236       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.770 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.771    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X194Y237       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.810 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.811    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X194Y238       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.850 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.851    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X194Y239       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.890 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.891    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X194Y240       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.930 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.931    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X194Y241       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.970 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X194Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.010 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.011    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X194Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.050 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.051    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X194Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.091    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X194Y245       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.130 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.131    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X194Y246       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.170 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.171    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X194Y247       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.210 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.211    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X194Y248       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.250 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.251    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X194Y249       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.290 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X194Y250       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.330 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.331    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X194Y251       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.370 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.371    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X194Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.410 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.411    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X194Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.450 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.451    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X194Y254       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.491    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X194Y255       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.530 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.531    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X194Y256       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X194Y257       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.610 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X194Y258       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.650 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.651    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X194Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.690 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.691    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X194Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.730 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.731    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X194Y261       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.770 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.771    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X194Y262       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.810 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.811    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X194Y263       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.850 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.851    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X194Y264       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.890 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.891    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X194Y265       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.930 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.931    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X194Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.970 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X194Y267       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.010 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.011    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X194Y268       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.050 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.051    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X194Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.091    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X194Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.130 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.131    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X194Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.170 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.171    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X194Y272       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.210 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.211    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X194Y273       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.250 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.251    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X194Y274       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.290 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X194Y275       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.330 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.331    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X194Y276       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.370 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.371    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X194Y277       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.410 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.411    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X194Y278       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.450 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.451    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X194Y279       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.491    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X194Y280       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.530 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.531    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X194Y281       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X194Y282       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.610 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X194Y283       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.650 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.007     6.657    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X194Y284       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.696 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.697    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X194Y285       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.736 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.737    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X194Y286       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.776 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.777    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X194Y287       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.816 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X194Y288       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.856 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.857    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X194Y289       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.896 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.897    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X194Y290       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.936 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.937    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X194Y291       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.976 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.977    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X194Y292       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     7.019 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.540     7.559    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X188Y265       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.088     7.647 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     7.704    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X188Y265       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.913     5.019    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/clk
    SLICE_X188Y265       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 2.118ns (63.988%)  route 1.192ns (36.012%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.341ns (routing 1.244ns, distribution 2.097ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.027ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.341     3.444    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/cfg_clk
    SLICE_X147Y279       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y279       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.831 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.487     4.318    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X137Y269       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.406 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.442    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X137Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.684 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.686    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X137Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.726 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.728    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X137Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.768 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.770    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X137Y272       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.810 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.812    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X137Y273       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.852 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.854    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X137Y274       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.894 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.896    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X137Y275       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.936 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.938    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X137Y276       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.978 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.980    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X137Y277       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.020 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.022    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X137Y278       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.062 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.064    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X137Y279       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.104 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.106    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X137Y280       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.146 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.148    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X137Y281       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.188 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.190    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X137Y282       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.230 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.232    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X137Y283       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.272 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.010     5.282    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X137Y284       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.322 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.324    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X137Y285       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.364 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.366    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X137Y286       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.406 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.408    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X137Y287       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.448 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.450    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X137Y288       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.492    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X137Y289       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.532 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X137Y290       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.574 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.576    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X137Y291       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.616 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X137Y292       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.658 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.660    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X137Y293       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.700 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.702    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X137Y294       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.742 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.744    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X137Y295       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.784 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X137Y296       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.826 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.828    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X137Y297       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.868 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X137Y298       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.910 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.912    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X137Y299       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.952 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.954    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X137Y300       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.994 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.996    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X137Y301       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     6.038 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.533     6.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X136Y264       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     6.690 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.064     6.754    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X136Y264       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.710     4.816    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/clk
    SLICE_X136Y264       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.065ns  (logic 2.053ns (66.982%)  route 1.012ns (33.018%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.325ns (routing 1.244ns, distribution 2.081ns)
  Clock Net Delay (Destination): 2.701ns (routing 1.027ns, distribution 1.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.325     3.428    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/cfg_clk
    SLICE_X129Y229       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y229       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.815 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.523     4.338    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X138Y222       LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.423 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.462    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X138Y222       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.704 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.705    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X138Y223       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.744 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.745    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X138Y224       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.784 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.785    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X138Y225       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.824 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.825    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X138Y226       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.864 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.865    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X138Y227       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.904 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.905    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X138Y228       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.944 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.945    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X138Y229       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.985    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X138Y230       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.024 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.025    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X138Y231       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.064 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.065    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X138Y232       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.104 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.105    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X138Y233       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.144 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X138Y234       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.184 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.185    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X138Y235       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.224 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.006     5.230    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X138Y236       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.269 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.270    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X138Y237       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.309 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.310    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X138Y238       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.349 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.350    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X138Y239       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.389 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.390    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X138Y240       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.429 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X138Y241       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.469 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.470    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X138Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.509 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X138Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.549 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.550    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X138Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.589 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.590    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X138Y245       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.629 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.630    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X138Y246       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.669 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.670    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X138Y247       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.709 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.710    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X138Y248       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.749 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.750    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X138Y249       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.789 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X138Y250       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.829 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.830    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X138Y251       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.869 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X138Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.909 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X138Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.949 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.950    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X138Y254       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     5.992 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.361     6.353    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X134Y249       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.088     6.441 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     6.493    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X134Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.701     4.807    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/clk
    SLICE_X134Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[1].l1_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.238ns  (logic 0.539ns (24.085%)  route 1.699ns (75.915%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.337ns (routing 1.244ns, distribution 2.093ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.027ns, distribution 1.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.337     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/cfg_clk
    SLICE_X133Y160       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[1].l1_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y160       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.827 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[1].l1_cfglut/Q
                         net (fo=2, routed)           1.102     4.929    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/o6_o[1]
    SLICE_X128Y238       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.073     5.002 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_3/O
                         net (fo=1, routed)           0.302     5.304    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_3_n_0
    SLICE_X130Y234       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.079     5.383 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1/O
                         net (fo=1, routed)           0.295     5.678    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1_n_0
    SLICE_X130Y234       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.683     4.789    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/clk
    SLICE_X130Y234       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[14].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.181ns  (logic 0.956ns (43.833%)  route 1.225ns (56.167%))
  Logic Levels:           9  (LOOKAHEAD8=7 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.199ns (routing 1.244ns, distribution 1.955ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.027ns, distribution 1.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.199     3.302    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[14].l1_cfglut/CLK
    SLICE_X183Y290       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[14].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y290       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.689 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[14].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.447     4.136    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_2/I2
    SLICE_X177Y289       LUTCY2 (Prop_C6LUT_SLICEM_I2_GE)
                                                      0.074     4.210 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     4.244    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/GE_net_58
    SLICE_X177Y289       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEC_COUTH)
                                                      0.127     4.371 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.373    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X177Y290       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.415    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X177Y291       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.455 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.457    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X177Y292       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.497 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.499    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X177Y293       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.539 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.541    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X177Y294       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.581 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.583    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X177Y295       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     4.625 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.661     5.286    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_16
    SLICE_X156Y265       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.126     5.412 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     5.483    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X156Y265       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.675     4.781    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/clk
    SLICE_X156Y265       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 1.000ns (53.163%)  route 0.881ns (46.837%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.351ns (routing 1.244ns, distribution 2.107ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.027ns, distribution 1.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.351     3.454    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/cfg_clk
    SLICE_X121Y162       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y162       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.841 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.452     4.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X125Y159       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.381 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.417    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X125Y159       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.659 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.661    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X125Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.701 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.703    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X125Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.743 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.745    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X125Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.785 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.787    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X125Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     4.829 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.328     5.157    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X130Y163       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.121     5.278 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     5.335    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X130Y163       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.720     4.826    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X130Y163       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.889ns  (logic 0.961ns (50.873%)  route 0.928ns (49.126%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.335ns (routing 1.244ns, distribution 2.091ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.027ns, distribution 1.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.335     3.438    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/cfg_clk
    SLICE_X147Y264       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y264       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.825 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.357     4.182    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X140Y263       LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.267 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.306    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X140Y263       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.548 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.550    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X140Y264       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.589 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.591    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X140Y265       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.630 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.632    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X140Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.671 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.673    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X140Y267       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     4.715 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.467     5.182    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X132Y261       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.088     5.270 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     5.327    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X132Y261       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.707     4.813    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/clk
    SLICE_X132Y261       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.u_allx_carry/co_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.872ns (routing 0.707ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.918ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.872     1.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.963 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.118     2.081    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[4]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.402     4.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.056%)  route 0.111ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        2.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.880ns (routing 0.707ns, distribution 1.173ns)
  Clock Net Delay (Destination): 2.405ns (routing 0.918ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.880     1.922    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y256       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y256       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.972 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/Q
                         net (fo=1, routed)           0.111     2.083    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[99]
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.405     4.789    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        2.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.878ns (routing 0.707ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.400ns (routing 0.918ns, distribution 1.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.878     1.920    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y251       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.969 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.118     2.087    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[108]
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.400     4.784    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.050ns (29.586%)  route 0.119ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.879ns (routing 0.707ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.879     1.921    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y255       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.971 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.119     2.090    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[37]
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.782    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (29.000%)  route 0.120ns (71.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.880ns (routing 0.707ns, distribution 1.173ns)
  Clock Net Delay (Destination): 2.405ns (routing 0.918ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.880     1.922    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y256       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y256       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.971 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.120     2.091    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.405     4.789    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X206Y257       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.049ns (28.000%)  route 0.126ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.874ns (routing 0.707ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.390ns (routing 0.918ns, distribution 1.472ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.874     1.916    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X211Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y254       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.965 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.126     2.091    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[7]
    SLICE_X211Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.390     4.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X211Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.871ns (routing 0.707ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.403ns (routing 0.918ns, distribution 1.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.871     1.913    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y254       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.962 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.150     2.112    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[1]
    SLICE_X204Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.403     4.787    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X204Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.049ns (24.257%)  route 0.153ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        2.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.871ns (routing 0.707ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.918ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.871     1.913    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y254       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.962 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.153     2.115    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[39]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.402     4.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.872ns (routing 0.707ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.918ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.872     1.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.963 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.154     2.117    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[6]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.402     4.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.050ns (25.381%)  route 0.147ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.880ns (routing 0.707ns, distribution 1.173ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.880     1.922    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y256       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y256       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.972 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.147     2.119    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[33]
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.782    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X204Y255       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[33]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Max Delay            16 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.723ns  (logic 0.180ns (10.444%)  route 1.543ns (89.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.499ns (routing 1.119ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.027ns, distribution 1.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.499     3.578    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y74         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.669 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.035     4.704    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X81Y96         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.793 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.509     5.301    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X83Y95         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.860     4.966    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X83Y95         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 0.180ns (11.528%)  route 1.381ns (88.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.499ns (routing 1.119ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.027ns, distribution 1.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.499     3.578    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y74         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.669 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.035     4.704    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X81Y96         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.793 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.347     5.139    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X83Y95         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.860     4.966    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X83Y95         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.090ns  (logic 0.091ns (8.350%)  route 0.999ns (91.650%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.493ns (routing 1.119ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.708ns (routing 1.027ns, distribution 1.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.493     3.572    <hidden>
    SLICE_X86Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.663 r  <hidden>
                         net (fo=2, routed)           0.999     4.662    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.708     4.814    <hidden>
    SLICE_X123Y127       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.092ns (9.670%)  route 0.859ns (90.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.518ns (routing 1.119ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.868ns (routing 1.027ns, distribution 1.841ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.518     3.597    <hidden>
    SLICE_X74Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.689 r  <hidden>
                         net (fo=2, routed)           0.859     4.549    <hidden>
    SLICE_X115Y112       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.868     4.974    <hidden>
    SLICE_X115Y112       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.091ns (10.442%)  route 0.780ns (89.557%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.866ns (routing 1.027ns, distribution 1.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    <hidden>
    SLICE_X78Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     3.672 r  <hidden>
                         net (fo=2, routed)           0.780     4.453    <hidden>
    SLICE_X111Y113       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.866     4.972    <hidden>
    SLICE_X111Y113       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.092ns (11.253%)  route 0.726ns (88.747%))
  Logic Levels:           0  
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.500ns (routing 1.119ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.866ns (routing 1.027ns, distribution 1.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.500     3.579    <hidden>
    SLICE_X80Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.671 r  <hidden>
                         net (fo=2, routed)           0.726     4.396    <hidden>
    SLICE_X111Y113       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.866     4.972    <hidden>
    SLICE_X111Y113       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.090ns (11.886%)  route 0.667ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.493ns (routing 1.119ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.027ns, distribution 1.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.493     3.572    <hidden>
    SLICE_X86Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.662 r  <hidden>
                         net (fo=2, routed)           0.667     4.329    <hidden>
    SLICE_X114Y123       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.859     4.965    <hidden>
    SLICE_X114Y123       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.730ns  (logic 0.092ns (12.600%)  route 0.638ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.493ns (routing 1.119ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.027ns, distribution 1.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.493     3.572    <hidden>
    SLICE_X86Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.664 r  <hidden>
                         net (fo=2, routed)           0.638     4.302    <hidden>
    SLICE_X114Y122       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.860     4.966    <hidden>
    SLICE_X114Y122       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.092ns (13.690%)  route 0.580ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.512ns (routing 1.119ns, distribution 1.393ns)
  Clock Net Delay (Destination): 2.955ns (routing 1.027ns, distribution 1.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.512     3.591    <hidden>
    SLICE_X58Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.683 r  <hidden>
                         net (fo=1, routed)           0.580     4.263    <hidden>
    SLICE_X68Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.955     5.061    <hidden>
    SLICE_X68Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.091ns (17.843%)  route 0.419ns (82.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.502ns (routing 1.119ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.027ns, distribution 1.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.502     3.581    <hidden>
    SLICE_X59Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.672 r  <hidden>
                         net (fo=1, routed)           0.419     4.091    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.940     5.046    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.562ns (routing 0.699ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.918ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.562     1.666    <hidden>
    SLICE_X115Y121       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y121       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.715 r  <hidden>
                         net (fo=1, routed)           0.121     1.836    <hidden>
    SLICE_X114Y122       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.374     4.758    <hidden>
    SLICE_X114Y122       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.571ns (routing 0.699ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X108Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.724 r  <hidden>
                         net (fo=1, routed)           0.119     1.843    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.571ns (routing 0.699ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X108Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     1.724 r  <hidden>
                         net (fo=1, routed)           0.120     1.844    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.049ns (28.161%)  route 0.125ns (71.839%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.395ns (routing 0.918ns, distribution 1.477ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X113Y114       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.125     1.845    <hidden>
    SLICE_X113Y115       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.395     4.779    <hidden>
    SLICE_X113Y115       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X109Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.127     1.847    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X109Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.128     1.848    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.050ns (28.090%)  route 0.128ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.394ns (routing 0.918ns, distribution 1.476ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X113Y114       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.721 r  <hidden>
                         net (fo=1, routed)           0.128     1.849    <hidden>
    SLICE_X113Y116       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.394     4.778    <hidden>
    SLICE_X113Y116       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X109Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.130     1.850    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.395ns (routing 0.918ns, distribution 1.477ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X113Y114       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.131     1.851    <hidden>
    SLICE_X113Y115       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.395     4.779    <hidden>
    SLICE_X113Y115       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.567ns (routing 0.699ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.567     1.671    <hidden>
    SLICE_X109Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.720 r  <hidden>
                         net (fo=1, routed)           0.133     1.853    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.763    <hidden>
    SLICE_X111Y117       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Max Delay           610 Endpoints
Min Delay          1002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 0.217ns (6.966%)  route 2.898ns (93.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.057ns (routing 1.202ns, distribution 1.855ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.027ns, distribution 1.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.057     6.258    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X170Y105       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y105       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.349 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.552     8.901    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X94Y199        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.126     9.027 r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.346     9.373    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X94Y199        FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.871     4.977    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X94Y199        FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.146ns (5.500%)  route 2.508ns (94.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.057ns (routing 1.202ns, distribution 1.855ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.027ns, distribution 1.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.057     6.258    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X170Y105       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y105       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.349 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.238     8.587    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X117Y108       LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     8.642 r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.270     8.912    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X117Y108       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.717     4.823    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X117Y108       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.814ns  (logic 0.091ns (5.017%)  route 1.723ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.057ns (routing 1.202ns, distribution 1.855ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.027ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.057     6.258    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X170Y105       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y105       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.349 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         1.723     8.072    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep_rst/trace_rst
    SLICE_X127Y147       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.651     4.757    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep_rst/mon_clk
    SLICE_X127Y147       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.691ns  (logic 0.272ns (16.081%)  route 1.419ns (83.919%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.825     7.945    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[29]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.691ns  (logic 0.272ns (16.081%)  route 1.419ns (83.919%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.825     7.945    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[31]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.272ns (16.119%)  route 1.415ns (83.881%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.821     7.941    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[35]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.272ns (16.119%)  route 1.415ns (83.881%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.821     7.941    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[39]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.272ns (16.119%)  route 1.415ns (83.881%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.821     7.941    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[40]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.272ns (16.119%)  route 1.415ns (83.881%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.202ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.027ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.053     6.254    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/trace_clk
    SLICE_X135Y130       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.345 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.399     6.744    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/p_0_in_1
    SLICE_X145Y125       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     6.794 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.196     6.990    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X145Y125       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     7.121 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.821     7.941    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/E[0]
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.663     4.769    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/trace_clk
    SLICE_X156Y126       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/event_buf_i_reg[41]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.654ns  (logic 0.281ns (16.986%)  route 1.373ns (83.014%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.019ns (routing 1.202ns, distribution 1.817ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.027ns, distribution 1.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.606     2.693    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.744 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.123    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.201 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.019     6.220    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X148Y131       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y131       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.312 f  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[3]/Q
                         net (fo=2, routed)           0.366     6.678    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_1_in
    SLICE_X148Y131       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.118     6.796 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.240     7.036    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X148Y131       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     7.107 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.768     7.874    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X157Y122       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.668     4.774    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X157Y122       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.763ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.918ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.855     3.162    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/trace_clk
    SLICE_X149Y136       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.273 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.017     3.290    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.211     4.595    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/trace_clk
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.763ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.918ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.855     3.162    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X149Y136       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     3.273 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.017     3.290    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.211     4.595    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.763ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.918ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.855     3.162    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/trace_clk
    SLICE_X149Y136       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.276 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.292    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.211     4.595    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/trace_clk
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.763ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.918ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.857     3.164    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/trace_clk
    SLICE_X149Y140       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.278 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.294    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y140       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.215     4.599    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/trace_clk
    SLICE_X149Y140       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.115ns (85.821%)  route 0.019ns (14.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.763ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.918ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.855     3.162    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X149Y136       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.115     3.277 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.019     3.296    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.211     4.595    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X149Y136       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.115ns (85.821%)  route 0.019ns (14.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.763ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.918ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.857     3.164    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/trace_clk
    SLICE_X149Y140       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.115     3.279 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.019     3.298    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y140       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.215     4.599    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/trace_clk
    SLICE_X149Y140       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.607ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.763ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.918ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.864     3.171    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X149Y147       SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y147       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.285 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.301    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2_n_0
    SLICE_X149Y147       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.223     4.607    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X149Y147       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.763ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.918ns, distribution 1.321ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.869     3.176    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/WCLK
    SLICE_X151Y127       RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y127       RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.286 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.303    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[41]
    SLICE_X151Y127       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.239     4.623    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X151Y127       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.114ns (87.023%)  route 0.017ns (12.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.867ns (routing 0.763ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.918ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.867     3.174    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51/WCLK
    SLICE_X151Y129       RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129       RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.288 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51/RAME_D1/O
                         net (fo=1, routed)           0.017     3.305    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[51]
    SLICE_X151Y129       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.237     4.621    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X151Y129       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.871ns (routing 0.763ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.918ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          0.970     1.078    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.044 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.262    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.307 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.871     3.178    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X151Y125       RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y125       RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.288 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.305    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[27]
    SLICE_X151Y125       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.240     4.624    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X151Y125       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout4_primitive
  To Clock:  clkout1_primitive_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.067%)  route 0.737ns (83.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.743ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.154ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.586ns (routing 0.758ns, distribution 1.828ns)
  Clock Net Delay (Destination): 2.938ns (routing 1.027ns, distribution 1.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.586     3.673    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y87        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.765 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.187     3.951    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X260Y85        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.049     4.000 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.550     4.550    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X259Y85        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.938     5.044    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X259Y85        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.071ns (15.665%)  route 0.382ns (84.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.743ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.154ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.599ns (routing 0.455ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.441ns (routing 0.918ns, distribution 1.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.599     1.707    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y87        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.757 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.110     1.867    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X260Y85        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021     1.888 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.272     2.160    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X259Y85        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.441     4.825    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X259Y85        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 0.073ns (2.331%)  route 3.058ns (97.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.573ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.605ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.295ns (routing 0.659ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.998     2.998    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X260Y87        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.073     3.071 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     3.131    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.295     2.650    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.031ns (1.668%)  route 1.827ns (98.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.573ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.605ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.848ns (routing 0.543ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.802     1.802    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X260Y87        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.833 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.025     1.858    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.848     2.676    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X260Y87        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.034     1.138    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.033     1.137    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.031     1.135    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.141    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.138    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.158    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.155    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.969    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.966    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.972    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.969    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.989    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.986    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.034     1.984    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.032     1.982    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.031     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.988    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.985    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.148     1.387    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.174     1.595    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.173     1.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.178     1.599    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.180     1.601    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.171     1.592    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.170     1.591    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.384    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.627    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.626    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.631    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.633    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.624    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.623    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.400    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.644    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.643    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.648    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.650    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.641    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.640    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.306ns (40.584%)  route 0.448ns (59.416%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     0.202 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.022     0.224    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     0.290 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.341     0.631    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X221Y269       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     0.682 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.072     0.754    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.248ns (37.805%)  route 0.408ns (62.195%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     0.127 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.349     0.476    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X222Y268       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     0.610 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.046     0.656    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X222Y268       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748     2.803    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X222Y268       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.293ns (46.508%)  route 0.337ns (53.492%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.061     0.210 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.277     0.487    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X223Y269       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.096     0.583 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.047     0.630    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.321ns (51.774%)  route 0.299ns (48.226%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     0.185 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.027     0.212    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.068     0.280 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.210     0.490    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X221Y269       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.082     0.572 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.048     0.620    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.252ns (41.860%)  route 0.350ns (58.140%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.749ns (routing 1.078ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.054     0.120 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.140    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     0.206 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.272     0.478    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X222Y269       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.079     0.557 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.045     0.602    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X222Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.749     2.804    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X222Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.227ns (38.151%)  route 0.368ns (61.849%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.065     0.192 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.284     0.476    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X223Y269       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.049     0.525 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.070     0.595    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.090ns (32.258%)  route 0.189ns (67.742%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.216ns (routing 0.872ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.030     0.073 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.167     0.240    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X223Y269       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.020     0.260 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.019     0.279    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.216     2.296    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.138ns (47.260%)  route 0.154ns (52.740%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.024     0.067 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.075    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.032     0.107 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.120     0.227    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X221Y269       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.042     0.269 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.023     0.292    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.114ns (36.656%)  route 0.197ns (63.344%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.221ns (routing 0.872ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.024     0.045 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.053    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.032     0.085 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.163     0.248    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X222Y269       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.040     0.288 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.023     0.311    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X222Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.221     2.301    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X222Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.130ns (40.625%)  route 0.190ns (59.375%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.216ns (routing 0.872ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.030     0.088 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.164     0.252    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X223Y269       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.045     0.297 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.023     0.320    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.216     2.296    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X223Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.114ns (33.236%)  route 0.229ns (66.764%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.221ns (routing 0.872ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.203     0.254    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X222Y268       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.066     0.320 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.023     0.343    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X222Y268       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.221     2.301    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X222Y268       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.132ns (36.667%)  route 0.228ns (63.333%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X221Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X221Y270       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.023     0.081 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.089    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X221Y270       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.032     0.121 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.201     0.322    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X221Y269       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.022     0.344 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.016     0.360    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 0.000ns (0.000%)  route 2.800ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.421ns (routing 0.958ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.800     2.800    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X168Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.421     2.768    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X168Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.000ns (0.000%)  route 1.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.011ns (routing 0.844ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.651     1.651    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X168Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.011     2.833    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X168Y73        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.689ns  (logic 0.000ns (0.000%)  route 2.689ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.264ns (routing 0.677ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.689     2.689    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X208Y100       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.264     2.619    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X208Y100       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C

Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.319ns  (logic 0.117ns (5.045%)  route 2.202ns (94.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.261ns (routing 0.677ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.131     2.131    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X210Y92        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.117     2.248 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     2.319    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.261     2.616    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.053ns (3.965%)  route 1.284ns (96.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.826ns (routing 0.553ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.269     1.269    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X210Y92        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.322 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.015     1.337    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.826     2.655    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X210Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C

Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.000ns (0.000%)  route 1.602ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.833ns (routing 0.553ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.602     1.602    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X208Y100       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.833     2.662    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X208Y100       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive_1

Max Delay          4288 Endpoints
Min Delay          4288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[11]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.941ns (53.409%)  route 1.693ns (46.591%))
  Logic Levels:           12  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2 LUTCY2=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     3.029 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTB
                         net (fo=2, routed)           0.011     3.040    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_5__34/I4
    SLICE_X150Y260       LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     3.093 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_5__34/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     3.113    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_4__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     3.178 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_4__34/LUTCY1_INST/O
                         net (fo=1, routed)           0.456     3.634    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[11]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[54]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.882ns (52.184%)  route 1.724ns (47.816%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.509     3.606    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[54]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[54]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[55]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.882ns (52.184%)  route 1.724ns (47.816%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.509     3.606    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[55]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[55]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[56]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 1.882ns (52.199%)  route 1.723ns (47.801%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.508     3.605    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[56]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[56]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[57]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 1.882ns (52.199%)  route 1.723ns (47.801%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.508     3.605    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[57]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[57]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.599ns  (logic 1.882ns (52.291%)  route 1.717ns (47.709%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.502     3.599    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[31]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[13]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.598ns  (logic 1.936ns (53.804%)  route 1.662ns (46.196%))
  Logic Levels:           12  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2 LUTCY2=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     3.019 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTD
                         net (fo=2, routed)           0.011     3.030    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_3__34/I4
    SLICE_X150Y260       LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     3.088 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_3__34/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     3.109    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_2__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     3.174 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_2__34/LUTCY1_INST/O
                         net (fo=1, routed)           0.424     3.598    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[13]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[51]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.882ns (52.426%)  route 1.708ns (47.574%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.493     3.590    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[51]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[51]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[52]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.882ns (52.426%)  route 1.708ns (47.574%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.493     3.590    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[52]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[52]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[50]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.882ns (52.441%)  route 1.707ns (47.559%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.558ns (routing 1.027ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y130           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y130           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y130           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y130           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y130           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[2])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[2]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<2>
    DSP_X2Y130           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[2]_P[2])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[2]
                         net (fo=3, routed)           0.700     1.980    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_123
    SLICE_X151Y260       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.096     2.076 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4/O
                         net (fo=3, routed)           0.277     2.353    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_51__4_n_0
    SLICE_X150Y258       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.117     2.470 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_48__4/O
                         net (fo=2, routed)           0.228     2.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/I0
    SLICE_X150Y259       LUTCY1 (Prop_D5LUT_SLICEL_I0_PROP)
                                                      0.116     2.814 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     2.814    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_12__30_n_3
    SLICE_X150Y259       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     2.976 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15/COUTH
                         net (fo=3, routed)           0.001     2.977    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__15_n_3
    SLICE_X150Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     3.030 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__26/COUTF
                         net (fo=2, routed)           0.009     3.039    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/I4
    SLICE_X150Y260       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     3.097 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_6s_14s_15_1_1_U212/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__34/LUTCY1_INST/O
                         net (fo=44, routed)          0.492     3.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[50]
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[50]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.365     1.720    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.715 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.043    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.106 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.558     4.664    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X4Y129           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.723 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y129           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/mac_muladd_8ns_4ns_15s_16_1_1_U231/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.286ns (routing 0.918ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y108       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1_n_7
    SLICE_X134Y108       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[7]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/I4
    SLICE_X134Y108       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/add_ln77_fu_239_p2[4]
    SLICE_X134Y108       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.286     4.670    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_clk
    SLICE_X134Y108       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.258ns (routing 0.918ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y251       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1_n_2
    SLICE_X142Y251       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[12]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/I4
    SLICE_X142Y251       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_fu_2449_p2[5]
    SLICE_X142Y251       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.258     4.642    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X142Y251       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.251ns (routing 0.918ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y231       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1_n_2
    SLICE_X146Y231       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[13]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/I4
    SLICE_X146Y231       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_fu_2549_p2[6]
    SLICE_X146Y231       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.251     4.635    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X146Y231       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.256ns (routing 0.918ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y258       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1_n_2
    SLICE_X164Y258       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]_i_1/I4
    SLICE_X164Y258       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_fu_3149_p2[4]
    SLICE_X164Y258       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.256     4.640    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X164Y258       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.243ns (routing 0.918ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y253       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1_n_2
    SLICE_X158Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/I4
    SLICE_X158Y253       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_fu_3690_p2[4]
    SLICE_X158Y253       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.243     4.627    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X158Y253       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.266ns (routing 0.918ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y250       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0_n_2
    SLICE_X136Y250       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/I4
    SLICE_X136Y250       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[11]_0[2]
    SLICE_X136Y250       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.266     4.650    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X136Y250       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.236ns (routing 0.918ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y243       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0_n_2
    SLICE_X162Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[10]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/I4
    SLICE_X162Y243       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_fu_6402_p2[4]
    SLICE_X162Y243       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.236     4.620    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X162Y243       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.231ns (routing 0.918ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y237       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0_n_2
    SLICE_X166Y237       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[9]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/I4
    SLICE_X166Y237       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_fu_6625_p2[3]
    SLICE_X166Y237       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.231     4.615    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X166Y237       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.238ns (routing 0.918ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y230       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0_n_2
    SLICE_X158Y230       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/I4
    SLICE_X158Y230       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_fu_4277_p2[3]
    SLICE_X158Y230       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.238     4.622    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X158Y230       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.234ns (routing 0.918ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y239       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[2]_i_1__0_n_2
    SLICE_X154Y239       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[9]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[3]_i_1__0/I4
    SLICE_X154Y239       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_fu_4384_p2[3]
    SLICE_X154Y239       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.191     2.019    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.048 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.323    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.384 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.234     4.618    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X154Y239       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_27_reg_11375_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.692ns  (logic 0.000ns (0.000%)  route 1.692ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.573ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.605ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.069ns (routing 0.659ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.692     1.692    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          2.069     2.424    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.000ns (0.000%)  route 0.994ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.573ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.605ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.685ns (routing 0.543ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           0.994     0.994    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=38, routed)          1.685     2.513    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X259Y88        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





