
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/pulp_riscv_dbg/src/dmi_jtag.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: /* Copyright 2018 ETH Zurich and University of Bologna.</pre>
<pre style="margin:0; padding:0 ">   2: * Copyright and related rights are licensed under the Solderpad Hardware</pre>
<pre style="margin:0; padding:0 ">   3: * License, Version 0.51 (the “License”); you may not use this file except in</pre>
<pre style="margin:0; padding:0 ">   4: * compliance with the License.  You may obtain a copy of the License at</pre>
<pre style="margin:0; padding:0 ">   5: * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</pre>
<pre style="margin:0; padding:0 ">   6: * or agreed to in writing, software, hardware and materials distributed under</pre>
<pre style="margin:0; padding:0 ">   7: * this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR</pre>
<pre style="margin:0; padding:0 ">   8: * CONDITIONS OF ANY KIND, either express or implied. See the License for the</pre>
<pre style="margin:0; padding:0 ">   9: * specific language governing permissions and limitations under the License.</pre>
<pre style="margin:0; padding:0 ">  10: *</pre>
<pre style="margin:0; padding:0 ">  11: * File:   axi_riscv_debug_module.sv</pre>
<pre style="margin:0; padding:0 ">  12: * Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch></pre>
<pre style="margin:0; padding:0 ">  13: * Date:   19.7.2018</pre>
<pre style="margin:0; padding:0 ">  14: *</pre>
<pre style="margin:0; padding:0 ">  15: * Description: JTAG DMI (debug module interface)</pre>
<pre style="margin:0; padding:0 ">  16: *</pre>
<pre style="margin:0; padding:0 ">  17: */</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: module dmi_jtag #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   parameter logic [31:0] IdcodeValue = 32'h00000001</pre>
<pre style="margin:0; padding:0 ">  21: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   input  logic         clk_i,      // DMI Clock</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input  logic         rst_ni,     // Asynchronous reset active low</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input  logic         testmode_i,</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   output logic         dmi_rst_no, // hard reset</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   output dm::dmi_req_t dmi_req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   output logic         dmi_req_valid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   input  logic         dmi_req_ready_i,</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   input dm::dmi_resp_t dmi_resp_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   output logic         dmi_resp_ready_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   input  logic         dmi_resp_valid_i,</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   input  logic         tck_i,    // JTAG test clock pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   input  logic         tms_i,    // JTAG test mode select pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   input  logic         trst_ni,  // JTAG test reset pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   input  logic         td_i,     // JTAG test data input pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   output logic         td_o,     // JTAG test data output pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   output logic         tdo_oe_o  // Data out output enable</pre>
<pre style="margin:0; padding:0 ">  41: );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   assign       dmi_rst_no = rst_ni;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic        test_logic_reset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   logic        shift_dr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic        update_dr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   logic        capture_dr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic        dmi_access;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   logic        dtmcs_select;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   logic        dmi_reset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   logic        dmi_tdi;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic        dmi_tdo;</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   dm::dmi_req_t  dmi_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   logic          dmi_req_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   logic          dmi_req_valid;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   dm::dmi_resp_t dmi_resp;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   logic          dmi_resp_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   logic          dmi_resp_ready;</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     logic [6:0]  address;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     logic [31:0] data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     logic [1:0]  op;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   } dmi_t;</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     DMINoError = 2'h0, DMIReservedError = 2'h1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     DMIOPFailed = 2'h2, DMIBusy = 2'h3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:   } dmi_error_e;</pre>
<pre style="margin:0; padding:0 ">  72: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   typedef enum logic [2:0] { Idle, Read, WaitReadValid, Write, WaitWriteValid } state_e;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   state_e state_d, state_q;</pre>
<pre style="margin:0; padding:0 ">  75: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic [$bits(dmi_t)-1:0] dr_d, dr_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic [6:0] address_d, address_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic [31:0] data_d, data_q;</pre>
<pre style="margin:0; padding:0 ">  79: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   dmi_t  dmi;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   assign dmi          = dmi_t'(dr_q);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   assign dmi_req.addr = address_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   assign dmi_req.data = data_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   assign dmi_req.op   = (state_q == Write) ? dm::DTM_WRITE : dm::DTM_READ;</pre>
<pre style="margin:0; padding:0 ">  85:   // we'will always be ready to accept the data we requested</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   assign dmi_resp_ready = 1'b1;</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic error_dmi_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   dmi_error_e error_d, error_q;</pre>
<pre style="margin:0; padding:0 ">  90: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   always_comb begin : p_fsm</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:     error_dmi_busy = 1'b0;</pre>
<pre style="margin:0; padding:0 ">  93:     // default assignments</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     state_d   = state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     address_d = address_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     data_d    = data_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     error_d   = error_q;</pre>
<pre style="margin:0; padding:0 ">  98: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     dmi_req_valid = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     unique case (state_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:       Idle: begin</pre>
<pre style="margin:0; padding:0 "> 103:         // make sure that no error is sticky</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:         if (dmi_access && update_dr && (error_q == DMINoError)) begin</pre>
<pre style="margin:0; padding:0 "> 105:           // save address and value</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:           address_d = dmi.address;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:           data_d = dmi.data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:           if (dm::dtm_op_e'(dmi.op) == dm::DTM_READ) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:             state_d = Read;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:           end else if (dm::dtm_op_e'(dmi.op) == dm::DTM_WRITE) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:             state_d = Write;</pre>
<pre style="margin:0; padding:0 "> 112:           end</pre>
<pre style="margin:0; padding:0 "> 113:           // else this is a nop and we can stay here</pre>
<pre style="margin:0; padding:0 "> 114:         end</pre>
<pre style="margin:0; padding:0 "> 115:       end</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:       Read: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:         dmi_req_valid = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:         if (dmi_req_ready) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:           state_d = WaitReadValid;</pre>
<pre style="margin:0; padding:0 "> 121:         end</pre>
<pre style="margin:0; padding:0 "> 122:       end</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:       WaitReadValid: begin</pre>
<pre style="margin:0; padding:0 "> 125:         // load data into register and shift out</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:         if (dmi_resp_valid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:           data_d = dmi_resp.data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:           state_d = Idle;</pre>
<pre style="margin:0; padding:0 "> 129:         end</pre>
<pre style="margin:0; padding:0 "> 130:       end</pre>
<pre style="margin:0; padding:0 "> 131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:       Write: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:         dmi_req_valid = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 134:         // got a valid answer go back to idle</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:         if (dmi_req_ready) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:           state_d = Idle;</pre>
<pre style="margin:0; padding:0 "> 137:         end</pre>
<pre style="margin:0; padding:0 "> 138:       end</pre>
<pre style="margin:0; padding:0 "> 139: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:       default: begin</pre>
<pre style="margin:0; padding:0 "> 141:         // just wait for idle here</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:         if (dmi_resp_valid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:           state_d = Idle;</pre>
<pre style="margin:0; padding:0 "> 144:         end</pre>
<pre style="margin:0; padding:0 "> 145:       end</pre>
<pre style="margin:0; padding:0 "> 146:     endcase</pre>
<pre style="margin:0; padding:0 "> 147: </pre>
<pre style="margin:0; padding:0 "> 148:     // update_dr means we got another request but we didn't finish</pre>
<pre style="margin:0; padding:0 "> 149:     // the one in progress, this state is sticky</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:     if (update_dr && state_q != Idle) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:       error_dmi_busy = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 152:     end</pre>
<pre style="margin:0; padding:0 "> 153: </pre>
<pre style="margin:0; padding:0 "> 154:     // if capture_dr goes high while we are in the read state</pre>
<pre style="margin:0; padding:0 "> 155:     // or in the corresponding wait state we are not giving back a valid word</pre>
<pre style="margin:0; padding:0 "> 156:     // -> throw an error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:     if (capture_dr && state_q inside {Read, WaitReadValid}) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:       error_dmi_busy = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 159:     end</pre>
<pre style="margin:0; padding:0 "> 160: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:     if (error_dmi_busy) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:       error_d = DMIBusy;</pre>
<pre style="margin:0; padding:0 "> 163:     end</pre>
<pre style="margin:0; padding:0 "> 164:     // clear sticky error flag</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:     if (dmi_reset && dtmcs_select) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:       error_d = DMINoError;</pre>
<pre style="margin:0; padding:0 "> 167:     end</pre>
<pre style="margin:0; padding:0 "> 168:   end</pre>
<pre style="margin:0; padding:0 "> 169: </pre>
<pre style="margin:0; padding:0 "> 170:   // shift register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   assign dmi_tdo = dr_q[0];</pre>
<pre style="margin:0; padding:0 "> 172: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   always_comb begin : p_shift</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:     dr_d    = dr_q;</pre>
<pre style="margin:0; padding:0 "> 175: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:     if (capture_dr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:       if (dmi_access) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:         if (error_q == DMINoError && !error_dmi_busy) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:           dr_d = {address_q, data_q, DMINoError};</pre>
<pre style="margin:0; padding:0 "> 180:         // DMI was busy, report an error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:         end else if (error_q == DMIBusy || error_dmi_busy) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:           dr_d = {address_q, data_q, DMIBusy};</pre>
<pre style="margin:0; padding:0 "> 183:         end</pre>
<pre style="margin:0; padding:0 "> 184:       end</pre>
<pre style="margin:0; padding:0 "> 185:     end</pre>
<pre style="margin:0; padding:0 "> 186: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:     if (shift_dr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:       if (dmi_access) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:         dr_d = {dmi_tdi, dr_q[$bits(dr_q)-1:1]};</pre>
<pre style="margin:0; padding:0 "> 190:       end</pre>
<pre style="margin:0; padding:0 "> 191:     end</pre>
<pre style="margin:0; padding:0 "> 192: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:     if (test_logic_reset) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:       dr_d = '0;</pre>
<pre style="margin:0; padding:0 "> 195:     end</pre>
<pre style="margin:0; padding:0 "> 196:   end</pre>
<pre style="margin:0; padding:0 "> 197: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   always_ff @(posedge tck_i or negedge trst_ni) begin : p_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:     if (!trst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:       dr_q      <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:       state_q   <= Idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:       address_q <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:       data_q    <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:       error_q   <= DMINoError;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:       dr_q      <= dr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:       state_q   <= state_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:       address_q <= address_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:       data_q    <= data_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:       error_q   <= error_d;</pre>
<pre style="margin:0; padding:0 "> 211:     end</pre>
<pre style="margin:0; padding:0 "> 212:   end</pre>
<pre style="margin:0; padding:0 "> 213: </pre>
<pre style="margin:0; padding:0 "> 214:   // ---------</pre>
<pre style="margin:0; padding:0 "> 215:   // TAP</pre>
<pre style="margin:0; padding:0 "> 216:   // ---------</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   dmi_jtag_tap #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:     .IrLength (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:     .IdcodeValue(IdcodeValue)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   ) i_dmi_jtag_tap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     .tck_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     .tms_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     .trst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     .td_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:     .td_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     .tdo_oe_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     .testmode_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     .test_logic_reset_o ( test_logic_reset ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     .shift_dr_o         ( shift_dr         ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:     .update_dr_o        ( update_dr        ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:     .capture_dr_o       ( capture_dr       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:     .dmi_access_o       ( dmi_access       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:     .dtmcs_select_o     ( dtmcs_select     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:     .dmi_reset_o        ( dmi_reset        ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:     .dmi_error_i        ( error_q          ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:     .dmi_tdi_o          ( dmi_tdi          ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:     .dmi_tdo_i          ( dmi_tdo          )</pre>
<pre style="margin:0; padding:0 "> 238:   );</pre>
<pre style="margin:0; padding:0 "> 239: </pre>
<pre style="margin:0; padding:0 "> 240:   // ---------</pre>
<pre style="margin:0; padding:0 "> 241:   // CDC</pre>
<pre style="margin:0; padding:0 "> 242:   // ---------</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   dmi_cdc i_dmi_cdc (</pre>
<pre style="margin:0; padding:0 "> 244:     // JTAG side (master side)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:     .tck_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:     .trst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:     .jtag_dmi_req_i    ( dmi_req          ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:     .jtag_dmi_ready_o  ( dmi_req_ready    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:     .jtag_dmi_valid_i  ( dmi_req_valid    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:     .jtag_dmi_resp_o   ( dmi_resp         ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:     .jtag_dmi_valid_o  ( dmi_resp_valid   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:     .jtag_dmi_ready_i  ( dmi_resp_ready   ),</pre>
<pre style="margin:0; padding:0 "> 253:     // core side</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:     .core_dmi_req_o    ( dmi_req_o        ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:     .core_dmi_valid_o  ( dmi_req_valid_o  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:     .core_dmi_ready_i  ( dmi_req_ready_i  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:     .core_dmi_resp_i   ( dmi_resp_i       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:     .core_dmi_ready_o  ( dmi_resp_ready_o ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:     .core_dmi_valid_i  ( dmi_resp_valid_i )</pre>
<pre style="margin:0; padding:0 "> 262:   );</pre>
<pre style="margin:0; padding:0 "> 263: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264: endmodule : dmi_jtag</pre>
<pre style="margin:0; padding:0 "> 265: </pre>
</body>
</html>
