{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 11:06:01 2021 " "Info: Processing started: Mon May 17 11:06:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hm62256 -c hm62256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hm62256 -c hm62256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X16_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X16_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y2; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.267 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.413 ns) 2.267 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X16_Y2 0 " "Info: 3: + IC(0.657 ns) + CELL(0.413 ns) = 2.267 ns; Loc. = M512_X16_Y2; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.89 % ) " "Info: Total cell delay = 1.267 ns ( 55.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 44.11 % ) " "Info: Total interconnect delay = 1.000 ns ( 44.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.313 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.459 ns) 2.313 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X16_Y2 1 " "Info: 3: + IC(0.657 ns) + CELL(0.459 ns) = 2.313 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.77 % ) " "Info: Total cell delay = 1.313 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4 data\[4\] clock 3.255 ns memory " "Info: tsu for memory \"altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"data\[4\]\", clock pin = \"clock\") is 3.255 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.546 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns data\[4\] 1 PIN PIN_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'data\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.565 ns) + CELL(0.134 ns) 5.546 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4 2 MEM M512_X16_Y2 1 " "Info: 2: + IC(4.565 ns) + CELL(0.134 ns) = 5.546 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { data[4] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 17.69 % ) " "Info: Total cell delay = 0.981 ns ( 17.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.565 ns ( 82.31 % ) " "Info: Total interconnect delay = 4.565 ns ( 82.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { data[4] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { data[4] {} data[4]~combout {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 4.565ns } { 0.000ns 0.847ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.313 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.459 ns) 2.313 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M512_X16_Y2 1 " "Info: 3: + IC(0.657 ns) + CELL(0.459 ns) = 2.313 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.77 % ) " "Info: Total cell delay = 1.313 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { data[4] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { data[4] {} data[4]~combout {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 4.565ns } { 0.000ns 0.847ns 0.134ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[5\] altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\] 6.742 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[5\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\]\" is 6.742 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.267 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.413 ns) 2.267 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\] 3 MEM M512_X16_Y2 1 " "Info: 3: + IC(0.657 ns) + CELL(0.413 ns) = 2.267 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.89 % ) " "Info: Total cell delay = 1.267 ns ( 55.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 44.11 % ) " "Info: Total interconnect delay = 1.000 ns ( 44.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.335 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\] 1 MEM M512_X16_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|q_a\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(1.952 ns) 4.335 ns q\[5\] 2 PIN PIN_E11 0 " "Info: 2: + IC(2.318 ns) + CELL(1.952 ns) = 4.335 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'q\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 46.53 % ) " "Info: Total cell delay = 2.017 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 53.47 % ) " "Info: Total interconnect delay = 2.318 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.335 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 2.318ns } { 0.065ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.335 ns" { altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 2.318ns } { 0.065ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3 address\[3\] clock 0.438 ns memory " "Info: th for memory \"altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"address\[3\]\", clock pin = \"clock\") is 0.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.312 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.458 ns) 2.312 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M512_X16_Y2 8 " "Info: 3: + IC(0.657 ns) + CELL(0.458 ns) = 2.312 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.75 % ) " "Info: Total cell delay = 1.312 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.077 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns address\[3\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'address\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "hm62256.vhd" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/hm62256.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.131 ns) 2.077 ns altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M512_X16_Y2 8 " "Info: 2: + IC(1.147 ns) + CELL(0.131 ns) = 2.077 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_q0c1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { address[3] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_q0c1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/c级任务2/db/altsyncram_q0c1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 44.78 % ) " "Info: Total cell delay = 0.930 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.147 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { address[3] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { address[3] {} address[3]~combout {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.799ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { address[3] altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { address[3] {} address[3]~combout {} altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.799ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 11:06:01 2021 " "Info: Processing ended: Mon May 17 11:06:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
