<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c85b06fcc0a6fafa3c0bec08eff683af.html">arm</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_569058a3be4f46594faf73e74adc92db.html">dev</a>
  </div>
<div class="contents">
<h1>at91_emac.c</h1><a href="at91__emac_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2006-2007 by egnite Software GmbH. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00006"></a>00006 <span class="comment"> * are met:</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00014"></a>00014 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00015"></a>00015 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00020"></a>00020 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00021"></a>00021 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00022"></a>00022 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00023"></a>00023 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00024"></a>00024 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00025"></a>00025 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00026"></a>00026 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00027"></a>00027 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00028"></a>00028 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment"> * $Log$</span>
<a name="l00036"></a>00036 <span class="comment"> * Revision 1.16  2009/02/06 15:37:39  haraldkipp</span>
<a name="l00037"></a>00037 <span class="comment"> * Added stack space multiplier and addend. Adjusted stack space.</span>
<a name="l00038"></a>00038 <span class="comment"> *</span>
<a name="l00039"></a>00039 <span class="comment"> * Revision 1.15  2009/01/17 11:26:37  haraldkipp</span>
<a name="l00040"></a>00040 <span class="comment"> * Getting rid of two remaining BSD types in favor of stdint.</span>
<a name="l00041"></a>00041 <span class="comment"> * Replaced 'u_int' by 'unsinged int' and 'uptr_t' by 'uintptr_t'.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Revision 1.14  2008/08/28 11:12:15  haraldkipp</span>
<a name="l00044"></a>00044 <span class="comment"> * Added interface flags, which will be required to implement Ethernet ioctl</span>
<a name="l00045"></a>00045 <span class="comment"> * functions.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * Revision 1.13  2008/08/11 06:59:04  haraldkipp</span>
<a name="l00048"></a>00048 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> * Revision 1.12  2008/08/06 12:43:41  haraldkipp</span>
<a name="l00051"></a>00051 <span class="comment"> * First EMAC reset failed on power-up. Initialize EMAC clock and MII mode</span>
<a name="l00052"></a>00052 <span class="comment"> * earlier.</span>
<a name="l00053"></a>00053 <span class="comment"> * Added support for Ethernut 5 (AT91SAM9XE reference design).</span>
<a name="l00054"></a>00054 <span class="comment"> *</span>
<a name="l00055"></a>00055 <span class="comment"> * Revision 1.11  2007/09/06 20:07:24  olereinhardt</span>
<a name="l00056"></a>00056 <span class="comment"> * Changed phy detection and added support for micel phy (SAM7-EX256 Board)</span>
<a name="l00057"></a>00057 <span class="comment"> *</span>
<a name="l00058"></a>00058 <span class="comment"> * Revision 1.10  2007/08/29 07:43:52  haraldkipp</span>
<a name="l00059"></a>00059 <span class="comment"> * Documentation updated and corrected.</span>
<a name="l00060"></a>00060 <span class="comment"> *</span>
<a name="l00061"></a>00061 <span class="comment"> * Revision 1.9  2007/05/02 11:20:26  haraldkipp</span>
<a name="l00062"></a>00062 <span class="comment"> * Pull-up enable/disable simplified.</span>
<a name="l00063"></a>00063 <span class="comment"> * Added multicast table entry.</span>
<a name="l00064"></a>00064 <span class="comment"> *</span>
<a name="l00065"></a>00065 <span class="comment"> * Revision 1.8  2007/04/20 13:06:08  haraldkipp</span>
<a name="l00066"></a>00066 <span class="comment"> * Previous change failed on SAM7X-EK. We are now using PHY address 0 by</span>
<a name="l00067"></a>00067 <span class="comment"> * default and disable all pull-ups during PHY reset.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * Revision 1.7  2007/04/12 09:13:10  haraldkipp</span>
<a name="l00070"></a>00070 <span class="comment"> * Bugfix: PHY initialization may fail with pull-ups enabled.</span>
<a name="l00071"></a>00071 <span class="comment"> *</span>
<a name="l00072"></a>00072 <span class="comment"> * Revision 1.6  2007/02/15 16:00:45  haraldkipp</span>
<a name="l00073"></a>00073 <span class="comment"> * Configurable buffer usage and link timeout.</span>
<a name="l00074"></a>00074 <span class="comment"> *</span>
<a name="l00075"></a>00075 <span class="comment"> * Revision 1.5  2006/10/17 11:06:12  haraldkipp</span>
<a name="l00076"></a>00076 <span class="comment"> * Number of loops waiting for links increased to 10000 and NIC resets</span>
<a name="l00077"></a>00077 <span class="comment"> * reduced. This will help to link to auto MDIX via direct cable.</span>
<a name="l00078"></a>00078 <span class="comment"> *</span>
<a name="l00079"></a>00079 <span class="comment"> * Revision 1.4  2006/10/08 16:41:34  haraldkipp</span>
<a name="l00080"></a>00080 <span class="comment"> * PHY address and power down bit are now configurable.</span>
<a name="l00081"></a>00081 <span class="comment"> *</span>
<a name="l00082"></a>00082 <span class="comment"> * Revision 1.3  2006/10/05 17:10:37  haraldkipp</span>
<a name="l00083"></a>00083 <span class="comment"> * Link detection was unreliable. This also caused bug #1567785.</span>
<a name="l00084"></a>00084 <span class="comment"> * Now NutRegisterDevice will return an error, if there is no</span>
<a name="l00085"></a>00085 <span class="comment"> * link available. Applications may then call NutRegisterDevice again.</span>
<a name="l00086"></a>00086 <span class="comment"> *</span>
<a name="l00087"></a>00087 <span class="comment"> * Revision 1.2  2006/09/29 12:29:16  haraldkipp</span>
<a name="l00088"></a>00088 <span class="comment"> * Several fixes to make it running reliably on the AT91SAM9260.</span>
<a name="l00089"></a>00089 <span class="comment"> *</span>
<a name="l00090"></a>00090 <span class="comment"> * Revision 1.1  2006/08/31 18:58:47  haraldkipp</span>
<a name="l00091"></a>00091 <span class="comment"> * More general AT91 MAC driver replaces the SAM7X specific version.</span>
<a name="l00092"></a>00092 <span class="comment"> * This had been tested on the SAM9260, but loses Ethernet packets</span>
<a name="l00093"></a>00093 <span class="comment"> * for a yet unknown reason.</span>
<a name="l00094"></a>00094 <span class="comment"> *</span>
<a name="l00095"></a>00095 <span class="comment"> */</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="preprocessor">#include &lt;<a class="code" href="os_8h.html">cfg/os.h</a>&gt;</span>
<a name="l00098"></a>00098 <span class="preprocessor">#include &lt;<a class="code" href="dev_8h.html">cfg/dev.h</a>&gt;</span>
<a name="l00099"></a>00099 <span class="preprocessor">#include &lt;<a class="code" href="arm_8h.html">arch/arm.h</a>&gt;</span>
<a name="l00100"></a>00100 <span class="preprocessor">#include &lt;<a class="code" href="cfg_2arch_2gpio_8h.html" title="Port configuration.">cfg/arch/gpio.h</a>&gt;</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="preprocessor">#include &lt;<a class="code" href="include_2sys_2atom_8h.html">sys/atom.h</a>&gt;</span>
<a name="l00105"></a>00105 <span class="preprocessor">#include &lt;<a class="code" href="heap_8h.html" title="Heap management definitions.">sys/heap.h</a>&gt;</span>
<a name="l00106"></a>00106 <span class="preprocessor">#include &lt;<a class="code" href="thread_8h.html" title="Thread management definitions.">sys/thread.h</a>&gt;</span>
<a name="l00107"></a>00107 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00108"></a>00108 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00109"></a>00109 <span class="preprocessor">#include &lt;<a class="code" href="confnet_8h.html" title="Header file for network configuration.">sys/confnet.h</a>&gt;</span>
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="preprocessor">#include &lt;<a class="code" href="if__ether_8h.html" title="Ethernet interface definitions.">netinet/if_ether.h</a>&gt;</span>
<a name="l00112"></a>00112 <span class="preprocessor">#include &lt;<a class="code" href="ether_8h.html" title="Ethernet protocol definitions.">net/ether.h</a>&gt;</span>
<a name="l00113"></a>00113 <span class="preprocessor">#include &lt;<a class="code" href="if__var_8h.html" title="Network interface structure.">net/if_var.h</a>&gt;</span>
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00116"></a>00116 <span class="preprocessor">#include &lt;<a class="code" href="dev_2at91__emac_8h.html">dev/at91_emac.h</a>&gt;</span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="preprocessor">#ifdef NUTDEBUG</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#include &lt;<a class="code" href="stdio_8h.html" title="C Standard I/O.">stdio.h</a>&gt;</span>
<a name="l00120"></a>00120 <span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="preprocessor">#ifndef NUT_THREAD_NICRXSTACK</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="comment">/* arm-elf-gcc used 168 bytes with optimized, 412 bytes with debug code. */</span>
<a name="l00124"></a><a class="code" href="at91__emac_8c.html#94bb4c793d84adfe2a353f3df583530a">00124</a> <span class="preprocessor">#define NUT_THREAD_NICRXSTACK   320</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="preprocessor">#ifndef EMAC_RX_BUFFERS</span>
<a name="l00128"></a><a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_BUFFERS         32</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00130"></a><a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_BUFSIZ          128</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="at91__emac_8c.html#088d1ba83b211985444fe245ab8462b6">00132</a> <span class="preprocessor">#define EMAC_TX_BUFFERS         2</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#ifndef EMAC_TX_BUFSIZ</span>
<a name="l00134"></a><a class="code" href="at91__emac_8c.html#d00952e2768b848f68fe0a5d384f9ee1">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_BUFSIZ          1536</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#ifndef EMAC_LINK_LOOPS</span>
<a name="l00138"></a><a class="code" href="at91__emac_8c.html#aba78881845578b8725ef242c1099c99">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LINK_LOOPS         1000000</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00145"></a><a class="code" href="group__xg_dm9161a_regs.html#gce07140ea2932113f9f22df1f49db8b8">00145</a> <span class="preprocessor">#define NIC_PHY_BMCR            0x00    </span>
<a name="l00146"></a><a class="code" href="group__xg_dm9161a_regs.html#g362229677cfc3805a6d4d780f9b90593">00146</a> <span class="preprocessor">#define NIC_PHY_BMCR_COLTEST    0x0080  </span>
<a name="l00147"></a><a class="code" href="group__xg_dm9161a_regs.html#g982bc71b75bff7499d4825afa7a321ba">00147</a> <span class="preprocessor">#define NIC_PHY_BMCR_FDUPLEX    0x0100  </span>
<a name="l00148"></a><a class="code" href="group__xg_dm9161a_regs.html#g5040f1dcd92607b0925f8f8139b24c9e">00148</a> <span class="preprocessor">#define NIC_PHY_BMCR_ANEGSTART  0x0200  </span>
<a name="l00149"></a><a class="code" href="group__xg_dm9161a_regs.html#gad56793a7764e46cec40f39408fd5d94">00149</a> <span class="preprocessor">#define NIC_PHY_BMCR_ISOLATE    0x0400  </span>
<a name="l00150"></a><a class="code" href="group__xg_dm9161a_regs.html#g9c664e84646085d780859458d9ce239a">00150</a> <span class="preprocessor">#define NIC_PHY_BMCR_PWRDN      0x0800  </span>
<a name="l00151"></a><a class="code" href="group__xg_dm9161a_regs.html#g11b4dba8131358cf8baa2a3fceb0e084">00151</a> <span class="preprocessor">#define NIC_PHY_BMCR_ANEGENA    0x1000  </span>
<a name="l00152"></a><a class="code" href="group__xg_dm9161a_regs.html#g45c4f1dc1923a128d0a473c712745b46">00152</a> <span class="preprocessor">#define NIC_PHY_BMCR_100MBPS    0x2000  </span>
<a name="l00153"></a><a class="code" href="group__xg_dm9161a_regs.html#gddbb7953cb12d4363701e7906ad8bdca">00153</a> <span class="preprocessor">#define NIC_PHY_BMCR_LOOPBACK   0x4000  </span>
<a name="l00154"></a><a class="code" href="group__xg_dm9161a_regs.html#g6b8263aa0b6f9d8d8f6865e91d6d56d2">00154</a> <span class="preprocessor">#define NIC_PHY_BMCR_RESET      0x8000  </span>
<a name="l00156"></a><a class="code" href="group__xg_dm9161a_regs.html#gccc7c85cca74e01145181139431f0727">00156</a> <span class="preprocessor">#define NIC_PHY_BMSR            0x01    </span>
<a name="l00157"></a><a class="code" href="group__xg_dm9161a_regs.html#g696c82dd0f267c242e162b41bd8cb767">00157</a> <span class="preprocessor">#define NIC_PHY_BMSR_ANCOMPL    0x0020  </span>
<a name="l00158"></a><a class="code" href="group__xg_dm9161a_regs.html#gd5867a6bafd837e1a57df08d9ec56f5b">00158</a> <span class="preprocessor">#define NIC_PHY_BMSR_LINKSTAT   0x0004  </span>
<a name="l00160"></a><a class="code" href="group__xg_dm9161a_regs.html#g0f672c0cafde374309bbdf2c630ce991">00160</a> <span class="preprocessor">#define NIC_PHY_ID1             0x02    </span>
<a name="l00161"></a><a class="code" href="group__xg_dm9161a_regs.html#g89412b9931f488d2bae93023fb3a5efd">00161</a> <span class="preprocessor">#define NIC_PHY_ID2             0x03    </span>
<a name="l00162"></a><a class="code" href="group__xg_dm9161a_regs.html#g1d077e56176d028a732d958df21a9a1f">00162</a> <span class="preprocessor">#define NIC_PHY_ANAR            0x04    </span>
<a name="l00163"></a><a class="code" href="group__xg_dm9161a_regs.html#g4e05440a159591bb2dd53ad7da106b2b">00163</a> <span class="preprocessor">#define NIC_PHY_ANLPAR          0x05    </span>
<a name="l00164"></a><a class="code" href="group__xg_dm9161a_regs.html#gd21aaf6cc0ab836774f06340bfe4e590">00164</a> <span class="preprocessor">#define NIC_PHY_ANEG_NP         0x8000  </span>
<a name="l00165"></a><a class="code" href="group__xg_dm9161a_regs.html#g984e0b4fdef9c674a7cde94501d9fa85">00165</a> <span class="preprocessor">#define NIC_PHY_ANEG_ACK        0x4000  </span>
<a name="l00166"></a><a class="code" href="group__xg_dm9161a_regs.html#ge8b2ccada4dc0649f6805671158cd28b">00166</a> <span class="preprocessor">#define NIC_PHY_ANEG_RF         0x2000  </span>
<a name="l00167"></a><a class="code" href="group__xg_dm9161a_regs.html#g94975a49c397d4acf6d35c43e34b3b23">00167</a> <span class="preprocessor">#define NIC_PHY_ANEG_FCS        0x0400  </span>
<a name="l00168"></a><a class="code" href="group__xg_dm9161a_regs.html#g2bc334658da37fbdf5369df61a388339">00168</a> <span class="preprocessor">#define NIC_PHY_ANEG_T4         0x0200  </span>
<a name="l00169"></a><a class="code" href="group__xg_dm9161a_regs.html#gc1875a9462f29bcd3fc68e26add29f13">00169</a> <span class="preprocessor">#define NIC_PHY_ANEG_TX_FDX     0x0100  </span>
<a name="l00170"></a><a class="code" href="group__xg_dm9161a_regs.html#ge3f2976f699fc0ee125a024617075be5">00170</a> <span class="preprocessor">#define NIC_PHY_ANEG_TX_HDX     0x0080  </span>
<a name="l00171"></a><a class="code" href="group__xg_dm9161a_regs.html#g69ae943cd053e9b031b0bbedc63cde66">00171</a> <span class="preprocessor">#define NIC_PHY_ANEG_10_FDX     0x0040  </span>
<a name="l00172"></a><a class="code" href="group__xg_dm9161a_regs.html#g7e961d02e03488bd0b9585bc785ec239">00172</a> <span class="preprocessor">#define NIC_PHY_ANEG_10_HDX     0x0020  </span>
<a name="l00173"></a><a class="code" href="group__xg_dm9161a_regs.html#g2561fc328546016527c9ee7912a70bf9">00173</a> <span class="preprocessor">#define NIC_PHY_ANEG_BINSEL     0x001F  </span>
<a name="l00175"></a><a class="code" href="group__xg_dm9161a_regs.html#g5e1be1a39de2f616ef5ba18cff6ad9db">00175</a> <span class="preprocessor">#define NIC_PHY_ANER            0x06    </span>
<a name="l00178"></a>00178 <span class="preprocessor"></span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="preprocessor">#ifndef NIC_PHY_ADDR</span>
<a name="l00186"></a><a class="code" href="at91__emac_8c.html#328f1347170e4023ca7ad5ac51cdc8d5">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ADDR            0</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="preprocessor">#if defined (MCU_AT91SAM9260) || defined(MCU_AT91SAM9XE512)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="preprocessor">#define PHY_MODE_RMII</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a>00199 <span class="comment">//#define EMAC_PIO_PER            PIOA_PER</span>
<a name="l00200"></a>00200 <span class="comment">//#define EMAC_PIO_OER            PIOA_OER</span>
<a name="l00201"></a>00201 <span class="comment">//#define EMAC_PIO_CODR           PIOA_CODR</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define EMAC_PIO_PUER           PIOA_PUER</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_PUDR           PIOA_PUDR</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_ASR            PIOA_ASR</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_BSR            PIOA_BSR</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_PDR            PIOA_PDR</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>
<a name="l00208"></a>00208 <span class="preprocessor">#define PHY_TXD0_BIT            PA12_ETX0_A     </span>
<a name="l00209"></a>00209 <span class="preprocessor">#define PHY_TXD1_BIT            PA13_ETX1_A     </span>
<a name="l00210"></a>00210 <span class="preprocessor">#define PHY_RXD0_AD0_BIT        PA14_ERX0_A     </span>
<a name="l00211"></a>00211 <span class="preprocessor">#define PHY_RXD1_AD1_BIT        PA15_ERX1_A     </span>
<a name="l00212"></a>00212 <span class="preprocessor">#define PHY_TXEN_BIT            PA16_ETXEN_A    </span>
<a name="l00213"></a>00213 <span class="preprocessor">#define PHY_RXDV_TESTMODE_BIT   PA17_ERXDV_A    </span>
<a name="l00214"></a>00214 <span class="preprocessor">#define PHY_RXER_RXD4_RPTR_BIT  PA18_ERXER_A    </span>
<a name="l00215"></a>00215 <span class="preprocessor">#define PHY_TXCLK_ISOLATE_BIT   PA19_ETXCK_A    </span>
<a name="l00216"></a>00216 <span class="preprocessor">#define PHY_MDC_BIT             PA20_EMDC_A     </span>
<a name="l00217"></a>00217 <span class="preprocessor">#define PHY_MDIO_BIT            PA21_EMDIO_A    </span>
<a name="l00219"></a>00219 <span class="preprocessor">#ifndef PHY_MODE_RMII</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD2_BIT            PA10_ETX2_B     </span>
<a name="l00221"></a>00221 <span class="preprocessor">#define PHY_TXD3_BIT            PA11_ETX3_B     </span>
<a name="l00222"></a>00222 <span class="preprocessor">#define PHY_TXER_TXD4_BIT       PA22_ETXER_B    </span>
<a name="l00223"></a>00223 <span class="preprocessor">#define PHY_RXCLK_10BTSER_BIT   PA27_ERXCK_B    </span>
<a name="l00224"></a>00224 <span class="preprocessor">#define PHY_COL_RMII_BIT        PA29_ECOL_B     </span>
<a name="l00225"></a>00225 <span class="preprocessor">#endif</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 <span class="preprocessor">#define PHY_RXD2_AD2_BIT        PA25_ERX2_B     </span>
<a name="l00228"></a>00228 <span class="preprocessor">#define PHY_RXD3_AD3_BIT        PA26_ERX3_B     </span>
<a name="l00229"></a>00229 <span class="preprocessor">#define PHY_CRS_AD4_BIT         PA28_ECRS_B     </span>
<a name="l00231"></a>00231 <span class="preprocessor">#define PHY_MII_PINS_A 0 \</span>
<a name="l00232"></a>00232 <span class="preprocessor">    | _BV(PHY_TXD0_BIT) \</span>
<a name="l00233"></a>00233 <span class="preprocessor">    | _BV(PHY_TXD1_BIT) \</span>
<a name="l00234"></a>00234 <span class="preprocessor">    | _BV(PHY_RXD0_AD0_BIT) \</span>
<a name="l00235"></a>00235 <span class="preprocessor">    | _BV(PHY_RXD1_AD1_BIT) \</span>
<a name="l00236"></a>00236 <span class="preprocessor">    | _BV(PHY_TXEN_BIT) \</span>
<a name="l00237"></a>00237 <span class="preprocessor">    | _BV(PHY_RXDV_TESTMODE_BIT) \</span>
<a name="l00238"></a>00238 <span class="preprocessor">    | _BV(PHY_RXER_RXD4_RPTR_BIT) \</span>
<a name="l00239"></a>00239 <span class="preprocessor">    | _BV(PHY_TXCLK_ISOLATE_BIT) \</span>
<a name="l00240"></a>00240 <span class="preprocessor">    | _BV(PHY_MDC_BIT) \</span>
<a name="l00241"></a>00241 <span class="preprocessor">    | _BV(PHY_MDIO_BIT)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00243"></a>00243 <span class="preprocessor">#ifdef PHY_MODE_RMII</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MII_PINS_B 0</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MII_PINS_B 0 \</span>
<a name="l00247"></a>00247 <span class="preprocessor">    | _BV(PHY_TXD2_BIT) \</span>
<a name="l00248"></a>00248 <span class="preprocessor">    | _BV(PHY_TXD3_BIT) \</span>
<a name="l00249"></a>00249 <span class="preprocessor">    | _BV(PHY_TXER_TXD4_BIT) \</span>
<a name="l00250"></a>00250 <span class="preprocessor">    | _BV(PHY_RXD2_AD2_BIT) \</span>
<a name="l00251"></a>00251 <span class="preprocessor">    | _BV(PHY_RXD3_AD3_BIT) \</span>
<a name="l00252"></a>00252 <span class="preprocessor">    | _BV(PHY_RXCLK_10BTSER_BIT) \</span>
<a name="l00253"></a>00253 <span class="preprocessor">    | _BV(PHY_CRS_AD4_BIT) \</span>
<a name="l00254"></a>00254 <span class="preprocessor">    | _BV(PHY_COL_RMII_BIT)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 <span class="preprocessor">#elif defined (MCU_AT91SAM7X256)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>
<a name="l00259"></a>00259 <span class="preprocessor">#define EMAC_PIO_PER            PIOB_PER</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_OER            PIOB_OER</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_CODR           PIOB_CODR</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_SODR           PIOB_SODR</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_PUER           PIOB_PUER</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_PUDR           PIOB_PUDR</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_ASR            PIOB_ASR</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_BSR            PIOB_BSR</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PIO_PDR            PIOB_PDR</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="preprocessor">#define PHY_TXCLK_ISOLATE_BIT   0</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REFCLK_XT2_BIT      0</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXEN_BIT            1</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD0_BIT            2</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD1_BIT            3</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define PHY_CRS_AD4_BIT         4</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD0_AD0_BIT        5</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD1_AD1_BIT        6</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXER_RXD4_RPTR_BIT  7</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDC_BIT             8</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDIO_BIT            9</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD2_BIT            10</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD3_BIT            11</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXER_TXD4_BIT       12</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD2_AD2_BIT        13</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD3_AD3_BIT        14</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXDV_TESTMODE_BIT   15</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define PHY_COL_RMII_BIT        16</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXCLK_10BTSER_BIT   17</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#ifndef PHY_PWRDN_BIT</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define PHY_PWRDN_BIT           18</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDINTR_BIT          26</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span>
<a name="l00293"></a>00293 <span class="preprocessor">#define PHY_MII_PINS_A 0 \</span>
<a name="l00294"></a>00294 <span class="preprocessor">    | _BV(PHY_REFCLK_XT2_BIT) \</span>
<a name="l00295"></a>00295 <span class="preprocessor">    | _BV(PHY_TXEN_BIT) \</span>
<a name="l00296"></a>00296 <span class="preprocessor">    | _BV(PHY_TXD0_BIT) \</span>
<a name="l00297"></a>00297 <span class="preprocessor">    | _BV(PHY_TXD1_BIT) \</span>
<a name="l00298"></a>00298 <span class="preprocessor">    | _BV(PHY_CRS_AD4_BIT) \</span>
<a name="l00299"></a>00299 <span class="preprocessor">    | _BV(PHY_RXD0_AD0_BIT) \</span>
<a name="l00300"></a>00300 <span class="preprocessor">    | _BV(PHY_RXD1_AD1_BIT) \</span>
<a name="l00301"></a>00301 <span class="preprocessor">    | _BV(PHY_RXER_RXD4_RPTR_BIT) \</span>
<a name="l00302"></a>00302 <span class="preprocessor">    | _BV(PHY_MDC_BIT) \</span>
<a name="l00303"></a>00303 <span class="preprocessor">    | _BV(PHY_MDIO_BIT) \</span>
<a name="l00304"></a>00304 <span class="preprocessor">    | _BV(PHY_TXD2_BIT) \</span>
<a name="l00305"></a>00305 <span class="preprocessor">    | _BV(PHY_TXD3_BIT) \</span>
<a name="l00306"></a>00306 <span class="preprocessor">    | _BV(PHY_TXER_TXD4_BIT) \</span>
<a name="l00307"></a>00307 <span class="preprocessor">    | _BV(PHY_RXD2_AD2_BIT) \</span>
<a name="l00308"></a>00308 <span class="preprocessor">    | _BV(PHY_RXD3_AD3_BIT) \</span>
<a name="l00309"></a>00309 <span class="preprocessor">    | _BV(PHY_RXDV_TESTMODE_BIT) \</span>
<a name="l00310"></a>00310 <span class="preprocessor">    | _BV(PHY_COL_RMII_BIT) \</span>
<a name="l00311"></a>00311 <span class="preprocessor">    | _BV(PHY_RXCLK_10BTSER_BIT)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a>00313 <span class="preprocessor">#define PHY_MII_PINS_B 0</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 <span class="preprocessor">#endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00320"></a>00320 <span class="keyword">struct </span>_EMACINFO {
<a name="l00321"></a>00321 <span class="preprocessor">#ifdef NUT_PERFMON</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>    <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_rx_packets;       
<a name="l00323"></a>00323     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_tx_packets;       
<a name="l00324"></a>00324     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_overruns;         
<a name="l00325"></a>00325     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_rx_frame_errors;  
<a name="l00326"></a>00326     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_rx_crc_errors;    
<a name="l00327"></a>00327     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> ni_rx_missed_errors; 
<a name="l00328"></a>00328 <span class="preprocessor">#endif</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>    <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> <span class="keyword">volatile</span> ni_rx_rdy;  
<a name="l00330"></a>00330     <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> <span class="keyword">volatile</span> ni_tx_rdy;  
<a name="l00331"></a>00331     <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> ni_mutex;            
<a name="l00332"></a>00332     <span class="keyword">volatile</span> <span class="keywordtype">int</span> ni_tx_queued;  
<a name="l00333"></a>00333     <span class="keyword">volatile</span> <span class="keywordtype">int</span> ni_tx_quelen;  
<a name="l00334"></a>00334     <span class="keyword">volatile</span> <span class="keywordtype">int</span> ni_insane;     
<a name="l00335"></a>00335     <span class="keywordtype">int</span> ni_iomode;              
<a name="l00336"></a>00336 };
<a name="l00337"></a>00337 
<a name="l00341"></a>00341 <span class="keyword">typedef</span> <span class="keyword">struct </span>_EMACINFO EMACINFO;
<a name="l00342"></a>00342 
<a name="l00343"></a>00343 <span class="comment">/*</span>
<a name="l00344"></a>00344 <span class="comment"> * TODO: Buffers and their descriptors should be part of the EMACINFO</span>
<a name="l00345"></a>00345 <span class="comment"> * structure. Actually there will be no dual Ethernet chip (sure?),</span>
<a name="l00346"></a>00346 <span class="comment"> * but just to keep the code clean.</span>
<a name="l00347"></a>00347 <span class="comment"> */</span>
<a name="l00348"></a>00348 <span class="keyword">typedef</span> <span class="keyword">struct </span>_BufDescriptor {
<a name="l00349"></a>00349     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> addr;
<a name="l00350"></a>00350     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structstat.html" title="File status structure.">stat</a>;
<a name="l00351"></a>00351 } BufDescriptor;
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 <span class="keyword">static</span> <span class="keyword">volatile</span> BufDescriptor txBufTab[<a class="code" href="at91__emac_8c.html#088d1ba83b211985444fe245ab8462b6">EMAC_TX_BUFFERS</a>];
<a name="l00354"></a>00354 <span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> txBuf[<a class="code" href="at91__emac_8c.html#088d1ba83b211985444fe245ab8462b6">EMAC_TX_BUFFERS</a> * <a class="code" href="at91__emac_8c.html#d00952e2768b848f68fe0a5d384f9ee1">EMAC_TX_BUFSIZ</a>] <a class="code" href="icc_8h.html#9d373a9b65ff25b2db84c07394e1c212" title="Object attribute support.">__attribute__</a> ((aligned(8)));
<a name="l00355"></a>00355 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> txBufIdx;
<a name="l00356"></a>00356 
<a name="l00357"></a>00357 <span class="keyword">static</span> <span class="keyword">volatile</span> BufDescriptor rxBufTab[<a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a>];
<a name="l00358"></a>00358 <span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rxBuf[<a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a> * <a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">EMAC_RX_BUFSIZ</a>] <a class="code" href="icc_8h.html#9d373a9b65ff25b2db84c07394e1c212" title="Object attribute support.">__attribute__</a> ((aligned(8)));
<a name="l00359"></a>00359 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rxBufIdx;
<a name="l00360"></a>00360 
<a name="l00361"></a><a class="code" href="at91__emac_8c.html#a948ce3903e82da01a09a02c81f357f4">00361</a> <span class="preprocessor">#define RXBUF_OWNERSHIP     0x00000001</span>
<a name="l00362"></a><a class="code" href="at91__emac_8c.html#c11071eb6a5716461caa77d91033e4de">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define RXBUF_WRAP          0x00000002</span>
<a name="l00363"></a><a class="code" href="at91__emac_8c.html#a77db09b2e7037a82de28b07ecffc759">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define RXBUF_ADDRMASK      0xFFFFFFFC</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a><a class="code" href="at91__emac_8c.html#91a5776a511e769f6f88457c451c57d7">00365</a> <span class="preprocessor">#define RXS_BROADCAST_ADDR  0x80000000  </span>
<a name="l00366"></a><a class="code" href="at91__emac_8c.html#185283a66caf0abb51761a4594a9598d">00366</a> <span class="preprocessor">#define RXS_MULTICAST_HASH  0x40000000  </span>
<a name="l00367"></a><a class="code" href="at91__emac_8c.html#845d3806ae534f15dbb819acad52b216">00367</a> <span class="preprocessor">#define RXS_UNICAST_HASH    0x20000000  </span>
<a name="l00368"></a><a class="code" href="at91__emac_8c.html#2d00791a239220f59a7626f2f9436d0c">00368</a> <span class="preprocessor">#define RXS_EXTERNAL_ADDR   0x10000000  </span>
<a name="l00369"></a><a class="code" href="at91__emac_8c.html#f18366ccd788d409fa77205dbe526230">00369</a> <span class="preprocessor">#define RXS_SA1_ADDR        0x04000000  </span>
<a name="l00370"></a><a class="code" href="at91__emac_8c.html#c8dd435bffea931c4c9e4ac5a74cba56">00370</a> <span class="preprocessor">#define RXS_SA2_ADDR        0x02000000  </span>
<a name="l00371"></a><a class="code" href="at91__emac_8c.html#48cf9ddd1e4e312a1b59b1b13b5a85a8">00371</a> <span class="preprocessor">#define RXS_SA3_ADDR        0x01000000  </span>
<a name="l00372"></a><a class="code" href="at91__emac_8c.html#c8f3c245f4079cc7c0810674b2c5545e">00372</a> <span class="preprocessor">#define RXS_SA4_ADDR        0x00800000  </span>
<a name="l00373"></a><a class="code" href="at91__emac_8c.html#e0a37419298a325c28b9f676c7b47f10">00373</a> <span class="preprocessor">#define RXS_TYPE_ID         0x00400000  </span>
<a name="l00374"></a><a class="code" href="at91__emac_8c.html#99a0fa174603de784c0f31aa4e50b3f8">00374</a> <span class="preprocessor">#define RXS_VLAN_TAG        0x00200000  </span>
<a name="l00375"></a><a class="code" href="at91__emac_8c.html#17dd353a9a42b09e0cd7964ab9dd5f69">00375</a> <span class="preprocessor">#define RXS_PRIORITY_TAG    0x00100000  </span>
<a name="l00376"></a><a class="code" href="at91__emac_8c.html#8301a7d5b72678b37c274218a10fa00e">00376</a> <span class="preprocessor">#define RXS_VLAN_PRIORITY   0x000E0000  </span>
<a name="l00377"></a><a class="code" href="at91__emac_8c.html#86ece9a288df40d644584250b10bd08c">00377</a> <span class="preprocessor">#define RXS_CFI_IND         0x00010000  </span>
<a name="l00378"></a><a class="code" href="at91__emac_8c.html#f2303e6d5b59f892a1d43cc13de5c611">00378</a> <span class="preprocessor">#define RXS_EOF             0x00008000  </span>
<a name="l00379"></a><a class="code" href="at91__emac_8c.html#90de83ffcd4259d2163b907760d872d9">00379</a> <span class="preprocessor">#define RXS_SOF             0x00004000  </span>
<a name="l00380"></a><a class="code" href="at91__emac_8c.html#5488505ef4e2e41f4c5312d10d674d19">00380</a> <span class="preprocessor">#define RXS_RBF_OFFSET      0x00003000  </span>
<a name="l00381"></a><a class="code" href="at91__emac_8c.html#c297a524afd42a30de2c881935ec62bb">00381</a> <span class="preprocessor">#define RXS_LENGTH_FRAME    0x000007FF  </span>
<a name="l00383"></a><a class="code" href="at91__emac_8c.html#6b911172c269ad02789378e884114c59">00383</a> <span class="preprocessor">#define TXS_USED            0x80000000  </span>
<a name="l00384"></a><a class="code" href="at91__emac_8c.html#034360ddc0c346216f1d3d329b752a4e">00384</a> <span class="preprocessor">#define TXS_WRAP            0x40000000  </span>
<a name="l00385"></a><a class="code" href="at91__emac_8c.html#81a6f628f7a041cd6f7badcc9ad4cdc2">00385</a> <span class="preprocessor">#define TXS_ERROR           0x20000000  </span>
<a name="l00386"></a><a class="code" href="at91__emac_8c.html#9e82815c817e2a1e3469c7b85f1de558">00386</a> <span class="preprocessor">#define TXS_UNDERRUN        0x10000000  </span>
<a name="l00387"></a><a class="code" href="at91__emac_8c.html#b99ee9692675e45be78a051bcac8d800">00387</a> <span class="preprocessor">#define TXS_NO_BUFFER       0x08000000  </span>
<a name="l00388"></a><a class="code" href="at91__emac_8c.html#3be9abacfc974cb3d17af6b3be766a8f">00388</a> <span class="preprocessor">#define TXS_NO_CRC          0x00010000  </span>
<a name="l00389"></a><a class="code" href="at91__emac_8c.html#51a85347a15a75ef7af243f38aea5ac2">00389</a> <span class="preprocessor">#define TXS_LAST_BUFF       0x00008000  </span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00404"></a>00404 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> phy_inw(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg)
<a name="l00405"></a>00405 {
<a name="l00406"></a>00406     <span class="comment">/* PHY read command. */</span>
<a name="l00407"></a>00407     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g38a80fc41435d8a92627b1c1819634bc" title="PHY maintenance register address.">EMAC_MAN</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gb442599f41c89d751be649b08b203358" title="Fixed value.">EMAC_SOF</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g50f0a862de22ea6743c086616030901c" title="PHY read command.">EMAC_RW_READ</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g2e961f7d80ffe0404d9d3c1e727a2af3" title="Fixed value.">EMAC_CODE</a> | 
<a name="l00408"></a>00408         (<a class="code" href="at91__emac_8c.html#328f1347170e4023ca7ad5ac51cdc8d5" title="PHY address.">NIC_PHY_ADDR</a> &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g4cdf4b81cb718327fe0e4fa705193025" title="PHY address LSB.">EMAC_PHYA_LSB</a>) | (reg &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g169ab780e64eb1b7b99f18aa0534c0e2" title="PHY register address LSB.">EMAC_REGA_LSB</a>));
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="comment">/* Wait until PHY logic completed. */</span>
<a name="l00411"></a>00411     <span class="keywordflow">while</span> ((<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g54235f26bbd72cd5337f44d3bab869b2" title="Network Status register address.">EMAC_NSR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gf59ec45bfa1966c8198c17e485c9fb8a" title="Set when PHY is running.">EMAC_IDLE</a>) == 0);
<a name="l00412"></a>00412 
<a name="l00413"></a>00413     <span class="comment">/* Get data from PHY maintenance register. */</span>
<a name="l00414"></a>00414     <span class="keywordflow">return</span> (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g38a80fc41435d8a92627b1c1819634bc" title="PHY maintenance register address.">EMAC_MAN</a>) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga1d1d4f26c1cfca1981802e1c574ff7a" title="PHY data LSB.">EMAC_DATA_LSB</a>);
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 
<a name="l00417"></a>00417 <span class="preprocessor">#ifndef PHY_MODE_RMII</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00424"></a>00424 <span class="keyword">static</span> <span class="keywordtype">void</span> phy_outw(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> val)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="comment">/* PHY write command. */</span>
<a name="l00427"></a>00427     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g38a80fc41435d8a92627b1c1819634bc" title="PHY maintenance register address.">EMAC_MAN</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gb442599f41c89d751be649b08b203358" title="Fixed value.">EMAC_SOF</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g19a9e0a86c1b3018d35f383c0ebdfc65" title="PHY write command.">EMAC_RW_WRITE</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g2e961f7d80ffe0404d9d3c1e727a2af3" title="Fixed value.">EMAC_CODE</a> | 
<a name="l00428"></a>00428         (<a class="code" href="at91__emac_8c.html#328f1347170e4023ca7ad5ac51cdc8d5" title="PHY address.">NIC_PHY_ADDR</a> &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g4cdf4b81cb718327fe0e4fa705193025" title="PHY address LSB.">EMAC_PHYA_LSB</a>) | (reg &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g169ab780e64eb1b7b99f18aa0534c0e2" title="PHY register address LSB.">EMAC_REGA_LSB</a>) | val);
<a name="l00429"></a>00429 
<a name="l00430"></a>00430     <span class="comment">/* Wait until PHY logic completed. */</span>
<a name="l00431"></a>00431     <span class="keywordflow">while</span> ((<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g54235f26bbd72cd5337f44d3bab869b2" title="Network Status register address.">EMAC_NSR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gf59ec45bfa1966c8198c17e485c9fb8a" title="Set when PHY is running.">EMAC_IDLE</a>) == 0);
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 <span class="preprocessor">#endif</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00440"></a>00440 <span class="keyword">static</span> <span class="keywordtype">int</span> EmacReset(<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> tmo)
<a name="l00441"></a>00441 {
<a name="l00442"></a>00442     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> phyval;
<a name="l00443"></a>00443 <span class="preprocessor">#if defined (MCU_AT91SAM9260) || defined(MCU_AT91SAM7X256)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>    <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rstcr_tmp;
<a name="l00445"></a>00445 <span class="preprocessor">#endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gccea91b3060044876bcd339c871ae392" title="Parallel I/O controller ID.">PIOA_ID</a>));
<a name="l00448"></a>00448     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7se.html#ga83b5894e7b8056adc1ed310e1538d0a" title="Parallel I/O controller B ID.">PIOB_ID</a>));
<a name="l00449"></a>00449     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g2ee2dc291bbe35cf3d1764d795c04f76" title="Ethernet MAC ID.">EMAC_ID</a>));
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 <span class="preprocessor">#if defined (MCU_AT91SAM9260) || defined(MCU_AT91SAM7X256)</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>    <span class="comment">/* Disable TESTMODE and set PHY address 0 and by disabling pull-ups. */</span>
<a name="l00453"></a>00453     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_PUDR,
<a name="l00454"></a>00454 #<span class="keywordflow">if</span> !defined(PHY_MODE_RMII)
<a name="l00455"></a>00455         <span class="comment">/* Additionally disable RMII, if not configured. */</span>
<a name="l00456"></a>00456         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_COL_RMII_BIT) | 
<a name="l00457"></a>00457 #endif
<a name="l00458"></a>00458         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXDV_TESTMODE_BIT) | 
<a name="l00459"></a>00459         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD0_AD0_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD1_AD1_BIT) |
<a name="l00460"></a>00460         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD2_AD2_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD3_AD3_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_CRS_AD4_BIT));
<a name="l00461"></a>00461 
<a name="l00462"></a>00462 <span class="preprocessor">#ifdef PHY_PWRDN_BIT</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>    <span class="comment">/* Disable PHY power down. */</span>
<a name="l00464"></a>00464     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_PER, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_PWRDN_BIT));
<a name="l00465"></a>00465     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_OER, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_PWRDN_BIT));
<a name="l00466"></a>00466 <span class="preprocessor">#ifdef PHY_PWRDN_NEGPOL</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_SODR, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_PWRDN_BIT));
<a name="l00468"></a>00468 <span class="preprocessor">#else</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_CODR, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_PWRDN_BIT));
<a name="l00470"></a>00470 <span class="preprocessor">#endif</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>
<a name="l00473"></a>00473     <span class="comment">/* Toggle external hardware reset pin. */</span>
<a name="l00474"></a>00474     rstcr_tmp = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g37c0d2db1846ee95afb0ae7d0505b071" title="Reset controller mode register address.">RSTC_MR</a>) &amp; 0x00FFFFFF;
<a name="l00475"></a>00475     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g37c0d2db1846ee95afb0ae7d0505b071" title="Reset controller mode register address.">RSTC_MR</a>, <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g686d615fa0a9f49fd876add5605bcbea" title="Password.">RSTC_KEY</a> | (2 &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g7e73afa46df65c385b1d4027b78712e4" title="Least significant bit of external reset length.">RSTC_ERSTL_LSB</a>));
<a name="l00476"></a>00476  
<a name="l00477"></a>00477     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g9219a95ac44e77f98addcc6c64c98540" title="Reset controller control register address.">RSTC_CR</a>, <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g686d615fa0a9f49fd876add5605bcbea" title="Password.">RSTC_KEY</a> | <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g2c6eff38a6073db4e7612481854e7ac8" title="External reset.">RSTC_EXTRST</a>);
<a name="l00478"></a>00478     <span class="keywordflow">while</span> ((<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#ge561b4187cf15553db264c68368a080c" title="Reset controller status register address.">RSTC_SR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g16f797043ddfc1ad9c256caf3b6ed4cc" title="NRST pin level.">RSTC_NRSTL</a>) == 0);
<a name="l00479"></a>00479     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g37c0d2db1846ee95afb0ae7d0505b071" title="Reset controller mode register address.">RSTC_MR</a>, <a class="code" href="group__xg_nut_arch_arm_at91_rstc.html#g686d615fa0a9f49fd876add5605bcbea" title="Password.">RSTC_KEY</a> | rstcr_tmp); 
<a name="l00480"></a>00480 
<a name="l00481"></a>00481     <span class="comment">/* Re-enable pull-ups. */</span>
<a name="l00482"></a>00482     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_PUER, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXDV_TESTMODE_BIT) | 
<a name="l00483"></a>00483         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD0_AD0_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD1_AD1_BIT) |
<a name="l00484"></a>00484         <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD2_AD2_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_RXD3_AD3_BIT) | <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(PHY_CRS_AD4_BIT));
<a name="l00485"></a>00485 <span class="preprocessor">#endif </span><span class="comment">/* MCU_AT91SAM9XE512 */</span>
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="comment">/* Configure MII port. */</span>
<a name="l00488"></a>00488     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_ASR, PHY_MII_PINS_A);
<a name="l00489"></a>00489     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_BSR, PHY_MII_PINS_B);
<a name="l00490"></a>00490     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(EMAC_PIO_PDR, PHY_MII_PINS_A | PHY_MII_PINS_B);
<a name="l00491"></a>00491 
<a name="l00492"></a>00492     <span class="comment">/* Enable receive and transmit clocks and set MII mode. */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#ifdef PHY_MODE_RMII</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g21498cf271cd471947b65b27c7bd1c28" title="User input/output register address.">EMAC_USRIO</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5fcb2f12dfcf5ea418211a86d96baf9f" title="Enable reduced MII.">EMAC_RMII</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g975b47fdbdf1906cd4b36b31fcd51e4f" title="Enable tranceiver input clock.">EMAC_CLKEN</a>);
<a name="l00495"></a>00495 <span class="preprocessor">#else</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g21498cf271cd471947b65b27c7bd1c28" title="User input/output register address.">EMAC_USRIO</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g975b47fdbdf1906cd4b36b31fcd51e4f" title="Enable tranceiver input clock.">EMAC_CLKEN</a>);
<a name="l00497"></a>00497 <span class="preprocessor">#endif</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>
<a name="l00499"></a>00499     <span class="comment">/* Enable management port. */</span>
<a name="l00500"></a>00500     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1" title="Management port enable.">EMAC_MPE</a>);
<a name="l00501"></a>00501     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g92c148f434218b10df79b2a600840209" title="HCLK divided by 64.">EMAC_CLK_HCLK_64</a>);
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">/* Wait for PHY ready. */</span>
<a name="l00504"></a>00504     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(255);
<a name="l00505"></a>00505 
<a name="l00506"></a>00506 <span class="preprocessor">#ifndef PHY_MODE_RMII</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span>    <span class="comment">/* Clear MII isolate. */</span>
<a name="l00508"></a>00508     phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#gce07140ea2932113f9f22df1f49db8b8" title="Basic mode control register.">NIC_PHY_BMCR</a>);
<a name="l00509"></a>00509     phy_outw(<a class="code" href="group__xg_dm9161a_regs.html#gce07140ea2932113f9f22df1f49db8b8" title="Basic mode control register.">NIC_PHY_BMCR</a>, phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#gce07140ea2932113f9f22df1f49db8b8" title="Basic mode control register.">NIC_PHY_BMCR</a>) &amp; ~<a class="code" href="group__xg_dm9161a_regs.html#gad56793a7764e46cec40f39408fd5d94" title="Isolate from MII.">NIC_PHY_BMCR_ISOLATE</a>);
<a name="l00510"></a>00510 <span class="preprocessor">#endif</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span>
<a name="l00512"></a>00512 <span class="comment">//    /* For some unknown reason it seems to be required to read the ID registers first. */</span>
<a name="l00513"></a>00513 <span class="comment">//    if (phy_inw(NIC_PHY_ID1) != 0x0181 || (phy_inw(NIC_PHY_ID2) &amp; 0xFFF0) != 0xB8A0) {</span>
<a name="l00514"></a>00514 <span class="comment">//        outr(EMAC_NCR, inr(EMAC_NCR) &amp; ~EMAC_MPE);</span>
<a name="l00515"></a>00515 <span class="comment">//        return -1;</span>
<a name="l00516"></a>00516 <span class="comment">//    }</span>
<a name="l00517"></a>00517 
<a name="l00518"></a>00518 <span class="comment">// TODO: Make phy id configurable</span>
<a name="l00519"></a>00519 <span class="comment">/* PHY ID */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define MII_DM9161_ID_H     0x0181</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define MII_DM9161_ID_L     0xb8a0</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span>
<a name="l00523"></a>00523 <span class="preprocessor">#define MII_AM79C875_ID_H   0x0022</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define MII_AM79C875_ID_L   0x5540      </span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00526"></a>00526 <span class="preprocessor">#define MII_MICREL_ID_H     0x0022</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define MII_MICREL_ID_L     0x1610</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span>
<a name="l00529"></a>00529 <span class="preprocessor">#define MII_LAN8700_ID_H    0x0007</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#define MII_LAN8700_ID_L    0xc0c0</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span>
<a name="l00532"></a>00532      <span class="comment">/* For some unknown reason it seems to be required to read the ID </span>
<a name="l00533"></a>00533 <span class="comment">registers first. */</span>
<a name="l00534"></a>00534 
<a name="l00535"></a>00535      <span class="comment">// Check for DM PHY (as used on the ATMEL EK)</span>
<a name="l00536"></a>00536     <span class="keywordflow">if</span> (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g0f672c0cafde374309bbdf2c630ce991" title="PHY identifier register 1.">NIC_PHY_ID1</a>) != MII_DM9161_ID_H ||
<a name="l00537"></a>00537        (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g89412b9931f488d2bae93023fb3a5efd" title="PHY identifier register 2.">NIC_PHY_ID2</a>) &amp; 0xFFF0) != MII_DM9161_ID_L) {
<a name="l00538"></a>00538      <span class="comment">// Check for MICREL PHY (as used on the Olimex SAM7-EX256)         </span>
<a name="l00539"></a>00539         <span class="keywordflow">if</span> (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g0f672c0cafde374309bbdf2c630ce991" title="PHY identifier register 1.">NIC_PHY_ID1</a>) != MII_MICREL_ID_H ||
<a name="l00540"></a>00540            (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g89412b9931f488d2bae93023fb3a5efd" title="PHY identifier register 2.">NIC_PHY_ID2</a>) &amp; 0xFFF0) != MII_MICREL_ID_L) {
<a name="l00541"></a>00541             <span class="keywordflow">if</span> (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g0f672c0cafde374309bbdf2c630ce991" title="PHY identifier register 1.">NIC_PHY_ID1</a>) != MII_LAN8700_ID_H ||
<a name="l00542"></a>00542                (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g89412b9931f488d2bae93023fb3a5efd" title="PHY identifier register 2.">NIC_PHY_ID2</a>) &amp; 0xFFF0) != MII_LAN8700_ID_L) {
<a name="l00543"></a>00543                 <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1" title="Management port enable.">EMAC_MPE</a>);
<a name="l00544"></a>00544                 <span class="keywordflow">return</span> -1;
<a name="l00545"></a>00545             }
<a name="l00546"></a>00546         }
<a name="l00547"></a>00547     }
<a name="l00548"></a>00548 
<a name="l00549"></a>00549 
<a name="l00550"></a>00550 <span class="comment">// TODO: END</span>
<a name="l00551"></a>00551 
<a name="l00552"></a>00552     <span class="comment">/* Handle auto negotiation if configured. */</span>
<a name="l00553"></a>00553     phyval = phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#gce07140ea2932113f9f22df1f49db8b8" title="Basic mode control register.">NIC_PHY_BMCR</a>);
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (phyval &amp; <a class="code" href="group__xg_dm9161a_regs.html#g11b4dba8131358cf8baa2a3fceb0e084" title="Enable auto negotiation.">NIC_PHY_BMCR_ANEGENA</a>) {
<a name="l00555"></a>00555         <span class="comment">/* Wait for auto negotiation completed. */</span>
<a name="l00556"></a>00556         phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#gccc7c85cca74e01145181139431f0727" title="Basic mode status register.">NIC_PHY_BMSR</a>);  <span class="comment">/* Discard previously latched status. */</span>
<a name="l00557"></a>00557         <span class="keywordflow">while</span> (--tmo) {
<a name="l00558"></a>00558             <span class="keywordflow">if</span> (phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#gccc7c85cca74e01145181139431f0727" title="Basic mode status register.">NIC_PHY_BMSR</a>) &amp; <a class="code" href="group__xg_dm9161a_regs.html#g696c82dd0f267c242e162b41bd8cb767" title="Auto negotiation complete.">NIC_PHY_BMSR_ANCOMPL</a>) {
<a name="l00559"></a>00559                 <span class="keywordflow">break</span>;
<a name="l00560"></a>00560             }
<a name="l00561"></a>00561         }
<a name="l00562"></a>00562         <span class="comment">/* Return error on link timeout. */</span>
<a name="l00563"></a>00563         <span class="keywordflow">if</span> (tmo == 0) {
<a name="l00564"></a>00564             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1" title="Management port enable.">EMAC_MPE</a>);
<a name="l00565"></a>00565             <span class="keywordflow">return</span> -1;
<a name="l00566"></a>00566         }
<a name="l00567"></a>00567 
<a name="l00568"></a>00568         <span class="comment">/*</span>
<a name="l00569"></a>00569 <span class="comment">         * Read link partner abilities and configure EMAC.</span>
<a name="l00570"></a>00570 <span class="comment">         */</span>
<a name="l00571"></a>00571         phyval = phy_inw(<a class="code" href="group__xg_dm9161a_regs.html#g4e05440a159591bb2dd53ad7da106b2b" title="Auto negotiation link partner availability register.">NIC_PHY_ANLPAR</a>);
<a name="l00572"></a>00572         <span class="keywordflow">if</span> (phyval &amp; <a class="code" href="group__xg_dm9161a_regs.html#gc1875a9462f29bcd3fc68e26add29f13" title="100BASE-T full duplex supported.">NIC_PHY_ANEG_TX_FDX</a>) {
<a name="l00573"></a>00573             <span class="comment">/* 100Mb full duplex. */</span>
<a name="l00574"></a>00574             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8" title="Speed, set for 100Mb.">EMAC_SPD</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298" title="Full duplex.">EMAC_FD</a>);
<a name="l00575"></a>00575         }
<a name="l00576"></a>00576         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (phyval &amp; <a class="code" href="group__xg_dm9161a_regs.html#ge3f2976f699fc0ee125a024617075be5" title="100BASE-T half duplex supported.">NIC_PHY_ANEG_TX_HDX</a>) {
<a name="l00577"></a>00577             <span class="comment">/* 100Mb half duplex. */</span>
<a name="l00578"></a>00578             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298" title="Full duplex.">EMAC_FD</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8" title="Speed, set for 100Mb.">EMAC_SPD</a>);
<a name="l00579"></a>00579         }
<a name="l00580"></a>00580         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (phyval &amp; <a class="code" href="group__xg_dm9161a_regs.html#g69ae943cd053e9b031b0bbedc63cde66" title="10BASE-T full duplex supported.">NIC_PHY_ANEG_10_FDX</a>) {
<a name="l00581"></a>00581             <span class="comment">/* 10Mb full duplex. */</span>
<a name="l00582"></a>00582             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8" title="Speed, set for 100Mb.">EMAC_SPD</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298" title="Full duplex.">EMAC_FD</a>);
<a name="l00583"></a>00583         }
<a name="l00584"></a>00584         <span class="keywordflow">else</span> {
<a name="l00585"></a>00585             <span class="comment">/* 10Mb half duplex. */</span>
<a name="l00586"></a>00586             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) &amp; ~(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8" title="Speed, set for 100Mb.">EMAC_SPD</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298" title="Full duplex.">EMAC_FD</a>));
<a name="l00587"></a>00587         }
<a name="l00588"></a>00588     }
<a name="l00589"></a>00589 
<a name="l00590"></a>00590     <span class="comment">/* Disable management port. */</span>
<a name="l00591"></a>00591     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1" title="Management port enable.">EMAC_MPE</a>);
<a name="l00592"></a>00592 
<a name="l00593"></a>00593     <span class="keywordflow">return</span> 0;
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596 <span class="comment">/*</span>
<a name="l00597"></a>00597 <span class="comment"> * NIC interrupt entry.</span>
<a name="l00598"></a>00598 <span class="comment"> */</span>
<a name="l00599"></a>00599 <span class="keyword">static</span> <span class="keywordtype">void</span> EmacInterrupt(<span class="keywordtype">void</span> *arg)
<a name="l00600"></a>00600 {
<a name="l00601"></a>00601     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> isr;
<a name="l00602"></a>00602     EMACINFO *ni = (EMACINFO *) ((NUTDEVICE *) arg)-&gt;dev_dcb;
<a name="l00603"></a>00603 
<a name="l00604"></a>00604     <span class="comment">/* Read interrupt status and disable interrupts. */</span>
<a name="l00605"></a>00605     isr = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g7f2015eec476e55cebcf7a1629071bfd" title="Status register address.">EMAC_ISR</a>);
<a name="l00606"></a>00606 
<a name="l00607"></a>00607     <span class="comment">/* Receiver interrupt. */</span>
<a name="l00608"></a>00608     <span class="comment">//if ((isr &amp; EMAC_RCOMP) != 0 || (isr &amp; EMAC_ROVR) != 0 || (inr(EMAC_RSR) &amp; EMAC_REC) != 0) {</span>
<a name="l00609"></a>00609     <span class="keywordflow">if</span> ((isr &amp; (<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4" title="Receive complete.">EMAC_RCOMP</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63" title="Receive overrun.">EMAC_ROVR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987" title="Receive used bit read.">EMAC_RXUBR</a>)) != 0) {
<a name="l00610"></a>00610         <span class="comment">//outr(EMAC_RSR, EMAC_REC);</span>
<a name="l00611"></a>00611         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g51c4d668d1e91b17e947ffb95b938256" title="Disable register address.">EMAC_IDR</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4" title="Receive complete.">EMAC_RCOMP</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63" title="Receive overrun.">EMAC_ROVR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987" title="Receive used bit read.">EMAC_RXUBR</a>);
<a name="l00612"></a>00612         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;ni-&gt;ni_rx_rdy);
<a name="l00613"></a>00613     }
<a name="l00614"></a>00614 
<a name="l00615"></a>00615     <span class="comment">/* Transmitter interrupt. */</span>
<a name="l00616"></a>00616     <span class="keywordflow">if</span> ((isr &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc0b07408475b45693d0406d972a758db" title="Transmit complete.">EMAC_TCOMP</a>) != 0 || (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea" title="Transmit Status register address.">EMAC_TSR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g870a7332ea0db1649b35737f7ebcd9cd" title="Transmit complete.">EMAC_COMP</a>) != 0) {
<a name="l00617"></a>00617         <span class="comment">//outr(EMAC_TSR, EMAC_COMP);</span>
<a name="l00618"></a>00618         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;ni-&gt;ni_tx_rdy);
<a name="l00619"></a>00619     }
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 
<a name="l00627"></a>00627 <span class="keyword">static</span> <span class="keywordtype">int</span> EmacGetPacket(EMACINFO * ni, NETBUF ** nbp)
<a name="l00628"></a>00628 {
<a name="l00629"></a>00629     <span class="keywordtype">int</span> rc = -1;
<a name="l00630"></a>00630     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fbc = 0;
<a name="l00631"></a>00631     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l00632"></a>00632     *nbp = NULL;
<a name="l00633"></a>00633 
<a name="l00634"></a>00634     <span class="comment">/*</span>
<a name="l00635"></a>00635 <span class="comment">     * Search the next frame start. Release any fragment.</span>
<a name="l00636"></a>00636 <span class="comment">     */</span>
<a name="l00637"></a>00637     <span class="keywordflow">while</span> ((rxBufTab[rxBufIdx].addr &amp; <a class="code" href="at91__emac_8c.html#a948ce3903e82da01a09a02c81f357f4">RXBUF_OWNERSHIP</a>) != 0 &amp;&amp; (rxBufTab[rxBufIdx].<a class="code" href="structstat.html" title="File status structure.">stat</a> &amp; <a class="code" href="at91__emac_8c.html#90de83ffcd4259d2163b907760d872d9" title="Start of frame.">RXS_SOF</a>) == 0) {
<a name="l00638"></a>00638         rxBufTab[rxBufIdx].addr &amp;= ~(RXBUF_OWNERSHIP);
<a name="l00639"></a>00639         rxBufIdx++;
<a name="l00640"></a>00640         <span class="keywordflow">if</span> (rxBufIdx &gt;= <a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a>) {
<a name="l00641"></a>00641             rxBufIdx = 0;
<a name="l00642"></a>00642         }
<a name="l00643"></a>00643     }
<a name="l00644"></a>00644 
<a name="l00645"></a>00645     <span class="comment">/*</span>
<a name="l00646"></a>00646 <span class="comment">     * Determine the size of the next frame.</span>
<a name="l00647"></a>00647 <span class="comment">     */</span>
<a name="l00648"></a>00648     i = rxBufIdx;
<a name="l00649"></a>00649     <span class="keywordflow">while</span> (rxBufTab[i].addr &amp; RXBUF_OWNERSHIP) {
<a name="l00650"></a>00650         <span class="keywordflow">if</span> (i != rxBufIdx &amp;&amp; (rxBufTab[i].<a class="code" href="structstat.html" title="File status structure.">stat</a> &amp; RXS_SOF) != 0) {
<a name="l00651"></a>00651             <span class="keywordflow">do</span> {
<a name="l00652"></a>00652                 rxBufTab[rxBufIdx].addr &amp;= ~(RXBUF_OWNERSHIP);
<a name="l00653"></a>00653                 rxBufIdx++;
<a name="l00654"></a>00654                 <span class="keywordflow">if</span> (rxBufIdx &gt;= <a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a>) {
<a name="l00655"></a>00655                     rxBufIdx = 0;
<a name="l00656"></a>00656                 }
<a name="l00657"></a>00657             } <span class="keywordflow">while</span> ((rxBufTab[rxBufIdx].addr &amp; RXBUF_OWNERSHIP) != 0 &amp;&amp; (rxBufTab[rxBufIdx].stat &amp; RXS_SOF) == 0);
<a name="l00658"></a>00658             <span class="keywordflow">break</span>;
<a name="l00659"></a>00659         }
<a name="l00660"></a>00660         <span class="keywordflow">if</span> ((fbc = rxBufTab[i].<a class="code" href="structstat.html" title="File status structure.">stat</a> &amp; <a class="code" href="at91__emac_8c.html#c297a524afd42a30de2c881935ec62bb" title="Length of frame including FCS.">RXS_LENGTH_FRAME</a>) != 0) {
<a name="l00661"></a>00661             <span class="keywordflow">break</span>;
<a name="l00662"></a>00662         }
<a name="l00663"></a>00663         i++;
<a name="l00664"></a>00664         <span class="keywordflow">if</span> (i &gt;= <a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a>) {
<a name="l00665"></a>00665             i = 0;
<a name="l00666"></a>00666         }
<a name="l00667"></a>00667     }
<a name="l00668"></a>00668 
<a name="l00669"></a>00669     <span class="keywordflow">if</span> (fbc) {
<a name="l00670"></a>00670         <span class="comment">/*</span>
<a name="l00671"></a>00671 <span class="comment">         * Receiving long packets is unexpected. Let's declare the </span>
<a name="l00672"></a>00672 <span class="comment">         * chip insane. Short packets will be handled by the caller.</span>
<a name="l00673"></a>00673 <span class="comment">         */</span>
<a name="l00674"></a>00674         <span class="keywordflow">if</span> (fbc &gt; 1536) {
<a name="l00675"></a>00675             ni-&gt;ni_insane = 1;
<a name="l00676"></a>00676         } <span class="keywordflow">else</span> {
<a name="l00677"></a>00677             *nbp = <a class="code" href="group__xgnetbuf.html#g7a733aed1e6c15aaabb6657abe5f4e39" title="Allocate or re-allocate a network buffer part.">NutNetBufAlloc</a>(0, <a class="code" href="group__xgnetbuf.html#g76d35e2032a765ab5bd310cf47841d18" title="Datalink buffer allocated flag.">NBAF_DATALINK</a>, (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)fbc);
<a name="l00678"></a>00678             <span class="keywordflow">if</span> (*nbp != NULL) {
<a name="l00679"></a>00679                 <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *bp = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) (* nbp)-&gt;nb_dl.vp;
<a name="l00680"></a>00680                 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> len;
<a name="l00681"></a>00681 
<a name="l00682"></a>00682                 while (fbc) {
<a name="l00683"></a>00683                     <span class="keywordflow">if</span> (fbc &gt; <a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">EMAC_RX_BUFSIZ</a>) {
<a name="l00684"></a>00684                         len = <a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">EMAC_RX_BUFSIZ</a>;
<a name="l00685"></a>00685                     } <span class="keywordflow">else</span> {
<a name="l00686"></a>00686                         len = fbc;
<a name="l00687"></a>00687                     }
<a name="l00688"></a>00688                     <a class="code" href="group__xg_crt_string.html#g09a4c3953e2e41a212a73cf3df4c8c8e">memcpy</a>(bp, (<span class="keywordtype">void</span> *) (rxBufTab[rxBufIdx].addr &amp; <a class="code" href="at91__emac_8c.html#a77db09b2e7037a82de28b07ecffc759">RXBUF_ADDRMASK</a>), len);
<a name="l00689"></a>00689                     rxBufTab[rxBufIdx].addr &amp;= ~RXBUF_OWNERSHIP;
<a name="l00690"></a>00690                     rxBufIdx++;
<a name="l00691"></a>00691                     <span class="keywordflow">if</span> (rxBufIdx &gt;= <a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a>) {
<a name="l00692"></a>00692                         rxBufIdx = 0;
<a name="l00693"></a>00693                     }
<a name="l00694"></a>00694                     fbc -= len;
<a name="l00695"></a>00695                     bp += len;
<a name="l00696"></a>00696                 }
<a name="l00697"></a>00697                 rc = 0;
<a name="l00698"></a>00698             }
<a name="l00699"></a>00699         }
<a name="l00700"></a>00700     }
<a name="l00701"></a>00701     <span class="keywordflow">return</span> rc;
<a name="l00702"></a>00702 }
<a name="l00703"></a>00703 
<a name="l00718"></a>00718 <span class="keyword">static</span> <span class="keywordtype">int</span> EmacPutPacket(<span class="keywordtype">int</span> bufnum, EMACINFO * ni, NETBUF * nb)
<a name="l00719"></a>00719 {
<a name="l00720"></a>00720     <span class="keywordtype">int</span> rc = -1;
<a name="l00721"></a>00721     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sz;
<a name="l00722"></a>00722     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buf;
<a name="l00723"></a>00723 
<a name="l00724"></a>00724     <span class="comment">/*</span>
<a name="l00725"></a>00725 <span class="comment">     * Calculate the number of bytes to be send. Do not send packets </span>
<a name="l00726"></a>00726 <span class="comment">     * larger than the Ethernet maximum transfer unit. The MTU</span>
<a name="l00727"></a>00727 <span class="comment">     * consist of 1500 data bytes plus the 14 byte Ethernet header</span>
<a name="l00728"></a>00728 <span class="comment">     * plus 4 bytes CRC. We check the data bytes only.</span>
<a name="l00729"></a>00729 <span class="comment">     */</span>
<a name="l00730"></a>00730     <span class="keywordflow">if</span> ((sz = nb-&gt;nb_nw.sz + nb-&gt;nb_tp.sz + nb-&gt;nb_ap.sz) &gt; <a class="code" href="if__ether_8h.html#4baa77b0245fb4398faaecfc9b803649" title="Ethernet maximum transfer unit.">ETHERMTU</a>) {
<a name="l00731"></a>00731         <span class="keywordflow">return</span> -1;
<a name="l00732"></a>00732     }
<a name="l00733"></a>00733     sz += nb-&gt;nb_dl.sz;
<a name="l00734"></a>00734     <span class="keywordflow">if</span> (sz &amp; 1) {
<a name="l00735"></a>00735         sz++;
<a name="l00736"></a>00736     }
<a name="l00737"></a>00737 
<a name="l00738"></a>00738     <span class="comment">/* Disable EMAC interrupts. */</span>
<a name="l00739"></a>00739     <a class="code" href="group__xg_interrupt.html#g119a2bc13dfa1a774997588dbea31130" title="Disable a specified interrupt.">NutIrqDisable</a>(&amp;<a class="code" href="ih__at91emac_8c.html#af2df42dc3057ba6159149c1f8ea9eb9">sig_EMAC</a>);
<a name="l00740"></a>00740 
<a name="l00741"></a>00741     <span class="comment">/* TODO: Check for link. */</span>
<a name="l00742"></a>00742     <span class="keywordflow">if</span> (ni-&gt;ni_insane == 0) {
<a name="l00743"></a>00743         buf = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) txBufTab[bufnum].addr;
<a name="l00744"></a>00744         <a class="code" href="group__xg_crt_string.html#g09a4c3953e2e41a212a73cf3df4c8c8e">memcpy</a>(buf, nb-&gt;nb_dl.vp, nb-&gt;nb_dl.sz);
<a name="l00745"></a>00745         buf += nb-&gt;nb_dl.sz;
<a name="l00746"></a>00746         <a class="code" href="group__xg_crt_string.html#g09a4c3953e2e41a212a73cf3df4c8c8e">memcpy</a>(buf, nb-&gt;nb_nw.vp, nb-&gt;nb_nw.sz);
<a name="l00747"></a>00747         buf += nb-&gt;nb_nw.sz;
<a name="l00748"></a>00748         <a class="code" href="group__xg_crt_string.html#g09a4c3953e2e41a212a73cf3df4c8c8e">memcpy</a>(buf, nb-&gt;nb_tp.vp, nb-&gt;nb_tp.sz);
<a name="l00749"></a>00749         buf += nb-&gt;nb_tp.sz;
<a name="l00750"></a>00750         <a class="code" href="group__xg_crt_string.html#g09a4c3953e2e41a212a73cf3df4c8c8e">memcpy</a>(buf, nb-&gt;nb_ap.vp, nb-&gt;nb_ap.sz);
<a name="l00751"></a>00751         sz |= <a class="code" href="at91__emac_8c.html#51a85347a15a75ef7af243f38aea5ac2" title="Last buffer of frame.">TXS_LAST_BUFF</a>;
<a name="l00752"></a>00752         <span class="keywordflow">if</span> (bufnum) {
<a name="l00753"></a>00753             sz |= <a class="code" href="at91__emac_8c.html#034360ddc0c346216f1d3d329b752a4e" title="Last descriptor.">TXS_WRAP</a>;
<a name="l00754"></a>00754         }
<a name="l00755"></a>00755         txBufTab[bufnum].stat = sz;
<a name="l00756"></a>00756         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#geb90c331512003da7a51073da5a0071c" title="Start Transmission.">EMAC_TSTART</a>);
<a name="l00757"></a>00757         rc = 0;
<a name="l00758"></a>00758 <span class="preprocessor">#ifdef NUT_PERFMON</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>        ni-&gt;ni_tx_packets++;
<a name="l00760"></a>00760 <span class="preprocessor">#endif</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span>    }
<a name="l00762"></a>00762 
<a name="l00763"></a>00763     <span class="comment">/* Enable EMAC interrupts. */</span>
<a name="l00764"></a>00764     <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="ih__at91emac_8c.html#af2df42dc3057ba6159149c1f8ea9eb9">sig_EMAC</a>);
<a name="l00765"></a>00765 
<a name="l00766"></a>00766     <span class="keywordflow">return</span> rc;
<a name="l00767"></a>00767 }
<a name="l00768"></a>00768 
<a name="l00769"></a>00769 
<a name="l00777"></a>00777 <span class="keyword">static</span> <span class="keywordtype">int</span> EmacStart(<a class="code" href="arm_8h.html#0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> * mac)
<a name="l00778"></a>00778 {
<a name="l00779"></a>00779     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l00780"></a>00780 
<a name="l00781"></a>00781     <span class="comment">/* Set local MAC address. */</span>
<a name="l00782"></a>00782     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g8bbccf460ce309ab87bb16bdd54fce1d" title="Specific address 1 bottom, first 4 bytes.">EMAC_SA1L</a>, (mac[3] &lt;&lt; 24) | (mac[2] &lt;&lt; 16) | (mac[1] &lt;&lt; 8) | mac[0]);
<a name="l00783"></a>00783     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g3800a621fca5324a32c88b7764bfabcf" title="Specific address 1 top, last 2 bytes.">EMAC_SA1H</a>, (mac[5] &lt;&lt; 8) | mac[4]);
<a name="l00784"></a>00784 
<a name="l00785"></a>00785     <span class="comment">/* Initialize receive buffer descriptors. */</span>
<a name="l00786"></a>00786     <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="at91__emac_8c.html#5b8be278d7b52464d45d4a70ab8efff1">EMAC_RX_BUFFERS</a> - 1; i++) {
<a name="l00787"></a>00787         rxBufTab[i].addr = (<span class="keywordtype">unsigned</span> int) (&amp;rxBuf[i * <a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">EMAC_RX_BUFSIZ</a>]) &amp; <a class="code" href="at91__emac_8c.html#a77db09b2e7037a82de28b07ecffc759">RXBUF_ADDRMASK</a>;
<a name="l00788"></a>00788     }
<a name="l00789"></a>00789     rxBufTab[i].addr = ((<span class="keywordtype">unsigned</span> int) (&amp;rxBuf[i * <a class="code" href="at91__emac_8c.html#def6bf7d52275a3bf78991c302a1dcf1">EMAC_RX_BUFSIZ</a>]) &amp; <a class="code" href="at91__emac_8c.html#a77db09b2e7037a82de28b07ecffc759">RXBUF_ADDRMASK</a>) | <a class="code" href="at91__emac_8c.html#c11071eb6a5716461caa77d91033e4de">RXBUF_WRAP</a>;
<a name="l00790"></a>00790     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g8cd087d097ebce1cdac58c04d69d6fe7" title="Receive buffer queue pointer.">EMAC_RBQP</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rxBufTab);
<a name="l00791"></a>00791 
<a name="l00792"></a>00792     <span class="comment">/* Initialize transmit buffer descriptors. */</span>
<a name="l00793"></a>00793     txBufTab[0].addr = (<span class="keywordtype">unsigned</span> int) (&amp;txBuf[0]);
<a name="l00794"></a>00794     txBufTab[0].stat = <a class="code" href="at91__emac_8c.html#6b911172c269ad02789378e884114c59" title="Used buffer.">TXS_USED</a>;
<a name="l00795"></a>00795     txBufTab[1].addr = (<span class="keywordtype">unsigned</span> int) (&amp;txBuf[<a class="code" href="at91__emac_8c.html#d00952e2768b848f68fe0a5d384f9ee1">EMAC_TX_BUFSIZ</a>]);
<a name="l00796"></a>00796     txBufTab[1].stat = <a class="code" href="at91__emac_8c.html#6b911172c269ad02789378e884114c59" title="Used buffer.">TXS_USED</a> | <a class="code" href="at91__emac_8c.html#034360ddc0c346216f1d3d329b752a4e" title="Last descriptor.">TXS_WRAP</a>;
<a name="l00797"></a>00797     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g09195938364b3fbeb04315cd2a796539" title="Transmit buffer queue pointer.">EMAC_TBQP</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) txBufTab);
<a name="l00798"></a>00798 
<a name="l00799"></a>00799     <span class="comment">/* Clear receiver status. */</span>
<a name="l00800"></a>00800     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g9b67c87744f4cbcfb453895faa342f2c" title="Receive status register address.">EMAC_RSR</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g5a7b04b65ab808f17e5674cbbf35e5c0" title="Receive overrun.">EMAC_OVR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga2d0554793ae9aa86fa4e7391faaae55" title="Frame received.">EMAC_REC</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g61ab514c9c5f382795df8fa667645243" title="Buffer not available.">EMAC_BNA</a>);
<a name="l00801"></a>00801 
<a name="l00802"></a>00802     <span class="comment">/* Copy all frames and discard FCS. */</span>
<a name="l00803"></a>00803     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482" title="Network configuration register address.">EMAC_NCFGR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g953c2f0ae5e753e68b50fd6eef561ebd" title="Copy all frames.">EMAC_CAF</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gd353a2d909cf027f6d7733fe594f2289" title="Discard receive FCS.">EMAC_DRFCS</a>);
<a name="l00804"></a>00804 
<a name="l00805"></a>00805     <span class="comment">/* Enable receiver, transmitter and statistics. */</span>
<a name="l00806"></a>00806     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>, <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0" title="Network Control register address.">EMAC_NCR</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g79776ab6f874ecd6be2c1056dca98884" title="Transmit enable.">EMAC_TE</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gdf1424f24d640180eb1ee1cefc883ffb" title="Receive enable.">EMAC_RE</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g85ca31b8edc1dad8949508a601ad2c5c" title="Write enable for statistics registers.">EMAC_WESTAT</a>);
<a name="l00807"></a>00807 
<a name="l00808"></a>00808     <span class="keywordflow">return</span> 0;
<a name="l00809"></a>00809 }
<a name="l00810"></a>00810 
<a name="l00815"></a><a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga6ee3eedec2fa24a4d0a6c70f35f95f0">00815</a> <a class="code" href="thread_8h.html#9e196c330bbf6578b06f412df8d19f4c" title="Macro for thread entry definitions.">THREAD</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga6ee3eedec2fa24a4d0a6c70f35f95f0" title="NIC receiver thread.">EmacRxThread</a>, arg)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     NUTDEVICE *dev;
<a name="l00818"></a>00818     IFNET *ifn;
<a name="l00819"></a>00819     EMACINFO *ni;
<a name="l00820"></a>00820     NETBUF *nb;
<a name="l00821"></a>00821 
<a name="l00822"></a>00822     dev = arg;
<a name="l00823"></a>00823     ifn = (IFNET *) dev-&gt;dev_icb;
<a name="l00824"></a>00824     ni = (EMACINFO *) dev-&gt;dev_dcb;
<a name="l00825"></a>00825 
<a name="l00826"></a>00826     <span class="comment">/*</span>
<a name="l00827"></a>00827 <span class="comment">     * This is a temporary hack. Due to a change in initialization,</span>
<a name="l00828"></a>00828 <span class="comment">     * we may not have got a MAC address yet. Wait until one has been</span>
<a name="l00829"></a>00829 <span class="comment">     * set.</span>
<a name="l00830"></a>00830 <span class="comment">     */</span>
<a name="l00831"></a>00831     <span class="keywordflow">for</span> (;;) {
<a name="l00832"></a>00832         <span class="keywordtype">int</span> i;
<a name="l00833"></a>00833 
<a name="l00834"></a>00834         <span class="keywordflow">for</span> (i = 0; i &lt; <span class="keyword">sizeof</span>(ifn-&gt;if_mac); i++) {
<a name="l00835"></a>00835             <span class="keywordflow">if</span> (ifn-&gt;if_mac[i] &amp;&amp; ifn-&gt;if_mac[i] != 0xFF) {
<a name="l00836"></a>00836                 <span class="keywordflow">break</span>;
<a name="l00837"></a>00837             }
<a name="l00838"></a>00838         }
<a name="l00839"></a>00839         <span class="keywordflow">if</span> (i &lt; <span class="keyword">sizeof</span>(ifn-&gt;if_mac)) {
<a name="l00840"></a>00840             <span class="keywordflow">break</span>;
<a name="l00841"></a>00841         }
<a name="l00842"></a>00842         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(63);
<a name="l00843"></a>00843     }
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     <span class="comment">/*</span>
<a name="l00846"></a>00846 <span class="comment">     * Do not continue unless we managed to start the NIC. We are</span>
<a name="l00847"></a>00847 <span class="comment">     * trapped here if the Ethernet link cannot be established.</span>
<a name="l00848"></a>00848 <span class="comment">     * This happens, for example, if no Ethernet cable is plugged</span>
<a name="l00849"></a>00849 <span class="comment">     * in.</span>
<a name="l00850"></a>00850 <span class="comment">     */</span>
<a name="l00851"></a>00851     <span class="keywordflow">while</span> (EmacStart(ifn-&gt;if_mac)) {
<a name="l00852"></a>00852         EmacReset(<a class="code" href="at91__emac_8c.html#aba78881845578b8725ef242c1099c99">EMAC_LINK_LOOPS</a>);
<a name="l00853"></a>00853         <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(1000);
<a name="l00854"></a>00854     }
<a name="l00855"></a>00855 
<a name="l00856"></a>00856     <span class="comment">/* Initialize the access mutex. */</span>
<a name="l00857"></a>00857     <a class="code" href="group__xg_event.html#gd519c6b1469621d2b3909fe58d1ac40b" title="Post an event to a specified queue.">NutEventPost</a>(&amp;ni-&gt;ni_mutex);
<a name="l00858"></a>00858 
<a name="l00859"></a>00859     <span class="comment">/* Run at high priority. */</span>
<a name="l00860"></a>00860     <a class="code" href="group__xg_thread.html#g8ebe134e9c404072584e80fb8d7e8985" title="Set the current thread&amp;#39;s priority.">NutThreadSetPriority</a>(9);
<a name="l00861"></a>00861 
<a name="l00862"></a>00862     <span class="comment">/* Enable receive and transmit interrupts. */</span>
<a name="l00863"></a>00863     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g3c18ef69a8cf2eccb6c005edff7409cd" title="Enable register address.">EMAC_IER</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63" title="Receive overrun.">EMAC_ROVR</a> | EMAC_TCOMP | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g9fddb7ee91865b94975018e78eaa3edb" title="Ethernet transmit buffer underrun.">EMAC_TUND</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987" title="Receive used bit read.">EMAC_RXUBR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4" title="Receive complete.">EMAC_RCOMP</a>);
<a name="l00864"></a>00864     <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="ih__at91emac_8c.html#af2df42dc3057ba6159149c1f8ea9eb9">sig_EMAC</a>);
<a name="l00865"></a>00865 
<a name="l00866"></a>00866     <span class="keywordflow">for</span> (;;) {
<a name="l00867"></a>00867         <span class="comment">/*</span>
<a name="l00868"></a>00868 <span class="comment">         * Wait for the arrival of new packets or poll the receiver every </span>
<a name="l00869"></a>00869 <span class="comment">         * 200 milliseconds. This short timeout helps a bit to deal with</span>
<a name="l00870"></a>00870 <span class="comment">         * the SAM9260 Ethernet problem.</span>
<a name="l00871"></a>00871 <span class="comment">         */</span>
<a name="l00872"></a>00872         <a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;ni-&gt;ni_rx_rdy, 200);
<a name="l00873"></a>00873 
<a name="l00874"></a>00874         <span class="comment">/*</span>
<a name="l00875"></a>00875 <span class="comment">         * Fetch all packets from the NIC's internal buffer and pass </span>
<a name="l00876"></a>00876 <span class="comment">         * them to the registered handler.</span>
<a name="l00877"></a>00877 <span class="comment">         */</span>
<a name="l00878"></a>00878         <span class="keywordflow">while</span> (EmacGetPacket(ni, &amp;nb) == 0) {
<a name="l00879"></a>00879             <span class="comment">/* Discard short packets. */</span>
<a name="l00880"></a>00880             <span class="keywordflow">if</span> (nb-&gt;nb_dl.sz &lt; 60) {
<a name="l00881"></a>00881                 <a class="code" href="group__xgnetbuf.html#g2e14a135152823a816388f50bdb3ea3f" title="Release a network buffer structure.">NutNetBufFree</a>(nb);
<a name="l00882"></a>00882             } <span class="keywordflow">else</span> {
<a name="l00883"></a>00883                 (*ifn-&gt;if_recv) (dev, nb);
<a name="l00884"></a>00884             }
<a name="l00885"></a>00885         }
<a name="l00886"></a>00886         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g3c18ef69a8cf2eccb6c005edff7409cd" title="Enable register address.">EMAC_IER</a>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63" title="Receive overrun.">EMAC_ROVR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987" title="Receive used bit read.">EMAC_RXUBR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4" title="Receive complete.">EMAC_RCOMP</a>);
<a name="l00887"></a>00887 
<a name="l00888"></a>00888         <span class="comment">/* We got a weird chip, try to restart it. */</span>
<a name="l00889"></a>00889         <span class="keywordflow">while</span> (ni-&gt;ni_insane) {
<a name="l00890"></a>00890             EmacReset(<a class="code" href="at91__emac_8c.html#aba78881845578b8725ef242c1099c99">EMAC_LINK_LOOPS</a>);
<a name="l00891"></a>00891             <span class="keywordflow">if</span> (EmacStart(ifn-&gt;if_mac) == 0) {
<a name="l00892"></a>00892                 ni-&gt;ni_insane = 0;
<a name="l00893"></a>00893                 ni-&gt;ni_tx_queued = 0;
<a name="l00894"></a>00894                 ni-&gt;ni_tx_quelen = 0;
<a name="l00895"></a>00895                 <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="ih__at91emac_8c.html#af2df42dc3057ba6159149c1f8ea9eb9">sig_EMAC</a>);
<a name="l00896"></a>00896             } <span class="keywordflow">else</span> {
<a name="l00897"></a>00897                 <a class="code" href="group__xg_timer.html#gfefcf81d05019a8134b49fa44d8c114a" title="Temporarily suspends the current thread.">NutSleep</a>(1000);
<a name="l00898"></a>00898             }
<a name="l00899"></a>00899         }
<a name="l00900"></a>00900     }
<a name="l00901"></a>00901 }
<a name="l00902"></a>00902 
<a name="l00913"></a><a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ge9cb234df14ad1dfe8857248431cbc68">00913</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ge9cb234df14ad1dfe8857248431cbc68" title="Send Ethernet packet.">EmacOutput</a>(NUTDEVICE * dev, NETBUF * nb)
<a name="l00914"></a>00914 {
<a name="l00915"></a>00915     <span class="keyword">static</span> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> mx_wait = 5000;
<a name="l00916"></a>00916     <span class="keywordtype">int</span> rc = -1;
<a name="l00917"></a>00917     EMACINFO *ni = (EMACINFO *) dev-&gt;dev_dcb;
<a name="l00918"></a>00918 
<a name="l00919"></a>00919     <span class="comment">/*</span>
<a name="l00920"></a>00920 <span class="comment">     * After initialization we are waiting for a long time to give</span>
<a name="l00921"></a>00921 <span class="comment">     * the PHY a chance to establish an Ethernet link.</span>
<a name="l00922"></a>00922 <span class="comment">     */</span>
<a name="l00923"></a>00923     while (rc) {
<a name="l00924"></a>00924         <span class="keywordflow">if</span> (ni-&gt;ni_insane) {
<a name="l00925"></a>00925             <span class="keywordflow">break</span>;
<a name="l00926"></a>00926         }
<a name="l00927"></a>00927         <span class="keywordflow">if</span> (<a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;ni-&gt;ni_mutex, mx_wait)) {
<a name="l00928"></a>00928             <span class="keywordflow">break</span>;
<a name="l00929"></a>00929         }
<a name="l00930"></a>00930 
<a name="l00931"></a>00931         <span class="comment">/* Check for packet queue space. */</span>
<a name="l00932"></a>00932         <span class="keywordflow">if</span> ((txBufTab[txBufIdx].<a class="code" href="structstat.html" title="File status structure.">stat</a> &amp; <a class="code" href="at91__emac_8c.html#6b911172c269ad02789378e884114c59" title="Used buffer.">TXS_USED</a>) == 0) {
<a name="l00933"></a>00933             <span class="keywordflow">if</span> (<a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;ni-&gt;ni_tx_rdy, 500) &amp;&amp; (txBufTab[txBufIdx].stat &amp; TXS_USED) == 0) {
<a name="l00934"></a>00934                 <span class="comment">/* No queue space. Release the lock and give up. */</span>
<a name="l00935"></a>00935                 txBufTab[txBufIdx].stat |= TXS_USED;
<a name="l00936"></a>00936                 txBufIdx++;
<a name="l00937"></a>00937                 txBufIdx &amp;= 1;
<a name="l00938"></a>00938                 <a class="code" href="group__xg_event.html#gd519c6b1469621d2b3909fe58d1ac40b" title="Post an event to a specified queue.">NutEventPost</a>(&amp;ni-&gt;ni_mutex);
<a name="l00939"></a>00939                 <span class="keywordflow">break</span>;
<a name="l00940"></a>00940             }
<a name="l00941"></a>00941         } <span class="keywordflow">else</span> {
<a name="l00942"></a>00942             <span class="keywordflow">if</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea" title="Transmit Status register address.">EMAC_TSR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga14bd4eb7cb2e5771c287f3b127c0a78" title="Transmit underrun.">EMAC_UND</a>) {
<a name="l00943"></a>00943                 txBufIdx = 0;
<a name="l00944"></a>00944                 <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea" title="Transmit Status register address.">EMAC_TSR</a>, EMAC_UND);
<a name="l00945"></a>00945             }
<a name="l00946"></a>00946             <span class="keywordflow">if</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea" title="Transmit Status register address.">EMAC_TSR</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g870a7332ea0db1649b35737f7ebcd9cd" title="Transmit complete.">EMAC_COMP</a>) {
<a name="l00947"></a>00947                 <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea" title="Transmit Status register address.">EMAC_TSR</a>, EMAC_COMP);
<a name="l00948"></a>00948             }
<a name="l00949"></a>00949 
<a name="l00950"></a>00950             <span class="keywordflow">if</span> ((rc = EmacPutPacket(txBufIdx, ni, nb)) == 0) {
<a name="l00951"></a>00951                 txBufIdx++;
<a name="l00952"></a>00952                 txBufIdx &amp;= 1;
<a name="l00953"></a>00953             }
<a name="l00954"></a>00954         }
<a name="l00955"></a>00955         <a class="code" href="group__xg_event.html#gd519c6b1469621d2b3909fe58d1ac40b" title="Post an event to a specified queue.">NutEventPost</a>(&amp;ni-&gt;ni_mutex);
<a name="l00956"></a>00956     }
<a name="l00957"></a>00957 
<a name="l00958"></a>00958     <span class="comment">/*</span>
<a name="l00959"></a>00959 <span class="comment">     * Probably no Ethernet link. Significantly reduce the waiting</span>
<a name="l00960"></a>00960 <span class="comment">     * time, so following transmission will soon return an error.</span>
<a name="l00961"></a>00961 <span class="comment">     */</span>
<a name="l00962"></a>00962     <span class="keywordflow">if</span> (rc) {
<a name="l00963"></a>00963         mx_wait = 500;
<a name="l00964"></a>00964     } <span class="keywordflow">else</span> {
<a name="l00965"></a>00965         <span class="comment">/* Ethernet works. Set a long waiting time in case we</span>
<a name="l00966"></a>00966 <span class="comment">           temporarly lose the link next time. */</span>
<a name="l00967"></a>00967         mx_wait = 5000;
<a name="l00968"></a>00968     }
<a name="l00969"></a>00969     <span class="keywordflow">return</span> rc;
<a name="l00970"></a>00970 }
<a name="l00971"></a>00971 
<a name="l00981"></a><a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6be0ed192d9ee72c20ce5fd64abdbf73">00981</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6be0ed192d9ee72c20ce5fd64abdbf73" title="Initialize Ethernet hardware.">EmacInit</a>(NUTDEVICE * dev)
<a name="l00982"></a>00982 {
<a name="l00983"></a>00983     EMACINFO *ni = (EMACINFO *) dev-&gt;dev_dcb;
<a name="l00984"></a>00984 
<a name="l00985"></a>00985     <span class="comment">/* Reset the controller. */</span>
<a name="l00986"></a>00986     if (EmacReset(<a class="code" href="at91__emac_8c.html#aba78881845578b8725ef242c1099c99">EMAC_LINK_LOOPS</a>)) {
<a name="l00987"></a>00987         <span class="keywordflow">if</span> (EmacReset(<a class="code" href="at91__emac_8c.html#aba78881845578b8725ef242c1099c99">EMAC_LINK_LOOPS</a>)) {
<a name="l00988"></a>00988             <span class="keywordflow">return</span> -1;
<a name="l00989"></a>00989         }
<a name="l00990"></a>00990     }
<a name="l00991"></a>00991 
<a name="l00992"></a>00992     <span class="comment">/* Clear EMACINFO structure. */</span>
<a name="l00993"></a>00993     <a class="code" href="group__xg_crt_string.html#ga4075a014de11292d9105188ddbeb216" title="Fill memory region with a specific byte value.">memset</a>(ni, 0, <span class="keyword">sizeof</span>(EMACINFO));
<a name="l00994"></a>00994 
<a name="l00995"></a>00995     <span class="comment">/* Register interrupt handler. */</span>
<a name="l00996"></a>00996     <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="ih__at91emac_8c.html#af2df42dc3057ba6159149c1f8ea9eb9">sig_EMAC</a>, EmacInterrupt, dev)) {
<a name="l00997"></a>00997         <span class="keywordflow">return</span> -1;
<a name="l00998"></a>00998     }
<a name="l00999"></a>00999 
<a name="l01000"></a>01000     <span class="comment">/* Start the receiver thread. */</span>
<a name="l01001"></a>01001     <span class="keywordflow">if</span> (<a class="code" href="group__xg_nut_arch_avr_os_context_gcc.html#g8357f2631f0c0a9444844e5ea64be50d" title="Create a new thread.">NutThreadCreate</a>(<span class="stringliteral">"emacrx"</span>, <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ga6ee3eedec2fa24a4d0a6c70f35f95f0" title="NIC receiver thread.">EmacRxThread</a>, dev, 
<a name="l01002"></a>01002         (<a class="code" href="nicrtl_8c.html#94bb4c793d84adfe2a353f3df583530a">NUT_THREAD_NICRXSTACK</a> * <a class="code" href="thread_8h.html#829893ef9f0c6a5efc2559ed359c8592" title="Stack size factor.">NUT_THREAD_STACK_MULT</a>) + <a class="code" href="thread_8h.html#61adeb6c97cb1f740e729fbf33e9a15c" title="Stack size summand.">NUT_THREAD_STACK_ADD</a>) == NULL) {
<a name="l01003"></a>01003         <span class="keywordflow">return</span> -1;
<a name="l01004"></a>01004     }
<a name="l01005"></a>01005     <span class="keywordflow">return</span> 0;
<a name="l01006"></a>01006 }
<a name="l01007"></a>01007 
<a name="l01008"></a>01008 <span class="keyword">static</span> EMACINFO dcb_eth0;
<a name="l01009"></a>01009 
<a name="l01015"></a>01015 <span class="keyword">static</span> IFNET ifn_eth0 = {
<a name="l01016"></a>01016     <a class="code" href="if__types_8h.html#e4eb2208d7f67fefe11586dd32cb1bcc" title="Ethernet interface.">IFT_ETHER</a>,                  
<a name="l01017"></a>01017     0,                          
<a name="l01018"></a>01018     {0, 0, 0, 0, 0, 0},         
<a name="l01019"></a>01019     0,                          
<a name="l01020"></a>01020     0,                          
<a name="l01021"></a>01021     0,                          
<a name="l01022"></a>01022     <a class="code" href="if__ether_8h.html#4baa77b0245fb4398faaecfc9b803649" title="Ethernet maximum transfer unit.">ETHERMTU</a>,                   
<a name="l01023"></a>01023     0,                          
<a name="l01024"></a>01024     0,                          
<a name="l01025"></a>01025     0,                          
<a name="l01026"></a>01026     <a class="code" href="group__xg_ethernet.html#g99fa1136157a0400962096b3e426ee2f" title="Handle incoming Ethernet frames.">NutEtherInput</a>,              
<a name="l01027"></a>01027     <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#ge9cb234df14ad1dfe8857248431cbc68" title="Send Ethernet packet.">EmacOutput</a>,                 
<a name="l01028"></a>01028     <a class="code" href="group__xg_ethernet.html#g5342e8b68b9af648aa943a9a9166099b" title="Send Ethernet frame.">NutEtherOutput</a>              
<a name="l01029"></a>01029 };
<a name="l01030"></a>01030 
<a name="l01040"></a><a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g7e1fccf304f0e23a2a9ddce43cd97297">01040</a> NUTDEVICE <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g7e1fccf304f0e23a2a9ddce43cd97297" title="Device information structure.">devAt91Emac</a> = {
<a name="l01041"></a>01041     0,                          
<a name="l01042"></a>01042     {<span class="charliteral">'e'</span>, <span class="charliteral">'t'</span>, <span class="charliteral">'h'</span>, <span class="charliteral">'0'</span>, 0, 0, 0, 0, 0},        
<a name="l01043"></a>01043     <a class="code" href="group__xg_device.html#ga3f88c08759f21a3a876721fd184d0ba" title="Net device.">IFTYP_NET</a>,                  
<a name="l01044"></a>01044     0,                          
<a name="l01045"></a>01045     0,                          
<a name="l01046"></a>01046     &amp;ifn_eth0,                  
<a name="l01047"></a>01047     &amp;dcb_eth0,                  
<a name="l01048"></a>01048     <a class="code" href="group__xg_nut_arch_arm_at91_emac.html#g6be0ed192d9ee72c20ce5fd64abdbf73" title="Initialize Ethernet hardware.">EmacInit</a>,                   
<a name="l01049"></a>01049     0,                          
<a name="l01050"></a>01050     0,                          
<a name="l01051"></a>01051     0,                          
<a name="l01052"></a>01052 <span class="preprocessor">#ifdef __HARVARD_ARCH__</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span>    0,                          
<a name="l01054"></a>01054 <span class="preprocessor">#endif</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>    0,                          
<a name="l01056"></a>01056     0,                          
<a name="l01057"></a>01057     0                           
<a name="l01058"></a>01058 };
<a name="l01059"></a>01059 
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
