<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1474' type='void llvm::MachineInstr::tieOperands(unsigned int DefIdx, unsigned int UseIdx)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1468'>/// Add a tie between the register operands at DefIdx and UseIdx.
  /// The tie will cause the register allocator to ensure that the two
  /// operands are assigned the same physical register.
  ///
  /// Tied operands are managed automatically for explicit operands in the
  /// MCInstrDesc. This method is for exceptional cases like inline asm.</doc>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='522' u='c' c='_ZN12_GLOBAL__N_115StatepointState17rewriteStatepointEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='475' u='c' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='173' u='c' c='_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='895' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1485' u='c' c='_ZN12_GLOBAL__N_18MIParser18assignRegisterTiesERN4llvm12MachineInstrENS1_8ArrayRefINS_20ParsedMachineOperandEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='291' u='c' c='_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1092' ll='1114' type='void llvm::MachineInstr::tieOperands(unsigned int DefIdx, unsigned int UseIdx)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1080'>/// tieOperands - Mark operands at DefIdx and UseIdx as tied to each other.
///
/// Use and def operands can be tied together, indicated by a non-zero TiedTo
/// field. TiedTo can have these values:
///
/// 0:              Operand is not tied to anything.
/// 1 to TiedMax-1: Tied to getOperand(TiedTo-1).
/// TiedMax:        Tied to an operand &gt;= TiedMax-1.
///
/// The tied def must be one of the first TiedMax operands on a normal
/// instruction. INLINEASM instructions allow more tied defs.
///</doc>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='995' u='c' c='_ZN4llvm22ModuloScheduleExpander10cloneInstrEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1051' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1222' u='c' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='556' u='c' c='_ZL14foldPatchpointRN4llvm15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEEiRKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1183' u='c' c='_ZNK4llvm18TargetLoweringBase14emitPatchPointERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1874' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2850' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2868' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='160' u='c' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='862' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1748' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1782' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='1127' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='376' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='673' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2377' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11353' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='523' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='534' u='c' c='_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='168' u='c' c='_ZNK4llvm16SystemZInstrInfo15expandRIEPseudoERNS_12MachineInstrEjjj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='665' u='c' c='_ZNK4llvm16SystemZInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_118SystemZPostRewrite8selectMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='70' u='c' c='_ZL14tieOpsIfNeededRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='366' u='c' c='_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='487' u='c' c='_ZN12_GLOBAL__N_115X86ExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
