#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 16 23:25:51 2023
# Process ID: 4148
# Current directory: D:/csw/Desk/CS202/CPU/simple-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13832 D:\csw\Desk\CS202\CPU\simple-cpu\cpu\cpu.xpr
# Log file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/vivado.log
# Journal file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/csw/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/csw/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/IMem.mif'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/sim/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HWAssistant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol clkout_o, assumed default net type wire [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_ego1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/csw/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto da155866ffcc4466bc82b15d191e25bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_7seg_ego1
Compiling module xil_defaultlib.refresh_seg_led
Compiling module xil_defaultlib.HWAssistant
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.IDecoder
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top.ifetch.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top.dmemory.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 835.543 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/csw/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/IMem.mif'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/sim/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HWAssistant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_ego1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/csw/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto da155866ffcc4466bc82b15d191e25bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_7seg_ego1
Compiling module xil_defaultlib.refresh_seg_led
Compiling module xil_defaultlib.HWAssistant
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.IDecoder
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top.ifetch.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top.dmemory.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 882.820 ; gain = 1.934
reset_run IMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1

launch_runs IMem_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IMem'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP IMem, cache-ID = 464842847665bcdc; cache size = 4.090 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci' is already up-to-date
[Tue May 16 23:34:21 2023] Launched IMem_synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1/runme.log
wait_on_run IMem_synth_1
[Tue May 16 23:34:21 2023] Waiting for IMem_synth_1 to finish...
[Tue May 16 23:34:26 2023] Waiting for IMem_synth_1 to finish...
[Tue May 16 23:34:31 2023] Waiting for IMem_synth_1 to finish...

*** Running vivado
    with args -log IMem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IMem.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source IMem.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP IMem, cache-ID = 464842847665bcdc.
INFO: [Common 17-206] Exiting Vivado at Tue May 16 23:34:27 2023...
[Tue May 16 23:34:31 2023] IMem_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 907.922 ; gain = 0.000
generate_target all [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'RAM'.
INFO: [Common 17-681] Processing pending cancel.
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs RAM_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = 19b747998db0f18d; cache size = 4.090 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Tue May 16 23:34:35 2023] Launched RAM_synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/RAM_synth_1/runme.log
wait_on_run RAM_synth_1
[Tue May 16 23:34:35 2023] Waiting for RAM_synth_1 to finish...
[Tue May 16 23:34:40 2023] Waiting for RAM_synth_1 to finish...
[Tue May 16 23:34:45 2023] Waiting for RAM_synth_1 to finish...

*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP RAM, cache-ID = 19b747998db0f18d.
INFO: [Common 17-206] Exiting Vivado at Tue May 16 23:34:41 2023...
[Tue May 16 23:34:45 2023] RAM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 907.922 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.344 ; gain = 109.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'HWAssistant' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:23]
INFO: [Synth 8-638] synthesizing module 'refresh_seg_led' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:23]
	Parameter period bound to: 200000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:100]
WARNING: [Synth 8-567] referenced signal 'bcd_out' should be on the sensitivity list [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:100]
INFO: [Synth 8-638] synthesizing module 'light_7seg_ego1' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v:3]
INFO: [Synth 8-256] done synthesizing module 'light_7seg_ego1' (1#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v:3]
INFO: [Synth 8-256] done synthesizing module 'refresh_seg_led' (2#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:23]
WARNING: [Synth 8-3848] Net result_led in module/entity HWAssistant does not have driver. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:33]
INFO: [Synth 8-256] done synthesizing module 'HWAssistant' (3#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'bcd_o' does not match port width (32) of module 'HWAssistant' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:90]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (4#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'IMem' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/IMem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMem' (6#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/IMem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (7#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:122]
WARNING: [Synth 8-3848] Net block_s in module/entity Controller does not have driver. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:28]
INFO: [Synth 8-256] done synthesizing module 'Controller' (8#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'IDecoder' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDecoder' (9#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'DMemory' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/.Xil/Vivado-4148-LAPTOP-IFRFTT91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMemory' (12#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (13#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v:23]
WARNING: [Synth 8-3848] Net error_led in module/entity Top does not have driver. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:29]
INFO: [Synth 8-256] done synthesizing module 'Top' (14#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design DMemory has unconnected port MemRead
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[31]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[30]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[29]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[28]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[27]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[26]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[25]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[24]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[23]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[22]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[21]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[20]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[19]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[18]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[17]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[16]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[1]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port block_s
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[31]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[30]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[29]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[28]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[27]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[26]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[25]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[24]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[23]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[22]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[21]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[20]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[19]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[18]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[17]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[16]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[1]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[0]
WARNING: [Synth 8-3331] design HWAssistant has unconnected port result_led
WARNING: [Synth 8-3331] design Top has unconnected port error_led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.777 ; gain = 172.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.777 ; gain = 172.855
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpu_clock'
INFO: [Project 1-454] Reading design checkpoint 'd:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.dcp' for cell 'ifetch/ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmemory/ram'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpu_clock/inst'
Finished Parsing XDC File [d:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpu_clock/inst'
Parsing XDC File [d:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpu_clock/inst'
Finished Parsing XDC File [d:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpu_clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc]
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.406 ; gain = 524.484
43 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.406 ; gain = 524.484
place_ports block_led F6
set_property package_pin "" [get_ports [list  confirm_button]]
set_property IOSTANDARD LVCMOS33 [get_ports [list block_led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list confirm_button]]
place_ports confirm_button R15
place_ports {data_switch[0]} R1
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[0]}]]
place_ports {data_switch[1]} N4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[1]}]]
place_ports {data_switch[2]} M4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[2]}]]
place_ports {data_switch[3]} R2
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[3]}]]
place_ports {data_switch[4]} P2
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[4]}]]
place_ports {data_switch[5]} P3
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[5]}]]
place_ports {data_switch[6]} P4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[6]}]]
place_ports {data_switch[7]} P5
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[7]}]]
place_ports error_led G4
set_property IOSTANDARD LVCMOS33 [get_ports [list error_led]]
place_ports hard_ware_rst T5
set_property IOSTANDARD LVCMOS33 [get_ports [list hard_ware_rst]]
set_property package_pin "" [get_ports [list  result_led]]
set_property package_pin "" [get_ports [list  {seg_en[0]}]]
place_ports result_led G3
set_property IOSTANDARD LVCMOS33 [get_ports [list result_led]]
place_ports {seg_en[0]} G6
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[0]}]]
place_ports {seg_en[1]} E1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[1]}]]
place_ports {seg_en[2]} F1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[2]}]]
place_ports {seg_en[3]} G1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[3]}]]
place_ports {seg_en[4]} H1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[4]}]]
place_ports {seg_en[5]} C1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[5]}]]
place_ports {seg_en[6]} C2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[6]}]]
place_ports {seg_en[7]} G2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[7]}]]
place_ports {seg_out0[0]} D5
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[0]}]]
place_ports {seg_out0[1]} B2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[1]}]]
place_ports {seg_out0[2]} B3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[2]}]]
place_ports {seg_out0[3]} A1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[3]}]]
place_ports {seg_out0[4]} B1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[4]}]]
place_ports {seg_out0[5]} A3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[5]}]]
place_ports {seg_out0[6]} A4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[6]}]]
place_ports {seg_out0[7]} B4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[7]}]]
place_ports {seg_out1[0]} H2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[0]}]]
place_ports {seg_out1[1]} D2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[1]}]]
place_ports {seg_out1[2]} E2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[2]}]]
place_ports {seg_out1[3]} F3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[3]}]]
place_ports {seg_out1[4]} F4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[4]}]]
place_ports {seg_out1[5]} D3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[5]}]]
place_ports {seg_out1[6]} E3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[6]}]]
place_ports {seg_out1[7]} D4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[7]}]]
set_property target_constrs_file D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 23:51:08 2023] Launched synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/runme.log
[Tue May 16 23:51:08 2023] Launched impl_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Tue May 16 23:58:24 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 16 23:58:37 2023] Launched cpuclk_synth_1, synth_1...
Run output will be captured here:
cpuclk_synth_1: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/cpuclk_synth_1/runme.log
synth_1: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/runme.log
[Tue May 16 23:58:37 2023] Launched impl_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sim_1/new/sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sim_1/new/sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sim_1/new/sim.v:]
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 17 00:16:28 2023] Launched synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/runme.log
[Wed May 17 00:16:28 2023] Launched impl_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = 19b747998db0f18d; cache size = 4.162 MB.
catch { [ delete_ip_run [get_ips -all RAM] ] }
INFO: [Project 1-386] Moving file 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IMem'...
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
reset_run IMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1

launch_runs -jobs 8 IMem_synth_1
[Wed May 17 00:17:06 2023] Launched IMem_synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run IMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/csw/Desk/CS202/CPU/simple-cpu/coe/prgmip32.coe}] [get_ips IMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/csw/Desk/CS202/CPU/simple-cpu/coe/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/prgmip32.coe'
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IMem'...
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 IMem_synth_1
[Wed May 17 00:19:22 2023] Launched IMem_synth_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Wed May 17 00:20:23 2023] Launched IMem_synth_1, synth_1...
Run output will be captured here:
IMem_synth_1: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/IMem_synth_1/runme.log
synth_1: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/runme.log
[Wed May 17 00:20:23 2023] Launched impl_1...
Run output will be captured here: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 00:27:55 2023...
