# Reading pref.tcl
# do downEdge_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {downEdge.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:51:09 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." downEdge.vo 
# -- Compiling module downEdge
# -- Compiling module hard_block
# 
# Top level modules:
# 	downEdge
# End time: 01:51:10 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim {/share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim/downEdge.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:51:10 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim" /share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim/downEdge.vt 
# -- Compiling module downEdge_vlg_tst
# 
# Top level modules:
# 	downEdge_vlg_tst
# End time: 01:51:11 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 01:51:11 on Nov 14,2023
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclone10lp
#             //vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim/gate_work
#             //vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/downEdge/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./downEdge_run_msim_gate_verilog.do PAUSED at line 12
vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.downEdge_vlg_tst
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=""+acc"" gate_work.downEdge_vlg_tst 
# Start time: 01:51:11 on Nov 14,2023
# Loading work.downEdge_vlg_tst
# Loading work.downEdge
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_clkctrl
# Loading cyclone10lp_ver.cyclone10lp_mux41
# Loading cyclone10lp_ver.cyclone10lp_ena_reg
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
add wave -position end  sim:/downEdge_vlg_tst/CLK
add wave -position end  sim:/downEdge_vlg_tst/down
add wave -position end  sim:/downEdge_vlg_tst/key1
run -all
# Running testbench
# End time: 01:52:52 on Nov 14,2023, Elapsed time: 0:01:41
# Errors: 1, Warnings: 0
