#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 25 23:06:48 2021
# Process ID: 6858
# Current directory: /home/zqc/Desktop/ptech/finn/notebooks/end2end_example/test/output_tfc_w1a1_fpga/stitched_ip
# Command line: vivado finn_vivado_stitch_proj.xpr
# Log file: /home/zqc/Desktop/ptech/finn/notebooks/end2end_example/test/output_tfc_w1a1_fpga/stitched_ip/vivado.log
# Journal file: /home/zqc/Desktop/ptech/finn/notebooks/end2end_example/test/output_tfc_w1a1_fpga/stitched_ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project finn_vivado_stitch_proj.xpr
update_compile_order -fileset sources_1
add_files -fileset sim_1 -norecurse ../../testbench.sv
launch_simulation
source tb.tcl
use the command "set_property display_limit <896000> [current_wave_config]"
set_property display_limit <896000> [current_wave_config]
set_property display_limit <unsigned integer 896000> [current_wave_config]
close_sim
launch_simulation
source tb.tcl
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
reset_run finn_design_StreamingDataWidthConverter_Batch_0_0_synth_1
reset_run finn_design_ConvolutionInputGenerator_0_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_4_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_4_wstrm_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_3_wstrm_0_synth_1
reset_run finn_design_StreamingFIFO_1_0_synth_1
reset_run finn_design_FMPadding_Batch_0_0_synth_1
reset_run finn_design_StreamingFIFO_0_0_synth_1
reset_run finn_design_StreamingDataWidthConverter_Batch_1_0_synth_1
reset_run finn_design_StreamingMaxPool_Batch_0_0_synth_1
reset_run finn_design_StreamingFIFO_6_0_synth_1
reset_run finn_design_StreamingDataWidthConverter_Batch_2_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_0_wstrm_0_synth_1
reset_run finn_design_StreamingMaxPool_Batch_1_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_0_0_synth_1
reset_run finn_design_StreamingDataWidthConverter_Batch_4_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_1_wstrm_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_1_0_synth_1
reset_run finn_design_StreamingFIFO_9_0_synth_1
reset_run finn_design_StreamingDataWidthConverter_Batch_3_0_synth_1
reset_run finn_design_ConvolutionInputGenerator_1_0_synth_1
reset_run finn_design_StreamingFIFO_7_0_synth_1
reset_run finn_design_StreamingDataWidthConverter_Batch_5_0_synth_1
reset_run finn_design_StreamingFIFO_13_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_2_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_2_wstrm_0_synth_1
reset_run finn_design_StreamingFIFO_14_0_synth_1
reset_run finn_design_StreamingFCLayer_Batch_3_0_synth_1
reset_run synth_1
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
run all
open_bd_design {/home/zqc/Desktop/ptech/finn/notebooks/end2end_example/test/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd}
close_sim
