

================================================================
== Vivado HLS Report for 'img_conv_5x5'
================================================================
* Date:           Thu Feb 28 11:50:12 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z030fbv484-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1948|  1948|  1948|  1948|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1947|  1947|        33|          -|          -|    59|    no    |
        | + Loop 1.1  |    30|    30|         6|          -|          -|     5|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond)
	9  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %inptr) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %outptr) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %mask) nounwind, !map !19"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %shift) nounwind, !map !25"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @img_conv_5x5_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %shift) nounwind" [img_conv_5x5.c:19]   --->   Operation 15 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [img_conv_5x5.c:48]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%IN5_0_rec = phi i6 [ 0, %0 ], [ %p_rec, %3 ]" [img_conv_5x5.c:80]   --->   Operation 17 'phi' 'IN5_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%IN5_0_rec_cast1 = zext i6 %IN5_0_rec to i9" [img_conv_5x5.c:80]   --->   Operation 18 'zext' 'IN5_0_rec_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%IN5_0_rec_cast2 = zext i6 %IN5_0_rec to i8" [img_conv_5x5.c:80]   --->   Operation 19 'zext' 'IN5_0_rec_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%IN5_0_rec_cast17_cas = zext i6 %IN5_0_rec to i7" [img_conv_5x5.c:80]   --->   Operation 20 'zext' 'IN5_0_rec_cast17_cas' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%IN5_0_rec_cast = zext i6 %IN5_0_rec to i64" [img_conv_5x5.c:80]   --->   Operation 21 'zext' 'IN5_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%outptr_addr = getelementptr [64 x i8]* %outptr, i64 0, i64 %IN5_0_rec_cast" [img_conv_5x5.c:80]   --->   Operation 22 'getelementptr' 'outptr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 59, i64 59, i64 59) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %IN5_0_rec, -5" [img_conv_5x5.c:48]   --->   Operation 24 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%p_rec = add i6 %IN5_0_rec, 1" [img_conv_5x5.c:80]   --->   Operation 25 'add' 'p_rec' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [img_conv_5x5.c:48]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [img_conv_5x5.c:52]   --->   Operation 27 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [img_conv_5x5.c:90]   --->   Operation 28 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sum = phi i21 [ %sum_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i to i5" [img_conv_5x5.c:52]   --->   Operation 31 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [img_conv_5x5.c:52]   --->   Operation 32 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i, -3" [img_conv_5x5.c:52]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 34 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [img_conv_5x5.c:52]   --->   Operation 35 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [img_conv_5x5.c:52]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = zext i3 %i to i64" [img_conv_5x5.c:55]   --->   Operation 37 'zext' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i3 %i to i6" [img_conv_5x5.c:55]   --->   Operation 38 'zext' 'tmp_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%sum1 = add i6 %IN5_0_rec, %tmp_4_cast" [img_conv_5x5.c:55]   --->   Operation 39 'add' 'sum1' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sum1_cast = zext i6 %sum1 to i64" [img_conv_5x5.c:55]   --->   Operation 40 'zext' 'sum1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%inptr_addr = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum1_cast" [img_conv_5x5.c:55]   --->   Operation 41 'getelementptr' 'inptr_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%inptr_load = load i8* %inptr_addr, align 1" [img_conv_5x5.c:55]   --->   Operation 42 'load' 'inptr_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 -8, i3 %i)" [img_conv_5x5.c:56]   --->   Operation 43 'bitconcatenate' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.87ns)   --->   "%sum3 = add i7 %tmp1, %IN5_0_rec_cast17_cas" [img_conv_5x5.c:56]   --->   Operation 44 'add' 'sum3' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 -16, i3 %i)" [img_conv_5x5.c:57]   --->   Operation 45 'bitconcatenate' 'tmp2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.91ns)   --->   "%sum5 = add i8 %tmp2, %IN5_0_rec_cast2" [img_conv_5x5.c:57]   --->   Operation 46 'add' 'sum5' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp4 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 -32, i3 %i)" [img_conv_5x5.c:59]   --->   Operation 47 'bitconcatenate' 'tmp4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.93ns)   --->   "%sum9 = add i9 %tmp4, %IN5_0_rec_cast1" [img_conv_5x5.c:59]   --->   Operation 48 'add' 'sum9' <Predicate = (!exitcond)> <Delay = 1.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%mask_addr = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_4" [img_conv_5x5.c:61]   --->   Operation 49 'getelementptr' 'mask_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%mask_load = load i8* %mask_addr, align 1" [img_conv_5x5.c:61]   --->   Operation 50 'load' 'mask_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sum_cast = sext i21 %sum to i32" [img_conv_5x5.c:52]   --->   Operation 51 'sext' 'sum_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (4.42ns)   --->   "%sum_1 = ashr i32 %sum_cast, %shift_read" [img_conv_5x5.c:82]   --->   Operation 52 'ashr' 'sum_1' <Predicate = (exitcond)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %sum_1 to i21" [img_conv_5x5.c:82]   --->   Operation 53 'trunc' 'tmp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_1, i32 20)" [img_conv_5x5.c:84]   --->   Operation 54 'bitselect' 'tmp_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.37ns)   --->   "%p_s = select i1 %tmp_1, i21 0, i21 %tmp" [img_conv_5x5.c:84]   --->   Operation 55 'select' 'p_s' <Predicate = (exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %p_s, i32 8, i32 20)" [img_conv_5x5.c:85]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.09ns)   --->   "%icmp = icmp ne i13 %tmp_2, 0" [img_conv_5x5.c:85]   --->   Operation 57 'icmp' 'icmp' <Predicate = (exitcond)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i21 %p_s to i8" [img_conv_5x5.c:87]   --->   Operation 58 'trunc' 'tmp_13' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%inptr_load = load i8* %inptr_addr, align 1" [img_conv_5x5.c:55]   --->   Operation 59 'load' 'inptr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sum3_cast = zext i7 %sum3 to i64" [img_conv_5x5.c:56]   --->   Operation 60 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%inptr_addr_1 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum3_cast" [img_conv_5x5.c:56]   --->   Operation 61 'getelementptr' 'inptr_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%inptr_load_1 = load i8* %inptr_addr_1, align 1" [img_conv_5x5.c:56]   --->   Operation 62 'load' 'inptr_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sum5_cast = zext i8 %sum5 to i64" [img_conv_5x5.c:57]   --->   Operation 63 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%inptr_addr_2 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum5_cast" [img_conv_5x5.c:57]   --->   Operation 64 'getelementptr' 'inptr_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%inptr_load_2 = load i8* %inptr_addr_2, align 1" [img_conv_5x5.c:57]   --->   Operation 65 'load' 'inptr_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%mask_load = load i8* %mask_addr, align 1" [img_conv_5x5.c:61]   --->   Operation 66 'load' 'mask_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/1] (1.73ns)   --->   "%tmp_5 = add i4 %i_cast, 5" [img_conv_5x5.c:62]   --->   Operation 67 'add' 'tmp_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = zext i4 %tmp_5 to i64" [img_conv_5x5.c:62]   --->   Operation 68 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%mask_addr_1 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_6" [img_conv_5x5.c:62]   --->   Operation 69 'getelementptr' 'mask_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%mask_load_1 = load i8* %mask_addr_1, align 1" [img_conv_5x5.c:62]   --->   Operation 70 'load' 'mask_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%tmp_7 = add i4 %i_cast, -6" [img_conv_5x5.c:63]   --->   Operation 71 'add' 'tmp_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %tmp_7 to i64" [img_conv_5x5.c:63]   --->   Operation 72 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%mask_addr_2 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_8" [img_conv_5x5.c:63]   --->   Operation 73 'getelementptr' 'mask_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.32ns)   --->   "%mask_load_2 = load i8* %mask_addr_2, align 1" [img_conv_5x5.c:63]   --->   Operation 74 'load' 'mask_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%inptr_load_1 = load i8* %inptr_addr_1, align 1" [img_conv_5x5.c:56]   --->   Operation 75 'load' 'inptr_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%inptr_load_2 = load i8* %inptr_addr_2, align 1" [img_conv_5x5.c:57]   --->   Operation 76 'load' 'inptr_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sum7_cast1 = sext i7 %sum3 to i8" [img_conv_5x5.c:58]   --->   Operation 77 'sext' 'sum7_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sum7_cast = zext i8 %sum7_cast1 to i64" [img_conv_5x5.c:58]   --->   Operation 78 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%inptr_addr_3 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum7_cast" [img_conv_5x5.c:58]   --->   Operation 79 'getelementptr' 'inptr_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%inptr_load_3 = load i8* %inptr_addr_3, align 1" [img_conv_5x5.c:58]   --->   Operation 80 'load' 'inptr_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sum9_cast = zext i9 %sum9 to i64" [img_conv_5x5.c:59]   --->   Operation 81 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%inptr_addr_4 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum9_cast" [img_conv_5x5.c:59]   --->   Operation 82 'getelementptr' 'inptr_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%inptr_load_4 = load i8* %inptr_addr_4, align 1" [img_conv_5x5.c:59]   --->   Operation 83 'load' 'inptr_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 84 [1/2] (2.32ns)   --->   "%mask_load_1 = load i8* %mask_addr_1, align 1" [img_conv_5x5.c:62]   --->   Operation 84 'load' 'mask_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%mask_load_2 = load i8* %mask_addr_2, align 1" [img_conv_5x5.c:63]   --->   Operation 85 'load' 'mask_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 86 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %i_cast1, 15" [img_conv_5x5.c:64]   --->   Operation 86 'add' 'tmp_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %tmp_9 to i64" [img_conv_5x5.c:64]   --->   Operation 87 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mask_addr_3 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_s" [img_conv_5x5.c:64]   --->   Operation 88 'getelementptr' 'mask_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.32ns)   --->   "%mask_load_3 = load i8* %mask_addr_3, align 1" [img_conv_5x5.c:64]   --->   Operation 89 'load' 'mask_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 90 [1/1] (1.78ns)   --->   "%tmp_10 = add i5 %i_cast1, -12" [img_conv_5x5.c:65]   --->   Operation 90 'add' 'tmp_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %tmp_10 to i64" [img_conv_5x5.c:65]   --->   Operation 91 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mask_addr_4 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_11" [img_conv_5x5.c:65]   --->   Operation 92 'getelementptr' 'mask_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%mask_load_4 = load i8* %mask_addr_4, align 1" [img_conv_5x5.c:65]   --->   Operation 93 'load' 'mask_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.99>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%inptr_load_3 = load i8* %inptr_addr_3, align 1" [img_conv_5x5.c:58]   --->   Operation 94 'load' 'inptr_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%inptr_load_4 = load i8* %inptr_addr_4, align 1" [img_conv_5x5.c:59]   --->   Operation 95 'load' 'inptr_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/2] (2.32ns)   --->   "%mask_load_3 = load i8* %mask_addr_3, align 1" [img_conv_5x5.c:64]   --->   Operation 96 'load' 'mask_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 97 [1/2] (2.32ns)   --->   "%mask_load_4 = load i8* %mask_addr_4, align 1" [img_conv_5x5.c:65]   --->   Operation 97 'load' 'mask_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i8 %inptr_load to i16" [img_conv_5x5.c:67]   --->   Operation 98 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i8 %mask_load to i16" [img_conv_5x5.c:67]   --->   Operation 99 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.17ns)   --->   "%sum00 = mul i16 %tmp_12_cast, %tmp_13_cast" [img_conv_5x5.c:67]   --->   Operation 100 'mul' 'sum00' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sum00_cast = sext i16 %sum00 to i17" [img_conv_5x5.c:67]   --->   Operation 101 'sext' 'sum00_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %inptr_load_1 to i16" [img_conv_5x5.c:68]   --->   Operation 102 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i8 %mask_load_1 to i16" [img_conv_5x5.c:68]   --->   Operation 103 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%sum11 = mul i16 %tmp_14_cast, %tmp_15_cast" [img_conv_5x5.c:68]   --->   Operation 104 'mul' 'sum11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%sum11_cast = sext i16 %sum11 to i17" [img_conv_5x5.c:68]   --->   Operation 105 'sext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i8 %inptr_load_3 to i16" [img_conv_5x5.c:70]   --->   Operation 106 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i8 %mask_load_3 to i16" [img_conv_5x5.c:70]   --->   Operation 107 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (4.17ns)   --->   "%sum33 = mul i16 %tmp_18_cast, %tmp_19_cast" [img_conv_5x5.c:70]   --->   Operation 108 'mul' 'sum33' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp7 = add i17 %sum00_cast, %sum11_cast" [img_conv_5x5.c:73]   --->   Operation 109 'add' 'tmp7' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 11.0>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i8 %inptr_load_2 to i16" [img_conv_5x5.c:69]   --->   Operation 110 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i8 %mask_load_2 to i16" [img_conv_5x5.c:69]   --->   Operation 111 'sext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%sum22 = mul i16 %tmp_16_cast, %tmp_17_cast" [img_conv_5x5.c:69]   --->   Operation 112 'mul' 'sum22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node tmp8)   --->   "%sum22_cast = sext i16 %sum22 to i18" [img_conv_5x5.c:69]   --->   Operation 113 'sext' 'sum22_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%sum33_cast = sext i16 %sum33 to i17" [img_conv_5x5.c:70]   --->   Operation 114 'sext' 'sum33_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i8 %inptr_load_4 to i16" [img_conv_5x5.c:71]   --->   Operation 115 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i8 %mask_load_4 to i16" [img_conv_5x5.c:71]   --->   Operation 116 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%sum44 = mul i16 %tmp_20_cast, %tmp_21_cast" [img_conv_5x5.c:71]   --->   Operation 117 'mul' 'sum44' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into DSP with root node tmp9)   --->   "%sum44_cast = sext i16 %sum44 to i17" [img_conv_5x5.c:71]   --->   Operation 118 'sext' 'sum44_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp9 = add i17 %sum33_cast, %sum44_cast" [img_conv_5x5.c:73]   --->   Operation 119 'add' 'tmp9' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i17 %tmp9 to i18" [img_conv_5x5.c:73]   --->   Operation 120 'sext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp8 = add i18 %tmp9_cast, %sum22_cast" [img_conv_5x5.c:73]   --->   Operation 121 'add' 'tmp8' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i17 %tmp7 to i19" [img_conv_5x5.c:73]   --->   Operation 122 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i18 %tmp8 to i19" [img_conv_5x5.c:73]   --->   Operation 123 'sext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.13ns)   --->   "%tmp_12 = add i19 %tmp8_cast, %tmp7_cast" [img_conv_5x5.c:73]   --->   Operation 124 'add' 'tmp_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_cast = sext i19 %tmp_12 to i21" [img_conv_5x5.c:73]   --->   Operation 125 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (2.22ns)   --->   "%sum_2 = add i21 %sum, %p_cast" [img_conv_5x5.c:73]   --->   Operation 126 'add' 'sum_2' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader" [img_conv_5x5.c:52]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.69>
ST_9 : Operation 128 [1/1] (1.37ns)   --->   "%tmp_3 = select i1 %icmp, i8 -1, i8 %tmp_13" [img_conv_5x5.c:87]   --->   Operation 128 'select' 'tmp_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (2.32ns)   --->   "store i8 %tmp_3, i8* %outptr_addr, align 1" [img_conv_5x5.c:87]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br label %1" [img_conv_5x5.c:48]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ outptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10          (specbitsmap      ) [ 0000000000]
StgValue_11          (specbitsmap      ) [ 0000000000]
StgValue_12          (specbitsmap      ) [ 0000000000]
StgValue_13          (specbitsmap      ) [ 0000000000]
StgValue_14          (spectopmodule    ) [ 0000000000]
shift_read           (read             ) [ 0011111111]
StgValue_16          (br               ) [ 0111111111]
IN5_0_rec            (phi              ) [ 0011111110]
IN5_0_rec_cast1      (zext             ) [ 0001111110]
IN5_0_rec_cast2      (zext             ) [ 0001111110]
IN5_0_rec_cast17_cas (zext             ) [ 0001111110]
IN5_0_rec_cast       (zext             ) [ 0000000000]
outptr_addr          (getelementptr    ) [ 0001111111]
empty                (speclooptripcount) [ 0000000000]
exitcond2            (icmp             ) [ 0011111111]
p_rec                (add              ) [ 0111111111]
StgValue_26          (br               ) [ 0000000000]
StgValue_27          (br               ) [ 0011111111]
StgValue_28          (ret              ) [ 0000000000]
sum                  (phi              ) [ 0001111110]
i                    (phi              ) [ 0001000000]
i_cast1              (zext             ) [ 0000110000]
i_cast               (zext             ) [ 0000100000]
exitcond             (icmp             ) [ 0011111111]
empty_4              (speclooptripcount) [ 0000000000]
i_1                  (add              ) [ 0011111111]
StgValue_36          (br               ) [ 0000000000]
tmp_4                (zext             ) [ 0000000000]
tmp_4_cast           (zext             ) [ 0000000000]
sum1                 (add              ) [ 0000000000]
sum1_cast            (zext             ) [ 0000000000]
inptr_addr           (getelementptr    ) [ 0000100000]
tmp1                 (bitconcatenate   ) [ 0000000000]
sum3                 (add              ) [ 0000110000]
tmp2                 (bitconcatenate   ) [ 0000000000]
sum5                 (add              ) [ 0000100000]
tmp4                 (bitconcatenate   ) [ 0000000000]
sum9                 (add              ) [ 0000110000]
mask_addr            (getelementptr    ) [ 0000100000]
sum_cast             (sext             ) [ 0000000000]
sum_1                (ashr             ) [ 0000000000]
tmp                  (trunc            ) [ 0000000000]
tmp_1                (bitselect        ) [ 0000000000]
p_s                  (select           ) [ 0000000000]
tmp_2                (partselect       ) [ 0000000000]
icmp                 (icmp             ) [ 0000000001]
tmp_13               (trunc            ) [ 0000000001]
inptr_load           (load             ) [ 0000011000]
sum3_cast            (zext             ) [ 0000000000]
inptr_addr_1         (getelementptr    ) [ 0000010000]
sum5_cast            (zext             ) [ 0000000000]
inptr_addr_2         (getelementptr    ) [ 0000010000]
mask_load            (load             ) [ 0000011000]
tmp_5                (add              ) [ 0000000000]
tmp_6                (zext             ) [ 0000000000]
mask_addr_1          (getelementptr    ) [ 0000010000]
tmp_7                (add              ) [ 0000000000]
tmp_8                (zext             ) [ 0000000000]
mask_addr_2          (getelementptr    ) [ 0000010000]
inptr_load_1         (load             ) [ 0000001000]
inptr_load_2         (load             ) [ 0000001100]
sum7_cast1           (sext             ) [ 0000000000]
sum7_cast            (zext             ) [ 0000000000]
inptr_addr_3         (getelementptr    ) [ 0000001000]
sum9_cast            (zext             ) [ 0000000000]
inptr_addr_4         (getelementptr    ) [ 0000001000]
mask_load_1          (load             ) [ 0000001000]
mask_load_2          (load             ) [ 0000001100]
tmp_9                (add              ) [ 0000000000]
tmp_s                (zext             ) [ 0000000000]
mask_addr_3          (getelementptr    ) [ 0000001000]
tmp_10               (add              ) [ 0000000000]
tmp_11               (zext             ) [ 0000000000]
mask_addr_4          (getelementptr    ) [ 0000001000]
inptr_load_3         (load             ) [ 0000000000]
inptr_load_4         (load             ) [ 0000000100]
mask_load_3          (load             ) [ 0000000000]
mask_load_4          (load             ) [ 0000000100]
tmp_12_cast          (zext             ) [ 0000000000]
tmp_13_cast          (sext             ) [ 0000000000]
sum00                (mul              ) [ 0000000000]
sum00_cast           (sext             ) [ 0000000000]
tmp_14_cast          (zext             ) [ 0000000000]
tmp_15_cast          (sext             ) [ 0000000000]
sum11                (mul              ) [ 0000000000]
sum11_cast           (sext             ) [ 0000000000]
tmp_18_cast          (zext             ) [ 0000000000]
tmp_19_cast          (sext             ) [ 0000000000]
sum33                (mul              ) [ 0000000100]
tmp7                 (add              ) [ 0000000110]
tmp_16_cast          (zext             ) [ 0000000000]
tmp_17_cast          (sext             ) [ 0000000000]
sum22                (mul              ) [ 0000000000]
sum22_cast           (sext             ) [ 0000000000]
sum33_cast           (sext             ) [ 0000000000]
tmp_20_cast          (zext             ) [ 0000000000]
tmp_21_cast          (sext             ) [ 0000000000]
sum44                (mul              ) [ 0000000000]
sum44_cast           (sext             ) [ 0000000000]
tmp9                 (add              ) [ 0000000000]
tmp9_cast            (sext             ) [ 0000000000]
tmp8                 (add              ) [ 0000000010]
tmp7_cast            (sext             ) [ 0000000000]
tmp8_cast            (sext             ) [ 0000000000]
tmp_12               (add              ) [ 0000000000]
p_cast               (sext             ) [ 0000000000]
sum_2                (add              ) [ 0011111111]
StgValue_127         (br               ) [ 0011111111]
tmp_3                (select           ) [ 0000000000]
StgValue_129         (store            ) [ 0000000000]
StgValue_130         (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inptr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outptr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_conv_5x5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="shift_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="outptr_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outptr_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="inptr_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="1"/>
<pin id="127" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inptr_load/3 inptr_load_1/4 inptr_load_2/4 inptr_load_3/5 inptr_load_4/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mask_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="1"/>
<pin id="147" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_load/3 mask_load_1/4 mask_load_2/4 mask_load_3/5 mask_load_4/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="inptr_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_1/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="inptr_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_2/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mask_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_1/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mask_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_2/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="inptr_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_3/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="inptr_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_4/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mask_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_3/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mask_addr_4_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_4/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_129_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="2"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="IN5_0_rec_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN5_0_rec (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="IN5_0_rec_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IN5_0_rec/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="sum_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="21" slack="1"/>
<pin id="200" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="sum_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="21" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inptr_load inptr_load_4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mask_load mask_load_4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="IN5_0_rec_cast1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN5_0_rec_cast1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="IN5_0_rec_cast2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN5_0_rec_cast2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="IN5_0_rec_cast17_cas_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN5_0_rec_cast17_cas/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="IN5_0_rec_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN5_0_rec_cast/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_rec_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_cast1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="1"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sum1_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sum3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="1"/>
<pin id="309" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sum5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="1"/>
<pin id="322" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sum9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="1"/>
<pin id="335" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sum_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="21" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sum_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="21" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="21" slack="0"/>
<pin id="362" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="21" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_13_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="21" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sum3_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sum5_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="1"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sum7_cast1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="2"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum7_cast1/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sum7_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sum9_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="2"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="2"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_10_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="2"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_11_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_12_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_13_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sum00_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sum00/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sum00_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum00_cast/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_14_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_15_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_18_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_19_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sum33_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sum33/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_16_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="2"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_17_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sum33_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum33_cast/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_20_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_21_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp9_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="17" slack="0"/>
<pin id="503" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_cast/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp7_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="2"/>
<pin id="506" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp8_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="1"/>
<pin id="509" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_12_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="0"/>
<pin id="512" dir="0" index="1" bw="17" slack="0"/>
<pin id="513" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="0"/>
<pin id="518" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sum_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="21" slack="5"/>
<pin id="522" dir="0" index="1" bw="19" slack="0"/>
<pin id="523" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="1"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="533" class="1007" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="0" index="2" bw="16" slack="0"/>
<pin id="537" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum11/6 sum11_cast/6 tmp7/6 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="0" index="2" bw="17" slack="0"/>
<pin id="545" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum22/7 sum22_cast/7 tmp8/7 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum44/7 sum44_cast/7 tmp9/7 "/>
</bind>
</comp>

<comp id="558" class="1005" name="shift_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="2"/>
<pin id="560" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="IN5_0_rec_cast1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IN5_0_rec_cast1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="IN5_0_rec_cast2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IN5_0_rec_cast2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="IN5_0_rec_cast17_cas_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="1"/>
<pin id="575" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="IN5_0_rec_cast17_cas "/>
</bind>
</comp>

<comp id="578" class="1005" name="outptr_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="2"/>
<pin id="580" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outptr_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_rec_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="591" class="1005" name="i_cast1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="2"/>
<pin id="593" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_cast_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="1"/>
<pin id="599" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="inptr_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="11" slack="1"/>
<pin id="613" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="sum3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="1"/>
<pin id="618" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sum5_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum5 "/>
</bind>
</comp>

<comp id="627" class="1005" name="sum9_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="2"/>
<pin id="629" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sum9 "/>
</bind>
</comp>

<comp id="632" class="1005" name="mask_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_13_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="647" class="1005" name="inptr_addr_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="inptr_addr_2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="1"/>
<pin id="654" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="mask_addr_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="mask_addr_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="inptr_load_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inptr_load_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="inptr_load_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="2"/>
<pin id="674" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inptr_load_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="inptr_addr_3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="1"/>
<pin id="679" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="inptr_addr_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="1"/>
<pin id="684" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="mask_load_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mask_load_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="mask_load_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="2"/>
<pin id="694" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mask_load_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="mask_addr_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="mask_addr_4_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_4 "/>
</bind>
</comp>

<comp id="707" class="1005" name="sum33_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum33 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp7_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="17" slack="2"/>
<pin id="714" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp8_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="18" slack="1"/>
<pin id="719" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="722" class="1005" name="sum_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="21" slack="1"/>
<pin id="724" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="90" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="103" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="190" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="190" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="190" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="190" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="250"><net_src comp="190" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="190" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="214" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="214" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="214" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="214" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="214" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="286"><net_src comp="214" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="186" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="214" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="214" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="214" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="202" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="346" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="358" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="449"><net_src comp="221" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="225" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="446" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="473"><net_src comp="90" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="103" pin="7"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="496"><net_src comp="221" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="225" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="198" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="538"><net_src comp="464" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="467" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="460" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="484" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="487" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="501" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="493" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="497" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="490" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="561"><net_src comp="70" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="566"><net_src comp="229" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="571"><net_src comp="233" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="576"><net_src comp="237" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="581"><net_src comp="76" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="589"><net_src comp="252" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="594"><net_src comp="258" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="600"><net_src comp="262" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="609"><net_src comp="272" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="614"><net_src comp="83" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="619"><net_src comp="306" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="625"><net_src comp="319" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="630"><net_src comp="332" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="635"><net_src comp="96" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="640"><net_src comp="376" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="645"><net_src comp="382" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="650"><net_src comp="109" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="655"><net_src comp="117" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="660"><net_src comp="129" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="665"><net_src comp="137" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="670"><net_src comp="90" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="675"><net_src comp="90" pin="7"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="680"><net_src comp="149" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="685"><net_src comp="157" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="690"><net_src comp="103" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="695"><net_src comp="103" pin="7"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="700"><net_src comp="165" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="705"><net_src comp="173" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="710"><net_src comp="478" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="715"><net_src comp="533" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="720"><net_src comp="541" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="725"><net_src comp="520" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outptr | {9 }
 - Input state : 
	Port: img_conv_5x5 : inptr | {3 4 5 6 }
	Port: img_conv_5x5 : mask | {3 4 5 6 }
	Port: img_conv_5x5 : shift | {1 }
  - Chain level:
	State 1
	State 2
		IN5_0_rec_cast1 : 1
		IN5_0_rec_cast2 : 1
		IN5_0_rec_cast17_cas : 1
		IN5_0_rec_cast : 1
		outptr_addr : 2
		exitcond2 : 1
		p_rec : 1
		StgValue_26 : 2
	State 3
		i_cast1 : 1
		i_cast : 1
		exitcond : 1
		i_1 : 1
		StgValue_36 : 2
		tmp_4 : 1
		tmp_4_cast : 1
		sum1 : 2
		sum1_cast : 3
		inptr_addr : 4
		inptr_load : 5
		tmp1 : 1
		sum3 : 2
		tmp2 : 1
		sum5 : 2
		tmp4 : 1
		sum9 : 2
		mask_addr : 2
		mask_load : 3
		sum_cast : 1
		sum_1 : 2
		tmp : 3
		tmp_1 : 3
		p_s : 4
		tmp_2 : 5
		icmp : 6
		tmp_13 : 5
	State 4
		inptr_addr_1 : 1
		inptr_load_1 : 2
		inptr_addr_2 : 1
		inptr_load_2 : 2
		tmp_6 : 1
		mask_addr_1 : 2
		mask_load_1 : 3
		tmp_8 : 1
		mask_addr_2 : 2
		mask_load_2 : 3
	State 5
		sum7_cast : 1
		inptr_addr_3 : 2
		inptr_load_3 : 3
		inptr_addr_4 : 1
		inptr_load_4 : 2
		tmp_s : 1
		mask_addr_3 : 2
		mask_load_3 : 3
		tmp_11 : 1
		mask_addr_4 : 2
		mask_load_4 : 3
	State 6
		sum00 : 1
		sum00_cast : 2
		sum11 : 1
		sum11_cast : 2
		tmp_18_cast : 1
		tmp_19_cast : 1
		sum33 : 2
		tmp7 : 3
	State 7
		sum22 : 1
		sum22_cast : 2
		sum44 : 1
		sum44_cast : 2
		tmp9 : 3
		tmp9_cast : 4
		tmp8 : 5
	State 8
		tmp_12 : 1
		p_cast : 2
		sum_2 : 3
	State 9
		StgValue_129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         p_rec_fu_252        |    0    |    0    |    15   |
|          |          i_1_fu_272         |    0    |    0    |    12   |
|          |         sum1_fu_287         |    0    |    0    |    15   |
|          |         sum3_fu_306         |    0    |    0    |    15   |
|          |         sum5_fu_319         |    0    |    0    |    15   |
|    add   |         sum9_fu_332         |    0    |    0    |    16   |
|          |         tmp_5_fu_394        |    0    |    0    |    13   |
|          |         tmp_7_fu_404        |    0    |    0    |    13   |
|          |         tmp_9_fu_426        |    0    |    0    |    15   |
|          |        tmp_10_fu_436        |    0    |    0    |    15   |
|          |        tmp_12_fu_510        |    0    |    0    |    25   |
|          |         sum_2_fu_520        |    0    |    0    |    28   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |         sum_1_fu_341        |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         sum00_fu_454        |    0    |    0    |    41   |
|          |         sum33_fu_478        |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond2_fu_246      |    0    |    0    |    11   |
|   icmp   |       exitcond_fu_266       |    0    |    0    |    9    |
|          |         icmp_fu_376         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|  select  |          p_s_fu_358         |    0    |    0    |    21   |
|          |         tmp_3_fu_526        |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_533         |    1    |    0    |    0    |
|  muladd  |          grp_fu_541         |    1    |    0    |    0    |
|          |          grp_fu_549         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |    shift_read_read_fu_70    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    IN5_0_rec_cast1_fu_229   |    0    |    0    |    0    |
|          |    IN5_0_rec_cast2_fu_233   |    0    |    0    |    0    |
|          | IN5_0_rec_cast17_cas_fu_237 |    0    |    0    |    0    |
|          |    IN5_0_rec_cast_fu_241    |    0    |    0    |    0    |
|          |        i_cast1_fu_258       |    0    |    0    |    0    |
|          |        i_cast_fu_262        |    0    |    0    |    0    |
|          |         tmp_4_fu_278        |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_283      |    0    |    0    |    0    |
|          |       sum1_cast_fu_293      |    0    |    0    |    0    |
|          |       sum3_cast_fu_386      |    0    |    0    |    0    |
|   zext   |       sum5_cast_fu_390      |    0    |    0    |    0    |
|          |         tmp_6_fu_399        |    0    |    0    |    0    |
|          |         tmp_8_fu_409        |    0    |    0    |    0    |
|          |       sum7_cast_fu_417      |    0    |    0    |    0    |
|          |       sum9_cast_fu_422      |    0    |    0    |    0    |
|          |         tmp_s_fu_431        |    0    |    0    |    0    |
|          |        tmp_11_fu_441        |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_446     |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_464     |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_470     |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_484     |    0    |    0    |    0    |
|          |      tmp_20_cast_fu_493     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp1_fu_298         |    0    |    0    |    0    |
|bitconcatenate|         tmp2_fu_311         |    0    |    0    |    0    |
|          |         tmp4_fu_324         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sum_cast_fu_337       |    0    |    0    |    0    |
|          |      sum7_cast1_fu_414      |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_450     |    0    |    0    |    0    |
|          |      sum00_cast_fu_460      |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_467     |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_474     |    0    |    0    |    0    |
|   sext   |      tmp_17_cast_fu_487     |    0    |    0    |    0    |
|          |      sum33_cast_fu_490      |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_497     |    0    |    0    |    0    |
|          |       tmp9_cast_fu_501      |    0    |    0    |    0    |
|          |       tmp7_cast_fu_504      |    0    |    0    |    0    |
|          |       tmp8_cast_fu_507      |    0    |    0    |    0    |
|          |        p_cast_fu_516        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_346         |    0    |    0    |    0    |
|          |        tmp_13_fu_382        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_1_fu_350        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_2_fu_366        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   442   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|IN5_0_rec_cast17_cas_reg_573|    7   |
|   IN5_0_rec_cast1_reg_563  |    9   |
|   IN5_0_rec_cast2_reg_568  |    8   |
|      IN5_0_rec_reg_186     |    6   |
|         i_1_reg_606        |    3   |
|       i_cast1_reg_591      |    5   |
|       i_cast_reg_597       |    4   |
|          i_reg_210         |    3   |
|        icmp_reg_637        |    1   |
|    inptr_addr_1_reg_647    |   11   |
|    inptr_addr_2_reg_652    |   11   |
|    inptr_addr_3_reg_677    |   11   |
|    inptr_addr_4_reg_682    |   11   |
|     inptr_addr_reg_611     |   11   |
|    inptr_load_1_reg_667    |    8   |
|    inptr_load_2_reg_672    |    8   |
|     mask_addr_1_reg_657    |    5   |
|     mask_addr_2_reg_662    |    5   |
|     mask_addr_3_reg_697    |    5   |
|     mask_addr_4_reg_702    |    5   |
|      mask_addr_reg_632     |    5   |
|     mask_load_1_reg_687    |    8   |
|     mask_load_2_reg_692    |    8   |
|     outptr_addr_reg_578    |    6   |
|        p_rec_reg_586       |    6   |
|           reg_221          |    8   |
|           reg_225          |    8   |
|     shift_read_reg_558     |   32   |
|        sum33_reg_707       |   16   |
|        sum3_reg_616        |    7   |
|        sum5_reg_622        |    8   |
|        sum9_reg_627        |    9   |
|        sum_2_reg_722       |   21   |
|         sum_reg_198        |   21   |
|        tmp7_reg_712        |   17   |
|        tmp8_reg_717        |   18   |
|       tmp_13_reg_642       |    8   |
+----------------------------+--------+
|            Total           |   343  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_90 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_103 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_103 |  p2  |   4  |   0  |    0   ||    21   |
| IN5_0_rec_reg_186 |  p0  |   2  |   6  |   12   ||    9    |
|    sum_reg_198    |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  ||  11.163 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   442  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   126  |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   343  |   568  |
+-----------+--------+--------+--------+--------+
