ring	,	V_2
AMD_PG_SUPPORT_VCE	,	V_121
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_15
"  VCE_RB_SIZE=0x%08X\n"	,	L_23
vce_v3_0_override_vce_clock_gating	,	F_6
VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK	,	V_22
"IH: VCE\n"	,	L_37
"  VCE_VCPU_CACHE_OFFSET0=0x%08X\n"	,	L_9
dev	,	V_103
"  VCE_RB_SIZE2=0x%08X\n"	,	L_18
state	,	V_107
src_data	,	V_114
"  VCE_LMI_SWAP_CNTL1=0x%08X\n"	,	L_35
asic_type	,	V_34
mmVCE_VCPU_CACHE_OFFSET2	,	V_89
"  VCE_VCPU_CACHE_OFFSET1=0x%08X\n"	,	L_11
AMDGPU_IRQ_STATE_ENABLE	,	V_109
mmVCE_VCPU_CACHE_OFFSET1	,	V_87
mmVCE_VCPU_CACHE_OFFSET0	,	V_85
VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT_MASK	,	V_113
mmVCE_RB_SIZE	,	V_46
AMD_IS_APU	,	V_54
size	,	V_73
"vce1"	,	L_4
AMD_CG_STATE_GATE	,	V_118
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_93
vce_v3_0_get_harvest_config	,	F_16
amdgpu_vce_suspend	,	F_27
vce_v3_0_ring_funcs	,	V_124
CHIP_STONEY	,	V_35
"VCE 3.0 registers\n"	,	L_6
"  VCE_RB_BASE_LO=0x%08X\n"	,	L_21
"  VCE_VCPU_CACHE_OFFSET2=0x%08X\n"	,	L_13
amdgpu_ring_init	,	F_25
cg_flags	,	V_41
RREG32	,	F_2
mutex_unlock	,	F_14
amdgpu_interrupt_state	,	V_106
"  VCE_UENC_CLOCK_GATING=0x%08X\n"	,	L_28
VCE_V3_0_STACK_SIZE	,	V_66
RREG32_SMC	,	F_17
override	,	V_11
SRBM_SOFT_RESET__SOFT_RESET_VCE1_MASK	,	V_101
mmVCE_RB_RPTR2	,	V_7
amd_powergating_state	,	V_119
mmVCE_STATUS	,	V_33
"  VCE_RB_BASE_HI=0x%08X\n"	,	L_22
uint32_t	,	T_1
i	,	V_26
irq	,	V_64
"  VCE_RB_BASE_LO2=0x%08X\n"	,	L_16
j	,	V_27
ENOENT	,	V_63
harvest_config	,	V_30
r	,	V_28
vce_v3_0_wait_for_idle	,	F_36
"  VCE_LMI_VM_CTRL=0x%08X\n"	,	L_33
VCE_RB_ARB_CTRL__VCE_CGTT_OVERRIDE_MASK	,	V_15
mmVCE_RB_SIZE2	,	V_50
vce_v3_0_hw_fini	,	F_32
mmVCE_LMI_VCPU_CACHE_40BIT_BAR	,	V_83
mutex_lock	,	F_9
VCE_VCPU_CNTL__CLK_EN_MASK	,	V_37
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_84
AMD_PG_STATE_GATE	,	V_122
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
vce_v3_0_irq_funcs	,	V_126
"  VCE_SYS_INT_EN=0x%08X\n"	,	L_30
"  VCE_SOFT_RESET=0x%08X\n"	,	L_15
vce_v3_0_print_status	,	F_38
"  VCE_VCPU_CACHE_SIZE1=0x%08X\n"	,	L_12
mdelay	,	F_12
VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK	,	V_39
SRBM_STATUS2__VCE0_BUSY_MASK	,	V_95
source	,	V_105
num_types	,	V_125
mmVCE_LMI_SWAP_CNTL1	,	V_78
vce_v3_0_suspend	,	F_33
vce_v3_0_set_interrupt_state	,	F_40
vce_v3_0_is_idle	,	F_35
amdgpu_vce_sw_init	,	F_23
ETIMEDOUT	,	V_99
mmGRBM_GFX_INDEX	,	V_31
DRM_ERROR	,	F_13
"  VCE_RB_RPTR=0x%08X\n"	,	L_24
name	,	V_68
AMDGPU_RING_TYPE_VCE	,	V_70
"  VCE_VCPU_CNTL=0x%08X\n"	,	L_8
idx	,	V_25
"  VCE_LMI_CACHE_CTRL=0x%08X\n"	,	L_36
WREG32	,	F_5
gpu_addr	,	V_44
ixVCE_HARVEST_FUSE_MACRO__ADDRESS	,	V_55
"  VCE_RB_RPTR2=0x%08X\n"	,	L_19
SRBM_STATUS2__VCE1_BUSY_MASK	,	V_96
"vce0"	,	L_3
mmVCE_CLOCK_GATING_A	,	V_74
mmVCE_CLOCK_GATING_B	,	V_17
mask	,	V_94
"  VCE_VCPU_CACHE_SIZE2=0x%08X\n"	,	L_14
mmVCE_LMI_VM_CTRL	,	V_79
mmVCE_UENC_CLOCK_GATING_2	,	V_19
mmVCE_UENC_DMA_DCLK_CTRL	,	V_21
VCE_HARVEST_FUSE_MACRO__SHIFT	,	V_57
vce_v3_0_ring_set_wptr	,	F_4
vce_v3_0_mc_resume	,	F_11
"  VCE_RB_BASE_HI2=0x%08X\n"	,	L_17
DRM_DEBUG	,	F_42
"  VCE_STATUS=0x%08X\n"	,	L_7
mmVCE_UENC_REG_CLOCK_GATING	,	V_20
mmVCE_SOFT_RESET	,	V_38
"  VCE_LMI_SWAP_CNTL=0x%08X\n"	,	L_34
dev_info	,	F_39
VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK	,	V_23
"  VCE_RB_WPTR=0x%08X\n"	,	L_25
mmSRBM_STATUS2	,	V_97
tmp	,	V_12
enable	,	V_117
vce_v3_0_early_init	,	F_18
wptr	,	V_10
gated	,	V_16
val	,	V_108
VCE_HARVEST_FUSE_MACRO__MASK	,	V_56
mmVCE_RB_WPTR	,	V_8
vce_v3_0_hw_init	,	F_29
"  VCE_CLOCK_GATING_B=0x%08X\n"	,	L_27
vce_v3_0_set_clockgating_state	,	F_44
mmVCE_RB_ARB_CTRL	,	V_14
handle	,	V_62
"  VCE_UENC_REG_CLOCK_GATING=0x%08X\n"	,	L_29
pg_flags	,	V_120
SRBM_SOFT_RESET__SOFT_RESET_VCE0_MASK	,	V_100
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0	,	V_80
amdgpu_irq_add_id	,	F_22
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1	,	V_81
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2	,	V_82
status	,	V_40
DRM_INFO	,	F_31
usec_timeout	,	V_98
"  VCE_LMI_CTRL=0x%08X\n"	,	L_32
ring_size	,	V_47
flags	,	V_53
vce_v3_0_set_ring_funcs	,	F_19
amdgpu_ring_test_ring	,	F_30
"  VCE_LMI_CTRL2=0x%08X\n"	,	L_31
amdgpu_iv_entry	,	V_110
mmVCE_UENC_CLOCK_GATING	,	V_18
CC_HARVEST_FUSES__VCE_DISABLE_MASK	,	V_59
vce	,	V_5
amd_clockgating_state	,	V_116
"Unhandled interrupt: %d %d\n"	,	L_38
mmVCE_VCPU_CNTL	,	V_36
mmVCE_RB_BASE_LO	,	V_43
ixCC_HARVEST_FUSES	,	V_58
vce_v3_0_sw_init	,	F_21
vce_v3_0_soft_reset	,	F_37
mmVCE_LMI_SWAP_CNTL	,	V_77
VCE_V3_0_DATA_SIZE	,	V_67
mmVCE_RB_RPTR	,	V_6
"  VCE_CLOCK_GATING_A=0x%08X\n"	,	L_26
vce_v3_0_ring_get_wptr	,	F_3
data	,	V_13
mmVCE_VCPU_CACHE_SIZE0	,	V_86
mmVCE_VCPU_CACHE_SIZE1	,	V_88
mmVCE_VCPU_CACHE_SIZE2	,	V_90
amdgpu_ring	,	V_1
grbm_idx_mutex	,	V_29
mmVCE_RB_BASE_LO2	,	V_48
mmVCE_RB_WPTR2	,	V_9
vce_v3_0_process_interrupt	,	F_41
u32	,	T_2
CHIP_FIJI	,	V_51
AMD_CG_SUPPORT_VCE_MGCG	,	V_42
vce_v3_0_start	,	F_8
offset	,	V_72
VCE_V3_0_FW_SIZE	,	V_65
mmVCE_SYS_INT_STATUS	,	V_112
WREG32_P	,	F_10
"VCE initialized successfully.\n"	,	L_5
"  VCE_VCPU_CACHE_SIZE0=0x%08X\n"	,	L_10
vce_v3_0_ring_get_rptr	,	F_1
amdgpu_vce_resume	,	F_24
entry	,	V_111
GRBM_GFX_INDEX__VCE_INSTANCE_MASK	,	V_32
mmVCE_LMI_CACHE_CTRL	,	V_76
"  VCE_RB_WPTR2=0x%08X\n"	,	L_20
AMDGPU_VCE_HARVEST_VCE0	,	V_61
AMDGPU_VCE_HARVEST_VCE1	,	V_52
mmVCE_LMI_CTRL2	,	V_91
mmVCE_RB_BASE_HI2	,	V_49
VCE_CMD_NO_OP	,	V_69
amdgpu_irq_src	,	V_104
vce_v3_0_set_powergating_state	,	F_45
mmSRBM_SOFT_RESET	,	V_102
CC_HARVEST_FUSES__VCE_DISABLE__SHIFT	,	V_60
ready	,	V_71
mmVCE_SYS_INT_EN	,	V_92
vce_v3_0_sw_fini	,	F_26
vce_v3_0_resume	,	F_34
mmVCE_LMI_CTRL	,	V_75
mmVCE_RB_BASE_HI	,	V_45
amdgpu_device	,	V_3
src_id	,	V_115
VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK	,	V_24
vce_v3_0_set_vce_sw_clock_gating	,	F_7
vce_v3_0_set_irq_funcs	,	F_20
funcs	,	V_123
amdgpu_vce_sw_fini	,	F_28
amdgpu_fence_process	,	F_43
