$date
  Sat Oct 22 12:50:24 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 3 ! a1[2:0] $end
$var reg 3 " a2[2:0] $end
$var reg 3 # a3[2:0] $end
$var reg 16 $ dpc[15:0] $end
$var reg 16 % d3[15:0] $end
$var reg 1 & reg_write $end
$var reg 1 ' pc_write $end
$var reg 16 ( d1[15:0] $end
$var reg 16 ) d2[15:0] $end
$var reg 16 * pc[15:0] $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$scope module dut $end
$var reg 3 - a1[2:0] $end
$var reg 3 . a2[2:0] $end
$var reg 3 / a3[2:0] $end
$var reg 16 0 dpc[15:0] $end
$var reg 16 1 d3[15:0] $end
$var reg 1 2 reg_write $end
$var reg 1 3 pc_write $end
$var reg 16 4 d1[15:0] $end
$var reg 16 5 d2[15:0] $end
$var reg 16 6 pc[15:0] $end
$var reg 1 7 clk $end
$var reg 1 8 reset $end
$comment reg_16x8 is not handled $end
$upscope $end
$enddefinitions $end
#0
b000 !
b000 "
b000 #
b0000000000000000 $
b0000000000000000 %
0&
0'
b0000000000000000 (
b0000000000000000 )
b0000000000000000 *
1+
1,
b000 -
b000 .
b000 /
b0000000000000000 0
b0000000000000000 1
02
03
b0000000000000000 4
b0000000000000000 5
b0000000000000000 6
17
18
#5000000
0+
07
#10000000
b1111111111111100 $
1'
1+
0,
b1111111111111100 0
13
17
08
#15000000
0+
07
#20000000
b0000000000000000 $
0'
b1111111111111100 *
1+
b0000000000000000 0
03
b1111111111111100 6
17
#25000000
0+
07
#30000000
b001 #
b0000000000001111 %
1&
1+
b001 /
b0000000000001111 1
12
17
#35000000
0+
07
#40000000
b001 "
b000 #
b0000000000000000 %
0&
b0000000000001111 )
1+
b001 .
b000 /
b0000000000000000 1
02
b0000000000001111 5
17
#45000000
0+
07
#50000000
b000 "
b001 #
b0000000000111111 %
1&
b0000000000000000 )
1+
b000 .
b001 /
b0000000000111111 1
12
b0000000000000000 5
17
#55000000
0+
07
#60000000
b001 !
b000 #
b0000000000000000 %
0&
b0000000000111111 (
1+
b001 -
b000 /
b0000000000000000 1
02
b0000000000111111 4
17
#65000000
0+
07
#70000000
