// Seed: 3719346556
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input wire id_12,
    output tri id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16,
    id_29,
    input wand id_17,
    input supply1 id_18,
    input wor id_19,
    output supply1 id_20,
    output tri0 id_21,
    input wor id_22,
    output tri0 id_23,
    input wire id_24,
    output wire id_25,
    output wire id_26,
    input wire id_27
);
  wire id_30;
  assign id_26 = id_16;
  assign module_1.type_17 = 0;
  wire id_31, id_32;
  assign id_20 = 1;
  wire id_33;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    inout supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wire id_14,
    input wire id_15
);
  assign id_12 = id_15;
  wor id_17 = -1 && -1'h0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1,
      id_14,
      id_10,
      id_1,
      id_2,
      id_15,
      id_7,
      id_9,
      id_10,
      id_12,
      id_1,
      id_12,
      id_2,
      id_2,
      id_5,
      id_4,
      id_12,
      id_7,
      id_3,
      id_6,
      id_0,
      id_10,
      id_11,
      id_15
  );
endmodule
