{
  "design": {
    "design_info": {
      "boundary_crc": "0xF2CDAD5C94707703",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../red_pitaya_rx.gen/sources_1/bd/full_rx",
      "name": "full_rx",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "full_rx_ip_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "full_rx_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "data_in_0": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "data_out_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "end_rsvd_0": {
        "direction": "O"
      },
      "err_0": {
        "direction": "O"
      },
      "reg0_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "reg1_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "reg2_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "reg3_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "valid_out_0": {
        "direction": "O"
      }
    },
    "components": {
      "full_rx_ip_0": {
        "vlnv": "user.org:ip:full_rx_ip:1.0",
        "ip_revision": "1000000",
        "xci_name": "full_rx_full_rx_ip_0_0",
        "xci_path": "ip/full_rx_full_rx_ip_0_0/full_rx_full_rx_ip_0_0.xci",
        "inst_hier_path": "full_rx_ip_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "full_rx_clk_wiz_0",
        "xci_path": "ip/full_rx_clk_wiz_0/full_rx_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "119.348"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "full_rx_rst_clk_wiz_100M_0",
        "xci_path": "ip/full_rx_rst_clk_wiz_100M_0/full_rx_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "full_rx_ip_0/IPCORE_CLK",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "data_in_0",
          "full_rx_ip_0/data_in"
        ]
      },
      "full_rx_ip_0_data_out": {
        "ports": [
          "full_rx_ip_0/data_out",
          "data_out_0"
        ]
      },
      "full_rx_ip_0_end_rsvd": {
        "ports": [
          "full_rx_ip_0/end_rsvd",
          "end_rsvd_0"
        ]
      },
      "full_rx_ip_0_err": {
        "ports": [
          "full_rx_ip_0/err",
          "err_0"
        ]
      },
      "full_rx_ip_0_reg0": {
        "ports": [
          "full_rx_ip_0/reg0",
          "reg0_0"
        ]
      },
      "full_rx_ip_0_reg1": {
        "ports": [
          "full_rx_ip_0/reg1",
          "reg1_0"
        ]
      },
      "full_rx_ip_0_reg2": {
        "ports": [
          "full_rx_ip_0/reg2",
          "reg2_0"
        ]
      },
      "full_rx_ip_0_reg3": {
        "ports": [
          "full_rx_ip_0/reg3",
          "reg3_0"
        ]
      },
      "full_rx_ip_0_valid_out": {
        "ports": [
          "full_rx_ip_0/valid_out",
          "valid_out_0"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "full_rx_ip_0/IPCORE_RESETN"
        ]
      }
    }
  }
}