

================================================================
== Vitis HLS Report for 'Sliding'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9440|  10.000 ns|  94.400 us|    1|  9440|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:82]   --->   Operation 7 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [tools.cpp:82]   --->   Operation 8 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:82]   --->   Operation 9 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C" [tools.cpp:82]   --->   Operation 10 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [tools.cpp:82]   --->   Operation 11 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %mode_read, void %return, void %if.end" [tools.cpp:82]   --->   Operation 12 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%shl_ln86 = shl i32 %N_read, i32 3" [tools.cpp:86]   --->   Operation 13 'shl' 'shl_ln86' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %shl_ln86, i32 %N_read" [tools.cpp:86]   --->   Operation 14 'add' 'add_ln86' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln86, i32 4, i32 31" [tools.cpp:86]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i28 %lshr_ln" [tools.cpp:86]   --->   Operation 16 'zext' 'zext_ln86' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.73ns)   --->   "%cycles_write_block = mul i32 %zext_ln86, i32 %C_read" [tools.cpp:86]   --->   Operation 17 'mul' 'cycles_write_block' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln87 = add i32 %C_read, i32 2" [tools.cpp:87]   --->   Operation 18 'add' 'add_ln87' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.73ns)   --->   "%mul_ln87 = mul i32 %add_ln87, i32 %N_read" [tools.cpp:87]   --->   Operation 19 'mul' 'mul_ln87' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cycles_read_block = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln87, i32 4, i32 31" [tools.cpp:87]   --->   Operation 20 'partselect' 'cycles_read_block' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%div17_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:82]   --->   Operation 21 'partselect' 'div17_cast' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i28 %cycles_read_block" [tools.cpp:87]   --->   Operation 23 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln88 = icmp_ugt  i32 %cycles_write_block, i32 %zext_ln87" [tools.cpp:88]   --->   Operation 24 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.21ns)   --->   "%max_cycles = select i1 %icmp_ln88, i32 %cycles_write_block, i32 %zext_ln87" [tools.cpp:88]   --->   Operation 25 'select' 'max_cycles' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln89)   --->   "%shl_ln89 = shl i32 %add_ln87, i32 2" [tools.cpp:89]   --->   Operation 26 'shl' 'shl_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln89 = sub i32 %shl_ln89, i32 %add_ln87" [tools.cpp:89]   --->   Operation 27 'sub' 'sub_ln89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.73ns)   --->   "%mul_ln89 = mul i32 %sub_ln89, i32 %N_read" [tools.cpp:89]   --->   Operation 28 'mul' 'mul_ln89' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln89, i32 4, i32 31" [tools.cpp:89]   --->   Operation 29 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i28 %lshr_ln2" [tools.cpp:89]   --->   Operation 30 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.73ns)   --->   "%mul_ln89_1 = mul i32 %max_cycles, i32 %R_read" [tools.cpp:89]   --->   Operation 31 'mul' 'mul_ln89_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%baseIter = add i32 %mul_ln89_1, i32 %zext_ln89" [tools.cpp:89]   --->   Operation 32 'add' 'baseIter' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i28 %div17_cast" [tools.cpp:84]   --->   Operation 33 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i32 %baseIter" [tools.cpp:84]   --->   Operation 34 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.73ns)   --->   "%mul_ln84 = mul i60 %zext_ln84, i60 %zext_ln84_1" [tools.cpp:84]   --->   Operation 35 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%div = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31" [tools.cpp:82]   --->   Operation 36 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%div30_cast = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %N_read, i32 4, i32 16" [tools.cpp:82]   --->   Operation 37 'partselect' 'div30_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%sub = add i32 %baseIter, i32 4294967295" [tools.cpp:89]   --->   Operation 38 'add' 'sub' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add80 = add i32 %R_read, i32 2" [tools.cpp:82]   --->   Operation 39 'add' 'add80' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln84 = call void @Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, i60 %mul_ln84, i32 %sub, i128 %conv3_samepad, i13 %div30_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln87, i32 %max_cycles, i28 %cycles_read_block, i32 %add80, i32 %cycles_write_block, i128 %conv3_sild, i32 %C_read" [tools.cpp:84]   --->   Operation 40 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln84 = call void @Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, i60 %mul_ln84, i32 %sub, i128 %conv3_samepad, i13 %div30_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln87, i32 %max_cycles, i28 %cycles_read_block, i32 %add80, i32 %cycles_write_block, i128 %conv3_sild, i32 %C_read" [tools.cpp:84]   --->   Operation 41 'call' 'call_ln84' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 42 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [tools.cpp:187]   --->   Operation 43 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.523ns
The critical path consists of the following:
	wire read operation ('N_read', tools.cpp:82) on port 'N' (tools.cpp:82) [12]  (0.000 ns)
	'add' operation 32 bit ('add_ln86', tools.cpp:86) [18]  (0.793 ns)
	'mul' operation 32 bit ('cycles_write_block', tools.cpp:86) [21]  (2.730 ns)

 <State 2>: 7.259ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln88', tools.cpp:88) [26]  (0.793 ns)
	'select' operation 32 bit ('max_cycles', tools.cpp:88) [27]  (0.213 ns)
	'mul' operation 32 bit ('mul_ln89_1', tools.cpp:89) [33]  (2.730 ns)
	'add' operation 32 bit ('baseIter', tools.cpp:89) [34]  (0.793 ns)
	'mul' operation 60 bit ('mul_ln84', tools.cpp:84) [42]  (2.730 ns)

 <State 3>: 0.793ns
The critical path consists of the following:
	'add' operation 32 bit ('sub', tools.cpp:89) [38]  (0.793 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
