#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x65215ed772b0 .scope module, "mux3" "mux3" 2 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "y";
P_0x65215ec8c0a0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
v0x65215ed9c960_0 .net *"_ivl_1", 0 0, L_0x65215edded90;  1 drivers
v0x65215ed6a210_0 .net *"_ivl_3", 0 0, L_0x65215eddee30;  1 drivers
v0x65215ed13440_0 .net *"_ivl_4", 7 0, L_0x65215eddeed0;  1 drivers
o0x72902a3a00a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x65215edcc460_0 .net "d0", 7 0, o0x72902a3a00a8;  0 drivers
o0x72902a3a00d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x65215edcc540_0 .net "d1", 7 0, o0x72902a3a00d8;  0 drivers
o0x72902a3a0108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x65215edcc620_0 .net "d2", 7 0, o0x72902a3a0108;  0 drivers
o0x72902a3a0138 .functor BUFZ 2, C4<zz>; HiZ drive
v0x65215edcc700_0 .net "sel", 1 0, o0x72902a3a0138;  0 drivers
v0x65215edcc7e0_0 .net "y", 7 0, L_0x65215eddef70;  1 drivers
L_0x65215edded90 .part o0x72902a3a0138, 1, 1;
L_0x65215eddee30 .part o0x72902a3a0138, 0, 1;
L_0x65215eddeed0 .functor MUXZ 8, o0x72902a3a00a8, o0x72902a3a00d8, L_0x65215eddee30, C4<>;
L_0x65215eddef70 .functor MUXZ 8, L_0x65215eddeed0, o0x72902a3a0108, L_0x65215edded90, C4<>;
S_0x65215ed85a30 .scope module, "tb" "tb" 3 3;
 .timescale -9 -9;
P_0x65215edba6b0 .param/l "ADD" 1 3 34, C4<00000000000000000000000000110100>;
P_0x65215edba6f0 .param/l "ADDI" 1 3 24, C4<00000000000000000000000000010000>;
P_0x65215edba730 .param/l "ADDI_x0" 1 3 23, C4<00000000000000000000000000001000>;
P_0x65215edba770 .param/l "AND" 1 3 43, C4<00000000000000000000000001011000>;
P_0x65215edba7b0 .param/l "ANDI" 1 3 32, C4<00000000000000000000000000110000>;
P_0x65215edba7f0 .param/l "AUIPC" 1 3 46, C4<00000000000000000000000001100000>;
P_0x65215edba830 .param/l "BEQ_IN" 1 3 73, C4<00000000000000000000000100011100>;
P_0x65215edba870 .param/l "BEQ_OUT" 1 3 74, C4<00000000000000000000000100101000>;
P_0x65215edba8b0 .param/l "BGEU_IN" 1 3 67, C4<00000000000000000000000011100100>;
P_0x65215edba8f0 .param/l "BGEU_OUT" 1 3 68, C4<00000000000000000000000011110000>;
P_0x65215edba930 .param/l "BGE_IN" 1 3 61, C4<00000000000000000000000010101100>;
P_0x65215edba970 .param/l "BGE_OUT" 1 3 62, C4<00000000000000000000000010111000>;
P_0x65215edba9b0 .param/l "BLTU_IN" 1 3 64, C4<00000000000000000000000011001000>;
P_0x65215edba9f0 .param/l "BLTU_OUT" 1 3 65, C4<00000000000000000000000011010100>;
P_0x65215edbaa30 .param/l "BLT_IN" 1 3 58, C4<00000000000000000000000010010000>;
P_0x65215edbaa70 .param/l "BLT_OUT" 1 3 59, C4<00000000000000000000000010011100>;
P_0x65215edbaab0 .param/l "BNE_IN" 1 3 70, C4<00000000000000000000000100000000>;
P_0x65215edbaaf0 .param/l "BNE_OUT" 1 3 71, C4<00000000000000000000000100001100>;
P_0x65215edbab30 .param/l "JAL" 1 3 77, C4<00000000000000000000000100111000>;
P_0x65215edbab70 .param/l "JALR" 1 3 76, C4<00000000000000000000000100110100>;
P_0x65215edbabb0 .param/l "LB" 1 3 52, C4<00000000000000000000000001110000>;
P_0x65215edbabf0 .param/l "LBU" 1 3 55, C4<00000000000000000000000001111100>;
P_0x65215edbac30 .param/l "LH" 1 3 53, C4<00000000000000000000000001110100>;
P_0x65215edbac70 .param/l "LHU" 1 3 56, C4<00000000000000000000000010000000>;
P_0x65215edbacb0 .param/l "LUI" 1 3 45, C4<00000000000000000000000001011100>;
P_0x65215edbacf0 .param/l "LW" 1 3 54, C4<00000000000000000000000001111000>;
P_0x65215edbad30 .param/l "OR" 1 3 42, C4<00000000000000000000000001010100>;
P_0x65215edbad70 .param/l "ORI" 1 3 31, C4<00000000000000000000000000101100>;
P_0x65215edbadb0 .param/l "SB" 1 3 48, C4<00000000000000000000000001100100>;
P_0x65215edbadf0 .param/l "SH" 1 3 49, C4<00000000000000000000000001101000>;
P_0x65215edbae30 .param/l "SLL" 1 3 36, C4<00000000000000000000000000111100>;
P_0x65215edbae70 .param/l "SLLI" 1 3 25, C4<00000000000000000000000000010100>;
P_0x65215edbaeb0 .param/l "SLT" 1 3 37, C4<00000000000000000000000001000000>;
P_0x65215edbaef0 .param/l "SLTI" 1 3 26, C4<00000000000000000000000000011000>;
P_0x65215edbaf30 .param/l "SLTIU" 1 3 27, C4<00000000000000000000000000011100>;
P_0x65215edbaf70 .param/l "SLTU" 1 3 38, C4<00000000000000000000000001000100>;
P_0x65215edbafb0 .param/l "SRA" 1 3 41, C4<00000000000000000000000001010000>;
P_0x65215edbaff0 .param/l "SRAI" 1 3 30, C4<00000000000000000000000000101000>;
P_0x65215edbb030 .param/l "SRL" 1 3 40, C4<00000000000000000000000001001100>;
P_0x65215edbb070 .param/l "SRLI" 1 3 29, C4<00000000000000000000000000100100>;
P_0x65215edbb0b0 .param/l "SUB" 1 3 35, C4<00000000000000000000000000111000>;
P_0x65215edbb0f0 .param/l "SW" 1 3 50, C4<00000000000000000000000001101100>;
P_0x65215edbb130 .param/l "XOR" 1 3 39, C4<00000000000000000000000001001000>;
P_0x65215edbb170 .param/l "XORI" 1 3 28, C4<00000000000000000000000000100000>;
v0x65215edde1a0_0 .net "DataAdr", 31 0, L_0x65215edf36b0;  1 drivers
v0x65215edde280_0 .var "Ext_DataAdr", 31 0;
v0x65215edde340_0 .var "Ext_MemWrite", 0 0;
v0x65215edde3e0_0 .var "Ext_WriteData", 31 0;
v0x65215edde480_0 .net "MemWrite", 0 0, L_0x65215edf3430;  1 drivers
v0x65215edde520_0 .net "PC", 31 0, v0x65215edd6520_0;  1 drivers
v0x65215edde6d0_0 .net "ReadData", 31 0, v0x65215edcdf20_0;  1 drivers
v0x65215edde770_0 .net "Result", 31 0, L_0x65215edf2620;  1 drivers
v0x65215edde810_0 .net "WriteData", 31 0, L_0x65215edf35c0;  1 drivers
v0x65215edde8d0_0 .var "clk", 0 0;
v0x65215edde970_0 .var/i "fault_instrs", 31 0;
v0x65215eddea50_0 .var/i "flag", 31 0;
v0x65215eddeb30_0 .var/i "fw", 31 0;
v0x65215eddec10_0 .var/i "i", 31 0;
v0x65215eddecf0_0 .var "reset", 0 0;
E_0x65215ecff210 .event negedge, v0x65215edcd470_0;
S_0x65215edcc9a0 .scope module, "uut" "t1c_riscv_cpu" 3 17, 4 4 0, S_0x65215ed85a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /OUTPUT 32 "Result";
L_0x65215edf30f0 .functor AND 1, v0x65215edde340_0, v0x65215eddecf0_0, C4<1>, C4<1>;
L_0x65215edf3550 .functor AND 1, v0x65215edde340_0, v0x65215eddecf0_0, C4<1>, C4<1>;
v0x65215eddcd80_0 .net "DataAdr", 31 0, L_0x65215edf36b0;  alias, 1 drivers
v0x65215eddce60_0 .net "DataAdr_rv32", 31 0, L_0x65215edf28f0;  1 drivers
v0x65215eddcf00_0 .net "Ext_DataAdr", 31 0, v0x65215edde280_0;  1 drivers
v0x65215eddcfc0_0 .net "Ext_MemWrite", 0 0, v0x65215edde340_0;  1 drivers
v0x65215eddd080_0 .net "Ext_WriteData", 31 0, v0x65215edde3e0_0;  1 drivers
v0x65215eddd160_0 .net "Instr", 31 0, L_0x65215edf2bb0;  1 drivers
v0x65215eddd220_0 .net "MemWrite", 0 0, L_0x65215edf3430;  alias, 1 drivers
v0x65215eddd2c0_0 .net "MemWrite_rv32", 0 0, L_0x65215eddf350;  1 drivers
v0x65215eddd360_0 .net "PC", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215eddd490_0 .net "ReadData", 31 0, v0x65215edcdf20_0;  alias, 1 drivers
v0x65215eddd5e0_0 .net "Result", 31 0, L_0x65215edf2620;  alias, 1 drivers
v0x65215eddd730_0 .net "WriteData", 31 0, L_0x65215edf35c0;  alias, 1 drivers
v0x65215eddd7f0_0 .net "WriteData_rv32", 31 0, L_0x65215eddfe80;  1 drivers
v0x65215eddd890_0 .net *"_ivl_10", 1 0, L_0x65215edf32a0;  1 drivers
v0x65215eddd970_0 .net *"_ivl_15", 0 0, L_0x65215edf3550;  1 drivers
v0x65215eddda30_0 .net *"_ivl_3", 0 0, L_0x65215edf30f0;  1 drivers
L_0x72902a357528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x65215edddaf0_0 .net/2u *"_ivl_4", 1 0, L_0x72902a357528;  1 drivers
v0x65215edddce0_0 .net *"_ivl_6", 1 0, L_0x65215edf31b0;  1 drivers
L_0x72902a357570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x65215eddddc0_0 .net *"_ivl_9", 0 0, L_0x72902a357570;  1 drivers
v0x65215edddea0_0 .net "clk", 0 0, v0x65215edde8d0_0;  1 drivers
v0x65215edddf40_0 .net "reset", 0 0, v0x65215eddecf0_0;  1 drivers
L_0x65215edf3050 .part L_0x65215edf2bb0, 12, 3;
L_0x65215edf31b0 .concat [ 1 1 0 0], L_0x65215eddf350, L_0x72902a357570;
L_0x65215edf32a0 .functor MUXZ 2, L_0x65215edf31b0, L_0x72902a357528, L_0x65215edf30f0, C4<>;
L_0x65215edf3430 .part L_0x65215edf32a0, 0, 1;
L_0x65215edf35c0 .functor MUXZ 32, L_0x65215eddfe80, v0x65215edde3e0_0, L_0x65215edf3550, C4<>;
L_0x65215edf36b0 .functor MUXZ 32, L_0x65215edf28f0, v0x65215edde280_0, v0x65215eddecf0_0, C4<>;
S_0x65215edccb50 .scope module, "datamem" "data_mem" 4 22, 5 4 0, S_0x65215edcc9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data_mem";
P_0x65215edb8440 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x65215edb8480 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x65215edb84c0 .param/l "MEM_SIZE" 0 5 4, +C4<00000000000000000000000001000000>;
v0x65215edcd0f0_0 .net *"_ivl_1", 29 0, L_0x65215edf2c20;  1 drivers
v0x65215edcd1f0_0 .net *"_ivl_2", 31 0, L_0x65215edf2cc0;  1 drivers
L_0x72902a357498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65215edcd2d0_0 .net *"_ivl_5", 1 0, L_0x72902a357498;  1 drivers
L_0x72902a3574e0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x65215edcd390_0 .net/2u *"_ivl_6", 31 0, L_0x72902a3574e0;  1 drivers
v0x65215edcd470_0 .net "clk", 0 0, v0x65215edde8d0_0;  alias, 1 drivers
v0x65215edcd580 .array "data_ram", 63 0, 31 0;
v0x65215edcde40_0 .net "funct3", 2 0, L_0x65215edf3050;  1 drivers
v0x65215edcdf20_0 .var "rd_data_mem", 31 0;
v0x65215edce000_0 .net "word_addr", 31 0, L_0x65215edf2f10;  1 drivers
v0x65215edce0e0_0 .net "wr_addr", 31 0, L_0x65215edf36b0;  alias, 1 drivers
v0x65215edce1c0_0 .net "wr_data", 31 0, L_0x65215edf35c0;  alias, 1 drivers
v0x65215edce2a0_0 .net "wr_en", 0 0, L_0x65215edf3430;  alias, 1 drivers
v0x65215edcd580_0 .array/port v0x65215edcd580, 0;
E_0x65215ecffa50/0 .event anyedge, v0x65215edcde40_0, v0x65215edce0e0_0, v0x65215edce000_0, v0x65215edcd580_0;
v0x65215edcd580_1 .array/port v0x65215edcd580, 1;
v0x65215edcd580_2 .array/port v0x65215edcd580, 2;
v0x65215edcd580_3 .array/port v0x65215edcd580, 3;
v0x65215edcd580_4 .array/port v0x65215edcd580, 4;
E_0x65215ecffa50/1 .event anyedge, v0x65215edcd580_1, v0x65215edcd580_2, v0x65215edcd580_3, v0x65215edcd580_4;
v0x65215edcd580_5 .array/port v0x65215edcd580, 5;
v0x65215edcd580_6 .array/port v0x65215edcd580, 6;
v0x65215edcd580_7 .array/port v0x65215edcd580, 7;
v0x65215edcd580_8 .array/port v0x65215edcd580, 8;
E_0x65215ecffa50/2 .event anyedge, v0x65215edcd580_5, v0x65215edcd580_6, v0x65215edcd580_7, v0x65215edcd580_8;
v0x65215edcd580_9 .array/port v0x65215edcd580, 9;
v0x65215edcd580_10 .array/port v0x65215edcd580, 10;
v0x65215edcd580_11 .array/port v0x65215edcd580, 11;
v0x65215edcd580_12 .array/port v0x65215edcd580, 12;
E_0x65215ecffa50/3 .event anyedge, v0x65215edcd580_9, v0x65215edcd580_10, v0x65215edcd580_11, v0x65215edcd580_12;
v0x65215edcd580_13 .array/port v0x65215edcd580, 13;
v0x65215edcd580_14 .array/port v0x65215edcd580, 14;
v0x65215edcd580_15 .array/port v0x65215edcd580, 15;
v0x65215edcd580_16 .array/port v0x65215edcd580, 16;
E_0x65215ecffa50/4 .event anyedge, v0x65215edcd580_13, v0x65215edcd580_14, v0x65215edcd580_15, v0x65215edcd580_16;
v0x65215edcd580_17 .array/port v0x65215edcd580, 17;
v0x65215edcd580_18 .array/port v0x65215edcd580, 18;
v0x65215edcd580_19 .array/port v0x65215edcd580, 19;
v0x65215edcd580_20 .array/port v0x65215edcd580, 20;
E_0x65215ecffa50/5 .event anyedge, v0x65215edcd580_17, v0x65215edcd580_18, v0x65215edcd580_19, v0x65215edcd580_20;
v0x65215edcd580_21 .array/port v0x65215edcd580, 21;
v0x65215edcd580_22 .array/port v0x65215edcd580, 22;
v0x65215edcd580_23 .array/port v0x65215edcd580, 23;
v0x65215edcd580_24 .array/port v0x65215edcd580, 24;
E_0x65215ecffa50/6 .event anyedge, v0x65215edcd580_21, v0x65215edcd580_22, v0x65215edcd580_23, v0x65215edcd580_24;
v0x65215edcd580_25 .array/port v0x65215edcd580, 25;
v0x65215edcd580_26 .array/port v0x65215edcd580, 26;
v0x65215edcd580_27 .array/port v0x65215edcd580, 27;
v0x65215edcd580_28 .array/port v0x65215edcd580, 28;
E_0x65215ecffa50/7 .event anyedge, v0x65215edcd580_25, v0x65215edcd580_26, v0x65215edcd580_27, v0x65215edcd580_28;
v0x65215edcd580_29 .array/port v0x65215edcd580, 29;
v0x65215edcd580_30 .array/port v0x65215edcd580, 30;
v0x65215edcd580_31 .array/port v0x65215edcd580, 31;
v0x65215edcd580_32 .array/port v0x65215edcd580, 32;
E_0x65215ecffa50/8 .event anyedge, v0x65215edcd580_29, v0x65215edcd580_30, v0x65215edcd580_31, v0x65215edcd580_32;
v0x65215edcd580_33 .array/port v0x65215edcd580, 33;
v0x65215edcd580_34 .array/port v0x65215edcd580, 34;
v0x65215edcd580_35 .array/port v0x65215edcd580, 35;
v0x65215edcd580_36 .array/port v0x65215edcd580, 36;
E_0x65215ecffa50/9 .event anyedge, v0x65215edcd580_33, v0x65215edcd580_34, v0x65215edcd580_35, v0x65215edcd580_36;
v0x65215edcd580_37 .array/port v0x65215edcd580, 37;
v0x65215edcd580_38 .array/port v0x65215edcd580, 38;
v0x65215edcd580_39 .array/port v0x65215edcd580, 39;
v0x65215edcd580_40 .array/port v0x65215edcd580, 40;
E_0x65215ecffa50/10 .event anyedge, v0x65215edcd580_37, v0x65215edcd580_38, v0x65215edcd580_39, v0x65215edcd580_40;
v0x65215edcd580_41 .array/port v0x65215edcd580, 41;
v0x65215edcd580_42 .array/port v0x65215edcd580, 42;
v0x65215edcd580_43 .array/port v0x65215edcd580, 43;
v0x65215edcd580_44 .array/port v0x65215edcd580, 44;
E_0x65215ecffa50/11 .event anyedge, v0x65215edcd580_41, v0x65215edcd580_42, v0x65215edcd580_43, v0x65215edcd580_44;
v0x65215edcd580_45 .array/port v0x65215edcd580, 45;
v0x65215edcd580_46 .array/port v0x65215edcd580, 46;
v0x65215edcd580_47 .array/port v0x65215edcd580, 47;
v0x65215edcd580_48 .array/port v0x65215edcd580, 48;
E_0x65215ecffa50/12 .event anyedge, v0x65215edcd580_45, v0x65215edcd580_46, v0x65215edcd580_47, v0x65215edcd580_48;
v0x65215edcd580_49 .array/port v0x65215edcd580, 49;
v0x65215edcd580_50 .array/port v0x65215edcd580, 50;
v0x65215edcd580_51 .array/port v0x65215edcd580, 51;
v0x65215edcd580_52 .array/port v0x65215edcd580, 52;
E_0x65215ecffa50/13 .event anyedge, v0x65215edcd580_49, v0x65215edcd580_50, v0x65215edcd580_51, v0x65215edcd580_52;
v0x65215edcd580_53 .array/port v0x65215edcd580, 53;
v0x65215edcd580_54 .array/port v0x65215edcd580, 54;
v0x65215edcd580_55 .array/port v0x65215edcd580, 55;
v0x65215edcd580_56 .array/port v0x65215edcd580, 56;
E_0x65215ecffa50/14 .event anyedge, v0x65215edcd580_53, v0x65215edcd580_54, v0x65215edcd580_55, v0x65215edcd580_56;
v0x65215edcd580_57 .array/port v0x65215edcd580, 57;
v0x65215edcd580_58 .array/port v0x65215edcd580, 58;
v0x65215edcd580_59 .array/port v0x65215edcd580, 59;
v0x65215edcd580_60 .array/port v0x65215edcd580, 60;
E_0x65215ecffa50/15 .event anyedge, v0x65215edcd580_57, v0x65215edcd580_58, v0x65215edcd580_59, v0x65215edcd580_60;
v0x65215edcd580_61 .array/port v0x65215edcd580, 61;
v0x65215edcd580_62 .array/port v0x65215edcd580, 62;
v0x65215edcd580_63 .array/port v0x65215edcd580, 63;
E_0x65215ecffa50/16 .event anyedge, v0x65215edcd580_61, v0x65215edcd580_62, v0x65215edcd580_63;
E_0x65215ecffa50 .event/or E_0x65215ecffa50/0, E_0x65215ecffa50/1, E_0x65215ecffa50/2, E_0x65215ecffa50/3, E_0x65215ecffa50/4, E_0x65215ecffa50/5, E_0x65215ecffa50/6, E_0x65215ecffa50/7, E_0x65215ecffa50/8, E_0x65215ecffa50/9, E_0x65215ecffa50/10, E_0x65215ecffa50/11, E_0x65215ecffa50/12, E_0x65215ecffa50/13, E_0x65215ecffa50/14, E_0x65215ecffa50/15, E_0x65215ecffa50/16;
E_0x65215ecaf6d0 .event posedge, v0x65215edcd470_0;
L_0x65215edf2c20 .part L_0x65215edf36b0, 2, 30;
L_0x65215edf2cc0 .concat [ 30 2 0 0], L_0x65215edf2c20, L_0x72902a357498;
L_0x65215edf2f10 .arith/mod 32, L_0x65215edf2cc0, L_0x72902a3574e0;
S_0x65215edce420 .scope module, "instrmem" "instr_mem" 4 21, 6 4 0, S_0x65215edcc9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x65215edce5d0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x65215edce610 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x65215edce650 .param/l "MEM_SIZE" 0 6 4, +C4<00000000000000000000001000000000>;
L_0x65215edf2bb0 .functor BUFZ 32, L_0x65215edf2a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x65215edce820_0 .net *"_ivl_0", 31 0, L_0x65215edf2a70;  1 drivers
v0x65215edce920_0 .net *"_ivl_3", 29 0, L_0x65215edf2b10;  1 drivers
v0x65215edcea00_0 .net "instr", 31 0, L_0x65215edf2bb0;  alias, 1 drivers
v0x65215edceac0_0 .net "instr_addr", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215edceba0 .array "instr_ram", 511 0, 31 0;
L_0x65215edf2a70 .array/port v0x65215edceba0, L_0x65215edf2b10;
L_0x65215edf2b10 .part v0x65215edd6520_0, 2, 30;
S_0x65215edced10 .scope module, "rvcpu" "riscv_cpu" 4 18, 7 3 0, S_0x65215edcc9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "Mem_WrAddr";
    .port_info 6 /OUTPUT 32 "Mem_WrData";
    .port_info 7 /INPUT 32 "ReadData";
    .port_info 8 /OUTPUT 32 "Result";
v0x65215edd1e10_0 .net "ALUControl", 3 0, v0x65215edcf460_0;  1 drivers
v0x65215eddbb60_0 .net "ALUR31", 0 0, L_0x65215edf27f0;  1 drivers
v0x65215eddbc20_0 .net "ALUSrc", 0 0, L_0x65215eddf2b0;  1 drivers
v0x65215eddbd50_0 .net "ImmSrc", 1 0, L_0x65215eddf1c0;  1 drivers
v0x65215eddbe80_0 .net "Instr", 31 0, L_0x65215edf2bb0;  alias, 1 drivers
v0x65215eddbf20_0 .net "Jalr", 0 0, L_0x65215eddf730;  1 drivers
v0x65215eddc050_0 .net "Jump", 0 0, L_0x65215eddf690;  1 drivers
v0x65215eddc0f0_0 .net "MemWrite", 0 0, L_0x65215eddf350;  alias, 1 drivers
v0x65215eddc190_0 .net "Mem_WrAddr", 31 0, L_0x65215edf28f0;  alias, 1 drivers
v0x65215eddc2e0_0 .net "Mem_WrData", 31 0, L_0x65215eddfe80;  alias, 1 drivers
v0x65215eddc380_0 .net "PC", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215eddc420_0 .net "PCSrc", 0 0, L_0x65215eddfa70;  1 drivers
v0x65215eddc4c0_0 .net "ReadData", 31 0, v0x65215edcdf20_0;  alias, 1 drivers
v0x65215eddc580_0 .net "RegWrite", 0 0, L_0x65215eddf120;  1 drivers
v0x65215eddc6b0_0 .net "Result", 31 0, L_0x65215edf2620;  alias, 1 drivers
v0x65215eddc770_0 .net "ResultSrc", 1 0, L_0x65215eddf510;  1 drivers
v0x65215eddc8c0_0 .net "Zero", 0 0, L_0x65215edf1420;  1 drivers
v0x65215eddc960_0 .net "clk", 0 0, v0x65215edde8d0_0;  alias, 1 drivers
v0x65215eddca90_0 .net "reset", 0 0, v0x65215eddecf0_0;  alias, 1 drivers
v0x65215eddcb30_0 .net "sltu", 0 0, L_0x65215edf1890;  1 drivers
L_0x65215eddfb70 .part L_0x65215edf2bb0, 0, 7;
L_0x65215eddfca0 .part L_0x65215edf2bb0, 12, 3;
L_0x65215eddfd40 .part L_0x65215edf2bb0, 30, 1;
S_0x65215edcf020 .scope module, "c" "controller" 7 17, 8 4 0, S_0x65215edced10;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "ALUR31";
    .port_info 5 /INPUT 1 "sltu";
    .port_info 6 /OUTPUT 2 "ResultSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jump";
    .port_info 12 /OUTPUT 1 "Jalr";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 4 "ALUControl";
L_0x65215eddfa70 .functor OR 1, v0x65215edd0590_0, L_0x65215eddf690, C4<0>, C4<0>;
v0x65215edd0cd0_0 .net "ALUControl", 3 0, v0x65215edcf460_0;  alias, 1 drivers
v0x65215edd0de0_0 .net "ALUOp", 1 0, L_0x65215eddf5b0;  1 drivers
v0x65215edd0e80_0 .net "ALUR31", 0 0, L_0x65215edf27f0;  alias, 1 drivers
v0x65215edd0f50_0 .net "ALUSrc", 0 0, L_0x65215eddf2b0;  alias, 1 drivers
v0x65215edd1020_0 .net "Branch", 0 0, v0x65215edd0590_0;  1 drivers
v0x65215edd1110_0 .net "ImmSrc", 1 0, L_0x65215eddf1c0;  alias, 1 drivers
v0x65215edd11e0_0 .net "Jalr", 0 0, L_0x65215eddf730;  alias, 1 drivers
v0x65215edd12b0_0 .net "Jump", 0 0, L_0x65215eddf690;  alias, 1 drivers
v0x65215edd1380_0 .net "MemWrite", 0 0, L_0x65215eddf350;  alias, 1 drivers
v0x65215edd1450_0 .net "PCSrc", 0 0, L_0x65215eddfa70;  alias, 1 drivers
v0x65215edd14f0_0 .net "RegWrite", 0 0, L_0x65215eddf120;  alias, 1 drivers
v0x65215edd15c0_0 .net "ResultSrc", 1 0, L_0x65215eddf510;  alias, 1 drivers
v0x65215edd1690_0 .net "Zero", 0 0, L_0x65215edf1420;  alias, 1 drivers
v0x65215edd1760_0 .net "funct3", 2 0, L_0x65215eddfca0;  1 drivers
v0x65215edd1800_0 .net "funct7b5", 0 0, L_0x65215eddfd40;  1 drivers
v0x65215edd18a0_0 .net "op", 6 0, L_0x65215eddfb70;  1 drivers
v0x65215edd1970_0 .net "sltu", 0 0, L_0x65215edf1890;  alias, 1 drivers
L_0x65215eddf9d0 .part L_0x65215eddfb70, 5, 1;
S_0x65215edcf200 .scope module, "ad" "alu_decoder" 8 23, 9 4 0, S_0x65215edcf020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x65215edcf460_0 .var "ALUControl", 3 0;
v0x65215edcf560_0 .net "ALUOp", 1 0, L_0x65215eddf5b0;  alias, 1 drivers
v0x65215edcf640_0 .net "funct3", 2 0, L_0x65215eddfca0;  alias, 1 drivers
v0x65215edcf730_0 .net "funct7b5", 0 0, L_0x65215eddfd40;  alias, 1 drivers
v0x65215edcf7f0_0 .net "opb5", 0 0, L_0x65215eddf9d0;  1 drivers
E_0x65215edb9620 .event anyedge, v0x65215edcf560_0, v0x65215edcf640_0, v0x65215edcf730_0, v0x65215edcf7f0_0;
S_0x65215edcf9a0 .scope module, "md" "main_decoder" 8 20, 10 4 0, S_0x65215edcf020;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /INPUT 1 "ALUR31";
    .port_info 4 /INPUT 1 "sltu";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jalr";
    .port_info 12 /OUTPUT 2 "ImmSrc";
    .port_info 13 /OUTPUT 2 "ALUOp";
v0x65215edcfd70_0 .net "ALUOp", 1 0, L_0x65215eddf5b0;  alias, 1 drivers
v0x65215edcfe50_0 .net "ALUR31", 0 0, L_0x65215edf27f0;  alias, 1 drivers
v0x65215edcfef0_0 .net "ALUSrc", 0 0, L_0x65215eddf2b0;  alias, 1 drivers
v0x65215edcffc0_0 .net "Branch", 0 0, v0x65215edd0590_0;  alias, 1 drivers
v0x65215edd0080_0 .net "ImmSrc", 1 0, L_0x65215eddf1c0;  alias, 1 drivers
v0x65215edd01b0_0 .net "Jalr", 0 0, L_0x65215eddf730;  alias, 1 drivers
v0x65215edd0270_0 .net "Jump", 0 0, L_0x65215eddf690;  alias, 1 drivers
v0x65215edd0330_0 .net "MemWrite", 0 0, L_0x65215eddf350;  alias, 1 drivers
v0x65215edd03f0_0 .net "RegWrite", 0 0, L_0x65215eddf120;  alias, 1 drivers
v0x65215edd04b0_0 .net "ResultSrc", 1 0, L_0x65215eddf510;  alias, 1 drivers
v0x65215edd0590_0 .var "TakeBranch", 0 0;
v0x65215edd0650_0 .net "Zero", 0 0, L_0x65215edf1420;  alias, 1 drivers
v0x65215edd0710_0 .net *"_ivl_12", 10 0, L_0x65215eddf930;  1 drivers
v0x65215edd07f0_0 .var "controls", 11 0;
v0x65215edd08d0_0 .net "funct3", 2 0, L_0x65215eddfca0;  alias, 1 drivers
v0x65215edd0990_0 .net "op", 6 0, L_0x65215eddfb70;  alias, 1 drivers
v0x65215edd0a50_0 .net "sltu", 0 0, L_0x65215edf1890;  alias, 1 drivers
E_0x65215edcfd00/0 .event anyedge, v0x65215edd0990_0, v0x65215edcf640_0, v0x65215edd0650_0, v0x65215edcfe50_0;
E_0x65215edcfd00/1 .event anyedge, v0x65215edd0a50_0;
E_0x65215edcfd00 .event/or E_0x65215edcfd00/0, E_0x65215edcfd00/1;
L_0x65215eddf120 .part L_0x65215eddf930, 10, 1;
L_0x65215eddf1c0 .part L_0x65215eddf930, 8, 2;
L_0x65215eddf2b0 .part L_0x65215eddf930, 7, 1;
L_0x65215eddf350 .part L_0x65215eddf930, 6, 1;
L_0x65215eddf510 .part L_0x65215eddf930, 4, 2;
L_0x65215eddf5b0 .part L_0x65215eddf930, 2, 2;
L_0x65215eddf690 .part L_0x65215eddf930, 1, 1;
L_0x65215eddf730 .part L_0x65215eddf930, 0, 1;
L_0x65215eddf930 .part v0x65215edd07f0_0, 0, 11;
S_0x65215edd1c10 .scope module, "dp" "datapath" 7 21, 11 3 0, S_0x65215edced10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /INPUT 1 "Jalr";
    .port_info 9 /OUTPUT 1 "Zero";
    .port_info 10 /OUTPUT 1 "ALUR31";
    .port_info 11 /OUTPUT 1 "sltu";
    .port_info 12 /OUTPUT 32 "PC";
    .port_info 13 /INPUT 32 "Instr";
    .port_info 14 /OUTPUT 32 "Mem_WrAddr";
    .port_info 15 /OUTPUT 32 "Mem_WrData";
    .port_info 16 /INPUT 32 "ReadData";
    .port_info 17 /OUTPUT 32 "Result";
L_0x65215eddfe80 .functor BUFZ 32, L_0x65215edf0dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x65215edf28f0 .functor BUFZ 32, v0x65215edd3a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x65215edd9940_0 .net "ALUControl", 3 0, v0x65215edcf460_0;  alias, 1 drivers
v0x65215edd9a20_0 .net "ALUR31", 0 0, L_0x65215edf27f0;  alias, 1 drivers
v0x65215edd9b30_0 .net "ALUResult", 31 0, v0x65215edd3a90_0;  1 drivers
v0x65215edd9bd0_0 .net "ALUSrc", 0 0, L_0x65215eddf2b0;  alias, 1 drivers
v0x65215edd9c70_0 .net "Auipc", 31 0, L_0x65215edf1980;  1 drivers
v0x65215edd9db0_0 .net "ImmExt", 31 0, v0x65215edd41c0_0;  1 drivers
v0x65215edd9e70_0 .net "ImmSrc", 1 0, L_0x65215eddf1c0;  alias, 1 drivers
v0x65215edd9f30_0 .net "Instr", 31 0, L_0x65215edf2bb0;  alias, 1 drivers
v0x65215edd9ff0_0 .net "Jalr", 0 0, L_0x65215eddf730;  alias, 1 drivers
v0x65215edda090_0 .net "LAuipcResult", 31 0, L_0x65215edf1c90;  1 drivers
v0x65215edda130_0 .net "Mem_WrAddr", 31 0, L_0x65215edf28f0;  alias, 1 drivers
v0x65215edda210_0 .net "Mem_WrData", 31 0, L_0x65215eddfe80;  alias, 1 drivers
v0x65215edda2f0_0 .net "PC", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215edda3b0_0 .net "PCJalr", 31 0, L_0x65215edf01f0;  1 drivers
v0x65215edda4c0_0 .net "PCNext", 31 0, L_0x65215edf00c0;  1 drivers
v0x65215edda5d0_0 .net "PCPlus4", 31 0, L_0x65215eddfde0;  1 drivers
v0x65215edda690_0 .net "PCSrc", 0 0, L_0x65215eddfa70;  alias, 1 drivers
v0x65215edda890_0 .net "PCTarget", 31 0, L_0x65215edeff90;  1 drivers
v0x65215edda9a0_0 .net "ReadData", 31 0, v0x65215edcdf20_0;  alias, 1 drivers
v0x65215eddaab0_0 .net "RegWrite", 0 0, L_0x65215eddf120;  alias, 1 drivers
v0x65215eddab50_0 .net "Result", 31 0, L_0x65215edf2620;  alias, 1 drivers
v0x65215eddac60_0 .net "ResultSrc", 1 0, L_0x65215eddf510;  alias, 1 drivers
v0x65215eddad20_0 .net "SrcA", 31 0, L_0x65215edf06c0;  1 drivers
v0x65215eddae30_0 .net "SrcB", 31 0, L_0x65215edf12e0;  1 drivers
v0x65215eddaf40_0 .net "WriteData", 31 0, L_0x65215edf0dd0;  1 drivers
v0x65215eddb050_0 .net "Zero", 0 0, L_0x65215edf1420;  alias, 1 drivers
v0x65215eddb0f0_0 .net *"_ivl_11", 19 0, L_0x65215edf1a20;  1 drivers
L_0x72902a357408 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215eddb1d0_0 .net/2u *"_ivl_12", 11 0, L_0x72902a357408;  1 drivers
v0x65215eddb2b0_0 .net *"_ivl_17", 19 0, L_0x65215edf1dc0;  1 drivers
L_0x72902a357450 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215eddb390_0 .net/2u *"_ivl_18", 11 0, L_0x72902a357450;  1 drivers
v0x65215eddb470_0 .net "clk", 0 0, v0x65215edde8d0_0;  alias, 1 drivers
v0x65215eddb510_0 .net "reset", 0 0, v0x65215eddecf0_0;  alias, 1 drivers
v0x65215eddb5b0_0 .net "sltu", 0 0, L_0x65215edf1890;  alias, 1 drivers
L_0x65215edf0f20 .part L_0x65215edf2bb0, 15, 5;
L_0x65215edf0fc0 .part L_0x65215edf2bb0, 20, 5;
L_0x65215edf1170 .part L_0x65215edf2bb0, 7, 5;
L_0x65215edf1210 .part L_0x65215edf2bb0, 7, 25;
L_0x65215edf1a20 .part L_0x65215edf2bb0, 12, 20;
L_0x65215edf1ac0 .concat [ 12 20 0 0], L_0x72902a357408, L_0x65215edf1a20;
L_0x65215edf1dc0 .part L_0x65215edf2bb0, 12, 20;
L_0x65215edf1e60 .concat [ 12 20 0 0], L_0x72902a357450, L_0x65215edf1dc0;
L_0x65215edf1ff0 .part L_0x65215edf2bb0, 5, 1;
L_0x65215edf27f0 .part v0x65215edd3a90_0, 31, 1;
S_0x65215edd2070 .scope module, "AuipcAdder" "adder" 11 38, 12 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x65215edd2250 .param/l "WIDTH" 0 12 4, +C4<00000000000000000000000000100000>;
v0x65215edd2390_0 .net "a", 31 0, L_0x65215edf1ac0;  1 drivers
v0x65215edd2490_0 .net "b", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215edd2580_0 .net "sum", 31 0, L_0x65215edf1980;  alias, 1 drivers
L_0x65215edf1980 .arith/sum 32, L_0x65215edf1ac0, v0x65215edd6520_0;
S_0x65215edd26d0 .scope module, "LAuipcMux" "mux2" 11 39, 13 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x65215edd28b0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x65215edd29b0_0 .net "d0", 31 0, L_0x65215edf1980;  alias, 1 drivers
v0x65215edd2aa0_0 .net "d1", 31 0, L_0x65215edf1e60;  1 drivers
v0x65215edd2b60_0 .net "sel", 0 0, L_0x65215edf1ff0;  1 drivers
v0x65215edd2c30_0 .net "y", 31 0, L_0x65215edf1c90;  alias, 1 drivers
L_0x65215edf1c90 .functor MUXZ 32, L_0x65215edf1980, L_0x65215edf1e60, L_0x65215edf1ff0, C4<>;
S_0x65215edd2dc0 .scope module, "alu" "alu" 11 35, 14 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "sltu";
P_0x65215edd2fa0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
L_0x72902a3572a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd31b0_0 .net/2u *"_ivl_0", 31 0, L_0x72902a3572a0;  1 drivers
v0x65215edd32b0_0 .net *"_ivl_10", 0 0, L_0x65215edf15b0;  1 drivers
L_0x72902a357378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x65215edd3370_0 .net/2s *"_ivl_12", 1 0, L_0x72902a357378;  1 drivers
L_0x72902a3573c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65215edd3460_0 .net/2s *"_ivl_14", 1 0, L_0x72902a3573c0;  1 drivers
v0x65215edd3540_0 .net *"_ivl_16", 1 0, L_0x65215edf1770;  1 drivers
v0x65215edd3670_0 .net *"_ivl_2", 0 0, L_0x65215edf1380;  1 drivers
L_0x72902a3572e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x65215edd3730_0 .net/2u *"_ivl_4", 0 0, L_0x72902a3572e8;  1 drivers
L_0x72902a357330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x65215edd3810_0 .net/2u *"_ivl_6", 0 0, L_0x72902a357330;  1 drivers
v0x65215edd38f0_0 .net/s "a", 31 0, L_0x65215edf06c0;  alias, 1 drivers
v0x65215edd39d0_0 .net "alu_ctrl", 3 0, v0x65215edcf460_0;  alias, 1 drivers
v0x65215edd3a90_0 .var "alu_out", 31 0;
v0x65215edd3b70_0 .net "b", 31 0, L_0x65215edf12e0;  alias, 1 drivers
v0x65215edd3c50_0 .net "sltu", 0 0, L_0x65215edf1890;  alias, 1 drivers
v0x65215edd3d40_0 .net "zero", 0 0, L_0x65215edf1420;  alias, 1 drivers
E_0x65215edd3150 .event anyedge, v0x65215edcf460_0, v0x65215edd3b70_0, v0x65215edd38f0_0;
L_0x65215edf1380 .cmp/eq 32, v0x65215edd3a90_0, L_0x72902a3572a0;
L_0x65215edf1420 .functor MUXZ 1, L_0x72902a357330, L_0x72902a3572e8, L_0x65215edf1380, C4<>;
L_0x65215edf15b0 .cmp/gt 32, L_0x65215edf12e0, L_0x65215edf06c0;
L_0x65215edf1770 .functor MUXZ 2, L_0x72902a3573c0, L_0x72902a357378, L_0x65215edf15b0, C4<>;
L_0x65215edf1890 .part L_0x65215edf1770, 0, 1;
S_0x65215edd3f30 .scope module, "ext" "imm_extend" 11 31, 15 3 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x65215edd41c0_0 .var "immext", 31 0;
v0x65215edd42c0_0 .net "immsrc", 1 0, L_0x65215eddf1c0;  alias, 1 drivers
v0x65215edd43d0_0 .net "instr", 31 7, L_0x65215edf1210;  1 drivers
E_0x65215edd3070 .event anyedge, v0x65215edd0080_0, v0x65215edd43d0_0;
S_0x65215edd4510 .scope module, "jalrmux" "mux2" 11 27, 13 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x65215edd4740 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x65215edd4870_0 .net "d0", 31 0, L_0x65215edf00c0;  alias, 1 drivers
v0x65215edd4950_0 .net "d1", 31 0, v0x65215edd3a90_0;  alias, 1 drivers
v0x65215edd4a10_0 .net "sel", 0 0, L_0x65215eddf730;  alias, 1 drivers
v0x65215edd4b00_0 .net "y", 31 0, L_0x65215edf01f0;  alias, 1 drivers
L_0x65215edf01f0 .functor MUXZ 32, L_0x65215edf00c0, v0x65215edd3a90_0, L_0x65215eddf730, C4<>;
S_0x65215edd4c20 .scope module, "pcadd4" "adder" 11 24, 12 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x65215edd4e00 .param/l "WIDTH" 0 12 4, +C4<00000000000000000000000000100000>;
v0x65215edd4f10_0 .net "a", 31 0, v0x65215edd6520_0;  alias, 1 drivers
L_0x72902a357018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x65215edd5040_0 .net "b", 31 0, L_0x72902a357018;  1 drivers
v0x65215edd5120_0 .net "sum", 31 0, L_0x65215eddfde0;  alias, 1 drivers
L_0x65215eddfde0 .arith/sum 32, v0x65215edd6520_0, L_0x72902a357018;
S_0x65215edd5260 .scope module, "pcaddbranch" "adder" 11 25, 12 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x65215edd5440 .param/l "WIDTH" 0 12 4, +C4<00000000000000000000000000100000>;
v0x65215edd5530_0 .net "a", 31 0, v0x65215edd6520_0;  alias, 1 drivers
v0x65215edd5610_0 .net "b", 31 0, v0x65215edd41c0_0;  alias, 1 drivers
v0x65215edd5700_0 .net "sum", 31 0, L_0x65215edeff90;  alias, 1 drivers
L_0x65215edeff90 .arith/sum 32, v0x65215edd6520_0, v0x65215edd41c0_0;
S_0x65215edd5850 .scope module, "pcmux" "mux2" 11 26, 13 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x65215edd5a30 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x65215edd5ba0_0 .net "d0", 31 0, L_0x65215eddfde0;  alias, 1 drivers
v0x65215edd5c90_0 .net "d1", 31 0, L_0x65215edeff90;  alias, 1 drivers
v0x65215edd5d60_0 .net "sel", 0 0, L_0x65215eddfa70;  alias, 1 drivers
v0x65215edd5e60_0 .net "y", 31 0, L_0x65215edf00c0;  alias, 1 drivers
L_0x65215edf00c0 .functor MUXZ 32, L_0x65215eddfde0, L_0x65215edeff90, L_0x65215eddfa70, C4<>;
S_0x65215edd5f80 .scope module, "pcreg" "reset_ff" 11 23, 16 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x65215edd46f0 .param/l "WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
v0x65215edd6360_0 .net "clk", 0 0, v0x65215edde8d0_0;  alias, 1 drivers
v0x65215edd6450_0 .net "d", 31 0, L_0x65215edf01f0;  alias, 1 drivers
v0x65215edd6520_0 .var "q", 31 0;
v0x65215edd65f0_0 .net "rst", 0 0, v0x65215eddecf0_0;  alias, 1 drivers
E_0x65215edd62e0 .event posedge, v0x65215edd65f0_0, v0x65215edcd470_0;
S_0x65215edd6740 .scope module, "resultmux" "mux4" 11 42, 17 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x65215edd68d0 .param/l "WIDTH" 0 17 4, +C4<00000000000000000000000000100000>;
v0x65215edd6ae0_0 .net *"_ivl_1", 0 0, L_0x65215edf20e0;  1 drivers
v0x65215edd6be0_0 .net *"_ivl_3", 0 0, L_0x65215edf2180;  1 drivers
v0x65215edd6cc0_0 .net *"_ivl_4", 31 0, L_0x65215edf2220;  1 drivers
v0x65215edd6db0_0 .net *"_ivl_7", 0 0, L_0x65215edf23a0;  1 drivers
v0x65215edd6e90_0 .net *"_ivl_8", 31 0, L_0x65215edf2580;  1 drivers
v0x65215edd6fc0_0 .net "d0", 31 0, v0x65215edd3a90_0;  alias, 1 drivers
v0x65215edd70d0_0 .net "d1", 31 0, v0x65215edcdf20_0;  alias, 1 drivers
v0x65215edd7190_0 .net "d2", 31 0, L_0x65215eddfde0;  alias, 1 drivers
v0x65215edd7280_0 .net "d3", 31 0, L_0x65215edf1c90;  alias, 1 drivers
v0x65215edd7340_0 .net "sel", 1 0, L_0x65215eddf510;  alias, 1 drivers
v0x65215edd73e0_0 .net "y", 31 0, L_0x65215edf2620;  alias, 1 drivers
L_0x65215edf20e0 .part L_0x65215eddf510, 1, 1;
L_0x65215edf2180 .part L_0x65215eddf510, 0, 1;
L_0x65215edf2220 .functor MUXZ 32, L_0x65215eddfde0, L_0x65215edf1c90, L_0x65215edf2180, C4<>;
L_0x65215edf23a0 .part L_0x65215eddf510, 0, 1;
L_0x65215edf2580 .functor MUXZ 32, v0x65215edd3a90_0, v0x65215edcdf20_0, L_0x65215edf23a0, C4<>;
L_0x65215edf2620 .functor MUXZ 32, L_0x65215edf2580, L_0x65215edf2220, L_0x65215edf20e0, C4<>;
S_0x65215edd75c0 .scope module, "rf" "reg_file" 11 30, 18 8 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /INPUT 5 "rd_addr2";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "rd_data1";
    .port_info 7 /OUTPUT 32 "rd_data2";
P_0x65215edd77a0 .param/l "DATA_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
v0x65215edd79f0_0 .net *"_ivl_0", 31 0, L_0x65215edf03f0;  1 drivers
v0x65215edd7af0_0 .net *"_ivl_10", 6 0, L_0x65215edf05f0;  1 drivers
L_0x72902a3570f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65215edd7bd0_0 .net *"_ivl_13", 1 0, L_0x72902a3570f0;  1 drivers
L_0x72902a357138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd7c90_0 .net/2u *"_ivl_14", 31 0, L_0x72902a357138;  1 drivers
v0x65215edd7d70_0 .net *"_ivl_18", 31 0, L_0x65215edf0850;  1 drivers
L_0x72902a357180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd7ea0_0 .net *"_ivl_21", 26 0, L_0x72902a357180;  1 drivers
L_0x72902a3571c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd7f80_0 .net/2u *"_ivl_22", 31 0, L_0x72902a3571c8;  1 drivers
v0x65215edd8060_0 .net *"_ivl_24", 0 0, L_0x65215edf0980;  1 drivers
v0x65215edd8120_0 .net *"_ivl_26", 31 0, L_0x65215edf0ac0;  1 drivers
v0x65215edd8200_0 .net *"_ivl_28", 6 0, L_0x65215edf0bb0;  1 drivers
L_0x72902a357060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd82e0_0 .net *"_ivl_3", 26 0, L_0x72902a357060;  1 drivers
L_0x72902a357210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65215edd83c0_0 .net *"_ivl_31", 1 0, L_0x72902a357210;  1 drivers
L_0x72902a357258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd84a0_0 .net/2u *"_ivl_32", 31 0, L_0x72902a357258;  1 drivers
L_0x72902a3570a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65215edd8580_0 .net/2u *"_ivl_4", 31 0, L_0x72902a3570a8;  1 drivers
v0x65215edd8660_0 .net *"_ivl_6", 0 0, L_0x65215edf04b0;  1 drivers
v0x65215edd8720_0 .net *"_ivl_8", 31 0, L_0x65215edf0550;  1 drivers
v0x65215edd8800_0 .net "clk", 0 0, v0x65215edde8d0_0;  alias, 1 drivers
v0x65215edd89b0_0 .var/i "i", 31 0;
v0x65215edd8a90_0 .net "rd_addr1", 4 0, L_0x65215edf0f20;  1 drivers
v0x65215edd8b70_0 .net "rd_addr2", 4 0, L_0x65215edf0fc0;  1 drivers
v0x65215edd8c50_0 .net "rd_data1", 31 0, L_0x65215edf06c0;  alias, 1 drivers
v0x65215edd8d10_0 .net "rd_data2", 31 0, L_0x65215edf0dd0;  alias, 1 drivers
v0x65215edd8dd0 .array "reg_file_arr", 31 0, 31 0;
v0x65215edd8e90_0 .net "wr_addr", 4 0, L_0x65215edf1170;  1 drivers
v0x65215edd8f70_0 .net "wr_data", 31 0, L_0x65215edf2620;  alias, 1 drivers
v0x65215edd9030_0 .net "wr_en", 0 0, L_0x65215eddf120;  alias, 1 drivers
L_0x65215edf03f0 .concat [ 5 27 0 0], L_0x65215edf0f20, L_0x72902a357060;
L_0x65215edf04b0 .cmp/ne 32, L_0x65215edf03f0, L_0x72902a3570a8;
L_0x65215edf0550 .array/port v0x65215edd8dd0, L_0x65215edf05f0;
L_0x65215edf05f0 .concat [ 5 2 0 0], L_0x65215edf0f20, L_0x72902a3570f0;
L_0x65215edf06c0 .functor MUXZ 32, L_0x72902a357138, L_0x65215edf0550, L_0x65215edf04b0, C4<>;
L_0x65215edf0850 .concat [ 5 27 0 0], L_0x65215edf0fc0, L_0x72902a357180;
L_0x65215edf0980 .cmp/ne 32, L_0x65215edf0850, L_0x72902a3571c8;
L_0x65215edf0ac0 .array/port v0x65215edd8dd0, L_0x65215edf0bb0;
L_0x65215edf0bb0 .concat [ 5 2 0 0], L_0x65215edf0fc0, L_0x72902a357210;
L_0x65215edf0dd0 .functor MUXZ 32, L_0x72902a357258, L_0x65215edf0ac0, L_0x65215edf0980, C4<>;
S_0x65215edd9250 .scope module, "srcbmux" "mux2" 11 34, 13 4 0, S_0x65215edd1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x65215edd93e0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x65215edd9520_0 .net "d0", 31 0, L_0x65215edf0dd0;  alias, 1 drivers
v0x65215edd9630_0 .net "d1", 31 0, v0x65215edd41c0_0;  alias, 1 drivers
v0x65215edd9720_0 .net "sel", 0 0, L_0x65215eddf2b0;  alias, 1 drivers
v0x65215edd9810_0 .net "y", 31 0, L_0x65215edf12e0;  alias, 1 drivers
L_0x65215edf12e0 .functor MUXZ 32, L_0x65215edf0dd0, v0x65215edd41c0_0, L_0x65215eddf2b0, C4<>;
    .scope S_0x65215edcf9a0;
T_0 ;
    %wait E_0x65215edcfd00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %load/vec4 v0x65215edd0990_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 23, 32, 7;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1168, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 448, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1800, 768, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 516, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %load/vec4 v0x65215edd08d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x65215edd0650_0;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x65215edd0650_0;
    %nor/r;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x65215edcfe50_0;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x65215edcfe50_0;
    %nor/r;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x65215edd0a50_0;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x65215edd0a50_0;
    %nor/r;
    %store/vec4 v0x65215edd0590_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1160, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1826, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1980, 908, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1185, 0, 12;
    %store/vec4 v0x65215edd07f0_0, 0, 12;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x65215edcf200;
T_1 ;
    %wait E_0x65215edb9620;
    %load/vec4 v0x65215edcf560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x65215edcf640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x65215edcf730_0;
    %load/vec4 v0x65215edcf7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
T_1.15 ;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x65215edcf730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
T_1.17 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x65215edcf460_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x65215edd5f80;
T_2 ;
    %wait E_0x65215edd62e0;
    %load/vec4 v0x65215edd65f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65215edd6520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x65215edd6450_0;
    %assign/vec4 v0x65215edd6520_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x65215edd75c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215edd89b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x65215edd89b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x65215edd89b0_0;
    %store/vec4a v0x65215edd8dd0, 4, 0;
    %load/vec4 v0x65215edd89b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edd89b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x65215edd75c0;
T_4 ;
    %wait E_0x65215ecaf6d0;
    %load/vec4 v0x65215edd9030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x65215edd8f70_0;
    %load/vec4 v0x65215edd8e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215edd8dd0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x65215edd3f30;
T_5 ;
    %wait E_0x65215edd3070;
    %load/vec4 v0x65215edd42c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x65215edd41c0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edd41c0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edd41c0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x65215edd41c0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65215edd43d0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x65215edd41c0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x65215edd2dc0;
T_6 ;
    %wait E_0x65215edd3150;
    %load/vec4 v0x65215edd39d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215edd3a90_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %add;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %and;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %or;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x65215edd38f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x65215edd3b70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x65215edd38f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %assign/vec4 v0x65215edd3a90_0, 0;
T_6.15 ;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x65215edd38f0_0;
    %ix/getv 4, v0x65215edd3b70_0;
    %shiftl 4;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x65215edd38f0_0;
    %load/vec4 v0x65215edd3b70_0;
    %xor;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x65215edd38f0_0;
    %ix/getv 4, v0x65215edd3b70_0;
    %shiftr/s 4;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x65215edd38f0_0;
    %ix/getv 4, v0x65215edd3b70_0;
    %shiftr 4;
    %assign/vec4 v0x65215edd3a90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x65215edce420;
T_7 ;
    %vpi_call 6 14 "$readmemh", "code/rv32i_test.hex", v0x65215edceba0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x65215edccb50;
T_8 ;
    %wait E_0x65215ecaf6d0;
    %load/vec4 v0x65215edce2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x65215edcde40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x65215edce1c0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x65215edce000_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x65215edcd580, 4, 5;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x65215edce1c0_0;
    %ix/getv 4, v0x65215edce000_0;
    %store/vec4a v0x65215edcd580, 4, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x65215edccb50;
T_9 ;
    %wait E_0x65215ecffa50;
    %load/vec4 v0x65215edcde40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.6 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.11 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.2 ;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.14 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x65215edce0e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %jmp T_9.21;
T_9.17 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.21;
T_9.18 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.21;
T_9.19 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.21;
T_9.20 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x65215edce000_0;
    %load/vec4a v0x65215edcd580, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65215edcdf20_0, 0, 32;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x65215ed85a30;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215eddeb30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x65215ed85a30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x65215edde8d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215edde8d0_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x65215ed85a30;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65215eddecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215edde340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215edde280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215edde3e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215eddecf0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x65215ed85a30;
T_13 ;
    %wait E_0x65215ecff210;
    %load/vec4 v0x65215edde520_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 32;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 32;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 32;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 32;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 32;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 32;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 32;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 32;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 32;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 32;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 32;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 32;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 32;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 32;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 32;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 32;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 32;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 124, 0, 32;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 32;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 32;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 156, 0, 32;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 172, 0, 32;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 184, 0, 32;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 32;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 212, 0, 32;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 32;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 32;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_13.38, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_13.39, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_13.40, 6;
    %dup/vec4;
    %pushi/vec4 296, 0, 32;
    %cmp/u;
    %jmp/1 T_13.41, 6;
    %dup/vec4;
    %pushi/vec4 308, 0, 32;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 312, 0, 32;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %jmp T_13.44;
T_13.0 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 4294967293, 0, 32;
    %jmp/0xz  T_13.45, 6;
    %vpi_call 3 111 "$display", "1. addi implementation is correct for x0 " {0 0 0};
    %jmp T_13.46;
T_13.45 ;
    %vpi_call 3 113 "$display", "1. addi implementation for x0 is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.46 ;
    %jmp T_13.44;
T_13.1 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_13.47, 6;
    %vpi_call 3 120 "$display", "2. addi implementation is correct " {0 0 0};
    %jmp T_13.48;
T_13.47 ;
    %vpi_call 3 122 "$display", "2. addi implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.48 ;
    %jmp T_13.44;
T_13.2 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_13.49, 6;
    %vpi_call 3 129 "$display", "3. slli implementation is correct " {0 0 0};
    %jmp T_13.50;
T_13.49 ;
    %vpi_call 3 131 "$display", "3. slli implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.50 ;
    %jmp T_13.44;
T_13.3 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.51, 6;
    %vpi_call 3 138 "$display", "4. slti implementation is correct " {0 0 0};
    %jmp T_13.52;
T_13.51 ;
    %vpi_call 3 140 "$display", "4. slti implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.52 ;
    %jmp T_13.44;
T_13.4 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.53, 6;
    %vpi_call 3 147 "$display", "5. sltiu implementation is correct " {0 0 0};
    %jmp T_13.54;
T_13.53 ;
    %vpi_call 3 149 "$display", "5. sltiu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.54 ;
    %jmp T_13.44;
T_13.5 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.55, 6;
    %vpi_call 3 156 "$display", "6. xori implementation is correct " {0 0 0};
    %jmp T_13.56;
T_13.55 ;
    %vpi_call 3 158 "$display", "6. xori implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.56 ;
    %jmp T_13.44;
T_13.6 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 536870911, 0, 32;
    %jmp/0xz  T_13.57, 6;
    %vpi_call 3 165 "$display", "7. srli implementation is correct " {0 0 0};
    %jmp T_13.58;
T_13.57 ;
    %vpi_call 3 167 "$display", "7. srli implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.58 ;
    %jmp T_13.44;
T_13.7 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_13.59, 6;
    %vpi_call 3 174 "$display", "8. srai implementation is correct " {0 0 0};
    %jmp T_13.60;
T_13.59 ;
    %vpi_call 3 176 "$display", "8. srai implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.60 ;
    %jmp T_13.44;
T_13.8 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_13.61, 6;
    %vpi_call 3 183 "$display", "9. ori implementation is correct " {0 0 0};
    %jmp T_13.62;
T_13.61 ;
    %vpi_call 3 185 "$display", "9. ori implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.62 ;
    %jmp T_13.44;
T_13.9 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.63, 6;
    %vpi_call 3 192 "$display", "10. andi implementation is correct" {0 0 0};
    %jmp T_13.64;
T_13.63 ;
    %vpi_call 3 194 "$display", "10. andi implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.64 ;
    %jmp T_13.44;
T_13.10 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_13.65, 6;
    %vpi_call 3 201 "$display", "11. add implementation is correct " {0 0 0};
    %jmp T_13.66;
T_13.65 ;
    %vpi_call 3 203 "$display", "11. add implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.66 ;
    %jmp T_13.44;
T_13.11 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_13.67, 6;
    %vpi_call 3 210 "$display", "12. sub implementation is correct " {0 0 0};
    %jmp T_13.68;
T_13.67 ;
    %vpi_call 3 212 "$display", "12. sub implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.68 ;
    %jmp T_13.44;
T_13.12 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_13.69, 6;
    %vpi_call 3 220 "$display", "13. sll implementation is correct " {0 0 0};
    %jmp T_13.70;
T_13.69 ;
    %vpi_call 3 222 "$display", "13. sll implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.70 ;
    %jmp T_13.44;
T_13.13 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.71, 6;
    %vpi_call 3 229 "$display", "14. slt implementation is correct " {0 0 0};
    %jmp T_13.72;
T_13.71 ;
    %vpi_call 3 231 "$display", "14. slt implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.72 ;
    %jmp T_13.44;
T_13.14 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.73, 6;
    %vpi_call 3 238 "$display", "15. sltu implementation is correct " {0 0 0};
    %jmp T_13.74;
T_13.73 ;
    %vpi_call 3 240 "$display", "15. sltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.74 ;
    %jmp T_13.44;
T_13.15 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_13.75, 6;
    %vpi_call 3 247 "$display", "16. xor implementation is correct " {0 0 0};
    %jmp T_13.76;
T_13.75 ;
    %vpi_call 3 249 "$display", "16. xor implementation is incorrect" {0 0 0};
T_13.76 ;
    %jmp T_13.44;
T_13.16 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.77, 6;
    %vpi_call 3 255 "$display", "17. srl implementation is correct " {0 0 0};
    %jmp T_13.78;
T_13.77 ;
    %vpi_call 3 257 "$display", "17. srl implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.78 ;
    %jmp T_13.44;
T_13.17 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.79, 6;
    %vpi_call 3 264 "$display", "18. sra implementation is correct " {0 0 0};
    %jmp T_13.80;
T_13.79 ;
    %vpi_call 3 266 "$display", "18. sra implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.80 ;
    %jmp T_13.44;
T_13.18 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_13.81, 6;
    %vpi_call 3 273 "$display", "19. or implementation is correct " {0 0 0};
    %jmp T_13.82;
T_13.81 ;
    %vpi_call 3 275 "$display", "19. or implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.82 ;
    %jmp T_13.44;
T_13.19 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.83, 6;
    %vpi_call 3 282 "$display", "20. and implementation is correct " {0 0 0};
    %jmp T_13.84;
T_13.83 ;
    %vpi_call 3 284 "$display", "20. and implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.84 ;
    %jmp T_13.44;
T_13.20 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 33554432, 0, 32;
    %jmp/0xz  T_13.85, 6;
    %vpi_call 3 291 "$display", "21. lui implementation is correct " {0 0 0};
    %jmp T_13.86;
T_13.85 ;
    %vpi_call 3 293 "$display", "21. lui implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.86 ;
    %jmp T_13.44;
T_13.21 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 33554528, 0, 32;
    %jmp/0xz  T_13.87, 6;
    %vpi_call 3 300 "$display", "22. auipc implementation is correct " {0 0 0};
    %jmp T_13.88;
T_13.87 ;
    %vpi_call 3 302 "$display", "22. auipc implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.88 ;
    %jmp T_13.44;
T_13.22 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.91, 9;
    %load/vec4 v0x65215eddecf0_0;
    %nor/r;
    %and;
T_13.91;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.89, 8;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde810_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.92, 8;
    %vpi_call 3 311 "$display", "23. sb implementation is correct" {0 0 0};
    %jmp T_13.93;
T_13.92 ;
    %vpi_call 3 313 "$display", "23. sb implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.93 ;
T_13.89 ;
    %jmp T_13.44;
T_13.23 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.96, 9;
    %load/vec4 v0x65215eddecf0_0;
    %nor/r;
    %and;
T_13.96;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.94, 8;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde810_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.97, 8;
    %vpi_call 3 323 "$display", "24. sh implementation is correct" {0 0 0};
    %jmp T_13.98;
T_13.97 ;
    %vpi_call 3 325 "$display", "24. sh implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.98 ;
T_13.94 ;
    %jmp T_13.44;
T_13.24 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.101, 9;
    %load/vec4 v0x65215eddecf0_0;
    %nor/r;
    %and;
T_13.101;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.99, 8;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde810_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.102, 8;
    %vpi_call 3 335 "$display", "25. sw implementation is correct" {0 0 0};
    %jmp T_13.103;
T_13.102 ;
    %vpi_call 3 337 "$display", "25. sw implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.103 ;
T_13.99 ;
    %jmp T_13.44;
T_13.25 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde770_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.104, 8;
    %vpi_call 3 345 "$display", "26. lb implementation is correct" {0 0 0};
    %jmp T_13.105;
T_13.104 ;
    %vpi_call 3 347 "$display", "26. lb implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.105 ;
    %jmp T_13.44;
T_13.26 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde770_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.106, 8;
    %vpi_call 3 354 "$display", "27. lh implementation is correct" {0 0 0};
    %jmp T_13.107;
T_13.106 ;
    %vpi_call 3 356 "$display", "27. lh implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.107 ;
    %jmp T_13.44;
T_13.27 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde770_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.108, 8;
    %vpi_call 3 363 "$display", "28. lw implementation is correct" {0 0 0};
    %jmp T_13.109;
T_13.108 ;
    %vpi_call 3 365 "$display", "28. lw implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.109 ;
    %jmp T_13.44;
T_13.28 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde770_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.110, 8;
    %vpi_call 3 372 "$display", "29. lbu implementation is correct" {0 0 0};
    %jmp T_13.111;
T_13.110 ;
    %vpi_call 3 374 "$display", "29. lbu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.111 ;
    %jmp T_13.44;
T_13.29 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde1a0_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x65215edde770_0;
    %pushi/vec4 65533, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.112, 8;
    %vpi_call 3 381 "$display", "30. lhu implementation is correct" {0 0 0};
    %jmp T_13.113;
T_13.112 ;
    %vpi_call 3 383 "$display", "30. lhu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.113 ;
    %jmp T_13.44;
T_13.30 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.114, 5;
    %vpi_call 3 389 "$display", "31. blt is executing" {0 0 0};
    %jmp T_13.115;
T_13.114 ;
    %vpi_call 3 391 "$display", "blt struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %vpi_call 3 393 "$stop" {0 0 0};
T_13.115 ;
    %jmp T_13.44;
T_13.31 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.116, 6;
    %vpi_call 3 399 "$display", "31. blt implementation is correct " {0 0 0};
    %jmp T_13.117;
T_13.116 ;
    %vpi_call 3 401 "$display", "31. blt implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.117 ;
    %jmp T_13.44;
T_13.32 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 11, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.118, 5;
    %vpi_call 3 407 "$display", "32. bge is executing" {0 0 0};
    %jmp T_13.119;
T_13.118 ;
    %vpi_call 3 409 "$display", "bge struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %vpi_call 3 411 "$stop" {0 0 0};
T_13.119 ;
    %jmp T_13.44;
T_13.33 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 4294967290, 0, 32;
    %jmp/0xz  T_13.120, 6;
    %vpi_call 3 417 "$display", "32. bge implementation is correct" {0 0 0};
    %jmp T_13.121;
T_13.120 ;
    %vpi_call 3 419 "$display", "32. bge implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.121 ;
    %jmp T_13.44;
T_13.34 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.122, 5;
    %vpi_call 3 425 "$display", "33. bltu is executing" {0 0 0};
    %jmp T_13.123;
T_13.122 ;
    %vpi_call 3 427 "$display", "bltu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %vpi_call 3 429 "$stop" {0 0 0};
T_13.123 ;
    %jmp T_13.44;
T_13.35 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.124, 6;
    %vpi_call 3 435 "$display", "33. bltu implementation is correct " {0 0 0};
    %jmp T_13.125;
T_13.124 ;
    %vpi_call 3 437 "$display", "33. bltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.125 ;
    %jmp T_13.44;
T_13.36 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.126, 5;
    %vpi_call 3 443 "$display", "34. bgeu is executing" {0 0 0};
    %jmp T_13.127;
T_13.126 ;
    %vpi_call 3 445 "$display", "bgeu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %vpi_call 3 447 "$stop" {0 0 0};
T_13.127 ;
    %jmp T_13.44;
T_13.37 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.128, 6;
    %vpi_call 3 453 "$display", "34. bgeu implementation is correct " {0 0 0};
    %jmp T_13.129;
T_13.128 ;
    %vpi_call 3 455 "$display", "34. bgeu implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.129 ;
    %jmp T_13.44;
T_13.38 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.130, 5;
    %vpi_call 3 461 "$display", "35. bne is executing" {0 0 0};
    %jmp T_13.131;
T_13.130 ;
    %vpi_call 3 463 "$display", "bne struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x65215eddea50_0, 0, 32;
    %vpi_call 3 465 "$stop" {0 0 0};
T_13.131 ;
    %jmp T_13.44;
T_13.39 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.132, 6;
    %vpi_call 3 471 "$display", "35. bne implementation is correct " {0 0 0};
    %jmp T_13.133;
T_13.132 ;
    %vpi_call 3 473 "$display", "35. bne implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.133 ;
    %jmp T_13.44;
T_13.40 ;
    %load/vec4 v0x65215edde770_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.134, 5;
    %vpi_call 3 479 "$display", "36. beq is executing" {0 0 0};
    %jmp T_13.135;
T_13.134 ;
    %vpi_call 3 481 "$display", "beq struck in loop" {0 0 0};
    %vpi_call 3 482 "$stop" {0 0 0};
T_13.135 ;
    %jmp T_13.44;
T_13.41 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.136, 6;
    %vpi_call 3 488 "$display", "36. beq implementation is correct " {0 0 0};
    %jmp T_13.137;
T_13.136 ;
    %vpi_call 3 490 "$display", "36. beq implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.137 ;
    %jmp T_13.44;
T_13.42 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 304, 0, 32;
    %jmp/0xz  T_13.138, 6;
    %vpi_call 3 497 "$display", "37. jalr implementation is correct " {0 0 0};
    %jmp T_13.139;
T_13.138 ;
    %vpi_call 3 499 "$display", "37. jalr implementation is incorrect" {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215edde970_0, 0, 32;
T_13.139 ;
    %jmp T_13.44;
T_13.43 ;
    %load/vec4 v0x65215eddec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215eddec10_0, 0, 32;
    %load/vec4 v0x65215edde770_0;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_13.140, 6;
    %vpi_call 3 506 "$display", "38. jal implementation is correct " {0 0 0};
    %jmp T_13.141;
T_13.140 ;
    %vpi_call 3 508 "$display", "38. jal implementation is incorrect" {0 0 0};
T_13.141 ;
    %jmp T_13.44;
T_13.44 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x65215ed85a30;
T_14 ;
    %vpi_call 3 516 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 3 517 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x65215ed85a30 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x65215ed85a30;
T_15 ;
    %wait E_0x65215ecff210;
    %load/vec4 v0x65215eddec10_0;
    %cmpi/s 38, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/1 T_15.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x65215eddea50_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_15.2;
    %jmp/0xz  T_15.0, 5;
    %vpi_call 3 522 "$display", "Faulty Instructions => %d", v0x65215edde970_0 {0 0 0};
    %load/vec4 v0x65215edde970_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.3, 6;
    %vpi_func 3 524 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x65215eddeb30_0, 0, 32;
    %vpi_call 3 525 "$fdisplay", v0x65215eddeb30_0, "%02h", "Errors" {0 0 0};
    %vpi_call 3 526 "$display", "Error(s) encountered, please check your design!" {0 0 0};
    %vpi_call 3 527 "$fclose", v0x65215eddeb30_0 {0 0 0};
    %jmp T_15.4;
T_15.3 ;
    %vpi_func 3 530 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x65215eddeb30_0, 0, 32;
    %vpi_call 3 531 "$fdisplay", v0x65215eddeb30_0, "%02h", "No Errors" {0 0 0};
    %vpi_call 3 532 "$display", "No errors encountered, congratulations!" {0 0 0};
    %vpi_call 3 533 "$fclose", v0x65215eddeb30_0 {0 0 0};
T_15.4 ;
    %vpi_call 3 535 "$stop" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "code/components/mux3.v";
    "code/tb.v";
    "code/t1c_riscv_cpu.v";
    "code/data_mem.v";
    "code/instr_mem.v";
    "code/riscv_cpu.v";
    "code/components/controller.v";
    "code/components/alu_decoder.v";
    "code/components/main_decoder.v";
    "code/components/datapath.v";
    "code/components/adder.v";
    "code/components/mux2.v";
    "code/components/alu.v";
    "code/components/imm_extend.v";
    "code/components/reset_ff.v";
    "code/components/mux4.v";
    "code/components/reg_file.v";
