{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711454126366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711454126368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 18:55:25 2024 " "Processing started: Tue Mar 26 18:55:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711454126368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454126368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454126368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711454126800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711454126801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCounter " "Found entity 1: SecondCounter" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module LEDDisplay(.v " "Can't analyze file -- file module LEDDisplay(.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711454133672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_0 hex_0 ClockDisplay.v(7) " "Verilog HDL Declaration information at ClockDisplay.v(7): object \"Hex_0\" differs only in case from object \"hex_0\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_1 hex_1 ClockDisplay.v(8) " "Verilog HDL Declaration information at ClockDisplay.v(8): object \"Hex_1\" differs only in case from object \"hex_1\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_2 hex_2 ClockDisplay.v(9) " "Verilog HDL Declaration information at ClockDisplay.v(9): object \"Hex_2\" differs only in case from object \"hex_2\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_3 hex_3 ClockDisplay.v(10) " "Verilog HDL Declaration information at ClockDisplay.v(10): object \"Hex_3\" differs only in case from object \"hex_3\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_4 hex_4 ClockDisplay.v(11) " "Verilog HDL Declaration information at ClockDisplay.v(11): object \"Hex_4\" differs only in case from object \"hex_4\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_5 hex_5 ClockDisplay.v(13) " "Verilog HDL Declaration information at ClockDisplay.v(13): object \"Hex_5\" differs only in case from object \"hex_5\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711454133676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "LEDDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/LEDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HourCounter " "Found entity 1: HourCounter" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file daycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DayCounter " "Found entity 1: DayCounter" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file monthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonthCounter " "Found entity 1: MonthCounter" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yearcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file yearcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 YearCounter " "Found entity 1: YearCounter" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454133687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711454133766 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state ClockDisplay.v(142) " "Verilog HDL Always Construct warning at ClockDisplay.v(142): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711454133774 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds ClockDisplay.v(162) " "Verilog HDL Always Construct warning at ClockDisplay.v(162): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(162) " "Verilog HDL assignment warning at ClockDisplay.v(162): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds ClockDisplay.v(163) " "Verilog HDL Always Construct warning at ClockDisplay.v(163): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(163) " "Verilog HDL assignment warning at ClockDisplay.v(163): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes ClockDisplay.v(165) " "Verilog HDL Always Construct warning at ClockDisplay.v(165): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(165) " "Verilog HDL assignment warning at ClockDisplay.v(165): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes ClockDisplay.v(166) " "Verilog HDL Always Construct warning at ClockDisplay.v(166): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(166) " "Verilog HDL assignment warning at ClockDisplay.v(166): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133775 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours ClockDisplay.v(168) " "Verilog HDL Always Construct warning at ClockDisplay.v(168): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(168) " "Verilog HDL assignment warning at ClockDisplay.v(168): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours ClockDisplay.v(169) " "Verilog HDL Always Construct warning at ClockDisplay.v(169): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(169) " "Verilog HDL assignment warning at ClockDisplay.v(169): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "days ClockDisplay.v(175) " "Verilog HDL Always Construct warning at ClockDisplay.v(175): variable \"days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(175) " "Verilog HDL assignment warning at ClockDisplay.v(175): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "days ClockDisplay.v(176) " "Verilog HDL Always Construct warning at ClockDisplay.v(176): variable \"days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(176) " "Verilog HDL assignment warning at ClockDisplay.v(176): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "months ClockDisplay.v(178) " "Verilog HDL Always Construct warning at ClockDisplay.v(178): variable \"months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(178) " "Verilog HDL assignment warning at ClockDisplay.v(178): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133776 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "months ClockDisplay.v(179) " "Verilog HDL Always Construct warning at ClockDisplay.v(179): variable \"months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(179) " "Verilog HDL assignment warning at ClockDisplay.v(179): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "years ClockDisplay.v(181) " "Verilog HDL Always Construct warning at ClockDisplay.v(181): variable \"years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(181) " "Verilog HDL assignment warning at ClockDisplay.v(181): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "years ClockDisplay.v(182) " "Verilog HDL Always Construct warning at ClockDisplay.v(182): variable \"years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(182) " "Verilog HDL assignment warning at ClockDisplay.v(182): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133777 "|ClockDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state ClockDisplay.v(142) " "Inferred latch for \"state\" at ClockDisplay.v(142)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454133778 "|ClockDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:OHC " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:OHC\"" {  } { { "ClockDisplay.v" "OHC" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133823 "|ClockDisplay|one_hz_clock:OHC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:sc\"" {  } { { "ClockDisplay.v" "sc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SecondCounter.v(20) " "Verilog HDL assignment warning at SecondCounter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133826 "|ClockDisplay|SecondCounter:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:mc\"" {  } { { "ClockDisplay.v" "mc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MinuteCounter.v(19) " "Verilog HDL assignment warning at MinuteCounter.v(19): truncated value with size 32 to match size of target (6)" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133828 "|ClockDisplay|MinuteCounter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:hc\"" {  } { { "ClockDisplay.v" "hc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 HourCounter.v(20) " "Verilog HDL assignment warning at HourCounter.v(20): truncated value with size 32 to match size of target (5)" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133829 "|ClockDisplay|HourCounter:hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DayCounter DayCounter:dc " "Elaborating entity \"DayCounter\" for hierarchy \"DayCounter:dc\"" {  } { { "ClockDisplay.v" "dc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(13) " "Verilog HDL assignment warning at DayCounter.v(13): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133830 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(18) " "Verilog HDL assignment warning at DayCounter.v(18): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133830 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(27) " "Verilog HDL assignment warning at DayCounter.v(27): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133830 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(30) " "Verilog HDL assignment warning at DayCounter.v(30): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133830 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(36) " "Verilog HDL assignment warning at DayCounter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133831 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(39) " "Verilog HDL assignment warning at DayCounter.v(39): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133831 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(45) " "Verilog HDL assignment warning at DayCounter.v(45): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133831 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(48) " "Verilog HDL assignment warning at DayCounter.v(48): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133831 "|ClockDisplay|DayCounter:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonthCounter MonthCounter:monthc " "Elaborating entity \"MonthCounter\" for hierarchy \"MonthCounter:monthc\"" {  } { { "ClockDisplay.v" "monthc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MonthCounter.v(20) " "Verilog HDL assignment warning at MonthCounter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133832 "|ClockDisplay|MonthCounter:monthc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YearCounter YearCounter:yc " "Elaborating entity \"YearCounter\" for hierarchy \"YearCounter:yc\"" {  } { { "ClockDisplay.v" "yc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 YearCounter.v(19) " "Verilog HDL assignment warning at YearCounter.v(19): truncated value with size 32 to match size of target (7)" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454133833 "|ClockDisplay|YearCounter:yc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDisplay LEDDisplay:hex_0 " "Elaborating entity \"LEDDisplay\" for hierarchy \"LEDDisplay:hex_0\"" {  } { { "ClockDisplay.v" "hex_0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454133833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ClockDisplay.v" "Mod0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "ClockDisplay.v" "Mod5" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ClockDisplay.v" "Div0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "ClockDisplay.v" "Div5" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ClockDisplay.v" "Mod1" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "ClockDisplay.v" "Mod4" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ClockDisplay.v" "Div1" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "ClockDisplay.v" "Div4" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ClockDisplay.v" "Mod2" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ClockDisplay.v" "Mod3" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "ClockDisplay.v" "Div2" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "ClockDisplay.v" "Div3" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454134236 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711454134236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134321 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134480 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134546 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134591 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134633 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134702 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134740 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454134810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454134810 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454134810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454134841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454134841 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711454134991 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 16 -1 0 } } { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 13 -1 0 } } { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711454135008 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711454135008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex_5\[5\] GND " "Pin \"Hex_5\[5\]\" is stuck at GND" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711454135080 "|ClockDisplay|Hex_5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711454135080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711454135158 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div5\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_44f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_44f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_ghm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div3\|lpm_divide_ghm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_44f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_ghm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div2\|lpm_divide_ghm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_44f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454135628 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1711454135628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454135682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711454135912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454135912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_day " "No output dependent on input pin \"reset_day\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454136022 "|ClockDisplay|reset_day"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_month " "No output dependent on input pin \"reset_month\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454136022 "|ClockDisplay|reset_month"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711454136022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "544 " "Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711454136023 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711454136023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "497 " "Implemented 497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711454136023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711454136023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711454136043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 18:55:36 2024 " "Processing ended: Tue Mar 26 18:55:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711454136043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711454136043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711454136043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454136043 ""}
