# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cnt4.srcs/sources_1/new/cnt4.vhd" \
"../../../../cnt4.srcs/sim_1/new/cnt4_tb.vhd" \

# Do not sort compile order
nosort
