# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/sim/TOP_axi_bram_ctrl_0_0.vhd" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_rst_ps7_0_50M_0/sim/TOP_rst_ps7_0_50M_0.vhd" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/sim/bd_ab6f_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
