|DE10_Lite_UART
Clk => Uart_Tx~reg0.CLK
Clk => SIGNAL_Data_Rx[0].CLK
Clk => SIGNAL_Data_Rx[1].CLK
Clk => SIGNAL_Data_Rx[2].CLK
Clk => SIGNAL_Data_Rx[3].CLK
Clk => SIGNAL_Data_Rx[4].CLK
Clk => SIGNAL_Data_Rx[5].CLK
Clk => SIGNAL_Data_Rx[6].CLK
Clk => SIGNAL_Data_Rx[7].CLK
Clk => SIGNAL_Bit_Index_Rx[0].CLK
Clk => SIGNAL_Bit_Index_Rx[1].CLK
Clk => SIGNAL_Bit_Index_Rx[2].CLK
Clk => SIGNAL_Bit_Index_Rx[3].CLK
Clk => SIGNAL_Bit_Index_Tx[0].CLK
Clk => SIGNAL_Bit_Index_Tx[1].CLK
Clk => SIGNAL_Bit_Index_Tx[2].CLK
Clk => SIGNAL_Bit_Index_Tx[3].CLK
Clk => Rx_Data[0]~reg0.CLK
Clk => Rx_Data[1]~reg0.CLK
Clk => Rx_Data[2]~reg0.CLK
Clk => Rx_Data[3]~reg0.CLK
Clk => Rx_Data[4]~reg0.CLK
Clk => Rx_Data[5]~reg0.CLK
Clk => Rx_Data[6]~reg0.CLK
Clk => Rx_Data[7]~reg0.CLK
Clk => SIGNAL_Data_Reg[0].CLK
Clk => SIGNAL_Data_Reg[1].CLK
Clk => SIGNAL_Data_Reg[2].CLK
Clk => SIGNAL_Data_Reg[3].CLK
Clk => SIGNAL_Data_Reg[4].CLK
Clk => SIGNAL_Data_Reg[5].CLK
Clk => SIGNAL_Data_Reg[6].CLK
Clk => SIGNAL_Data_Reg[7].CLK
Clk => SIGNAL_Data_Reg[8].CLK
Clk => SIGNAL_Data_Reg[9].CLK
Clk => SIGNAL_Load_Save.CLK
Clk => SIGNAL_Data_Tx[0].CLK
Clk => SIGNAL_Data_Tx[1].CLK
Clk => SIGNAL_Data_Tx[2].CLK
Clk => SIGNAL_Data_Tx[3].CLK
Clk => SIGNAL_Data_Tx[4].CLK
Clk => SIGNAL_Data_Tx[5].CLK
Clk => SIGNAL_Data_Tx[6].CLK
Clk => SIGNAL_Data_Tx[7].CLK
Clk => SIGNAL_Tick.CLK
Clk => SIGNAL_Counter[0].CLK
Clk => SIGNAL_Counter[1].CLK
Clk => SIGNAL_Counter[2].CLK
Clk => SIGNAL_Counter[3].CLK
Clk => SIGNAL_Counter[4].CLK
Clk => SIGNAL_Counter[5].CLK
Clk => SIGNAL_Counter[6].CLK
Clk => SIGNAL_Counter[7].CLK
Clk => SIGNAL_Counter[8].CLK
Clk => SIGNAL_Counter[9].CLK
Clk => SIGNAL_Counter[10].CLK
Clk => SIGNAL_Counter[11].CLK
Clk => SIGNAL_Counter[12].CLK
Clk => SIGNAL_Counter[13].CLK
Clk => SIGNAL_Etape_Lecture~5.DATAIN
Clk => SIGNAL_Etape~7.DATAIN
Reset_n => Uart_Tx~reg0.PRESET
Reset_n => SIGNAL_Data_Rx[0].ACLR
Reset_n => SIGNAL_Data_Rx[1].ACLR
Reset_n => SIGNAL_Data_Rx[2].ACLR
Reset_n => SIGNAL_Data_Rx[3].ACLR
Reset_n => SIGNAL_Data_Rx[4].ACLR
Reset_n => SIGNAL_Data_Rx[5].ACLR
Reset_n => SIGNAL_Data_Rx[6].ACLR
Reset_n => SIGNAL_Data_Rx[7].ACLR
Reset_n => SIGNAL_Bit_Index_Rx[0].ACLR
Reset_n => SIGNAL_Bit_Index_Rx[1].ACLR
Reset_n => SIGNAL_Bit_Index_Rx[2].ACLR
Reset_n => SIGNAL_Bit_Index_Rx[3].ACLR
Reset_n => SIGNAL_Bit_Index_Tx[0].ACLR
Reset_n => SIGNAL_Bit_Index_Tx[1].ACLR
Reset_n => SIGNAL_Bit_Index_Tx[2].ACLR
Reset_n => SIGNAL_Bit_Index_Tx[3].ACLR
Reset_n => Rx_Data[0]~reg0.ACLR
Reset_n => Rx_Data[1]~reg0.ACLR
Reset_n => Rx_Data[2]~reg0.ACLR
Reset_n => Rx_Data[3]~reg0.ACLR
Reset_n => Rx_Data[4]~reg0.ACLR
Reset_n => Rx_Data[5]~reg0.ACLR
Reset_n => Rx_Data[6]~reg0.ACLR
Reset_n => Rx_Data[7]~reg0.ACLR
Reset_n => SIGNAL_Data_Reg[0].ACLR
Reset_n => SIGNAL_Data_Reg[1].ACLR
Reset_n => SIGNAL_Data_Reg[2].ACLR
Reset_n => SIGNAL_Data_Reg[3].ACLR
Reset_n => SIGNAL_Data_Reg[4].ACLR
Reset_n => SIGNAL_Data_Reg[5].ACLR
Reset_n => SIGNAL_Data_Reg[6].ACLR
Reset_n => SIGNAL_Data_Reg[7].ACLR
Reset_n => SIGNAL_Data_Reg[8].ACLR
Reset_n => SIGNAL_Data_Reg[9].ACLR
Reset_n => SIGNAL_Tick.ACLR
Reset_n => SIGNAL_Counter[0].ACLR
Reset_n => SIGNAL_Counter[1].ACLR
Reset_n => SIGNAL_Counter[2].ACLR
Reset_n => SIGNAL_Counter[3].ACLR
Reset_n => SIGNAL_Counter[4].ACLR
Reset_n => SIGNAL_Counter[5].ACLR
Reset_n => SIGNAL_Counter[6].ACLR
Reset_n => SIGNAL_Counter[7].ACLR
Reset_n => SIGNAL_Counter[8].ACLR
Reset_n => SIGNAL_Counter[9].ACLR
Reset_n => SIGNAL_Counter[10].ACLR
Reset_n => SIGNAL_Counter[11].ACLR
Reset_n => SIGNAL_Counter[12].ACLR
Reset_n => SIGNAL_Counter[13].ACLR
Reset_n => SIGNAL_Data_Tx[0].ACLR
Reset_n => SIGNAL_Data_Tx[1].ACLR
Reset_n => SIGNAL_Data_Tx[2].ACLR
Reset_n => SIGNAL_Data_Tx[3].ACLR
Reset_n => SIGNAL_Data_Tx[4].ACLR
Reset_n => SIGNAL_Data_Tx[5].ACLR
Reset_n => SIGNAL_Data_Tx[6].ACLR
Reset_n => SIGNAL_Data_Tx[7].ACLR
Reset_n => SIGNAL_Etape_Lecture~7.DATAIN
Reset_n => SIGNAL_Etape~9.DATAIN
Reset_n => SIGNAL_Load_Save.ENA
Load[0] => SIGNAL_Data_Tx[7].ENA
Load[0] => SIGNAL_Data_Tx[6].ENA
Load[0] => SIGNAL_Data_Tx[5].ENA
Load[0] => SIGNAL_Data_Tx[4].ENA
Load[0] => SIGNAL_Data_Tx[3].ENA
Load[0] => SIGNAL_Data_Tx[2].ENA
Load[0] => SIGNAL_Data_Tx[1].ENA
Load[0] => SIGNAL_Data_Tx[0].ENA
Load[0] => SIGNAL_Load_Save.DATAIN
Load[1] => ~NO_FANOUT~
Load[2] => ~NO_FANOUT~
Load[3] => ~NO_FANOUT~
Load[4] => ~NO_FANOUT~
Load[5] => ~NO_FANOUT~
Load[6] => ~NO_FANOUT~
Load[7] => ~NO_FANOUT~
Load[8] => ~NO_FANOUT~
Load[9] => ~NO_FANOUT~
Load[10] => ~NO_FANOUT~
Load[11] => ~NO_FANOUT~
Load[12] => ~NO_FANOUT~
Load[13] => ~NO_FANOUT~
Load[14] => ~NO_FANOUT~
Load[15] => ~NO_FANOUT~
Load[16] => ~NO_FANOUT~
Load[17] => ~NO_FANOUT~
Load[18] => ~NO_FANOUT~
Load[19] => ~NO_FANOUT~
Load[20] => ~NO_FANOUT~
Load[21] => ~NO_FANOUT~
Load[22] => ~NO_FANOUT~
Load[23] => ~NO_FANOUT~
Load[24] => ~NO_FANOUT~
Load[25] => ~NO_FANOUT~
Load[26] => ~NO_FANOUT~
Load[27] => ~NO_FANOUT~
Load[28] => ~NO_FANOUT~
Load[29] => ~NO_FANOUT~
Load[30] => ~NO_FANOUT~
Load[31] => ~NO_FANOUT~
Ascii[0] => SIGNAL_Data_Tx[0].DATAIN
Ascii[1] => SIGNAL_Data_Tx[1].DATAIN
Ascii[2] => SIGNAL_Data_Tx[2].DATAIN
Ascii[3] => SIGNAL_Data_Tx[3].DATAIN
Ascii[4] => SIGNAL_Data_Tx[4].DATAIN
Ascii[5] => SIGNAL_Data_Tx[5].DATAIN
Ascii[6] => SIGNAL_Data_Tx[6].DATAIN
Ascii[7] => SIGNAL_Data_Tx[7].DATAIN
Ascii[8] => ~NO_FANOUT~
Ascii[9] => ~NO_FANOUT~
Ascii[10] => ~NO_FANOUT~
Ascii[11] => ~NO_FANOUT~
Ascii[12] => ~NO_FANOUT~
Ascii[13] => ~NO_FANOUT~
Ascii[14] => ~NO_FANOUT~
Ascii[15] => ~NO_FANOUT~
Ascii[16] => ~NO_FANOUT~
Ascii[17] => ~NO_FANOUT~
Ascii[18] => ~NO_FANOUT~
Ascii[19] => ~NO_FANOUT~
Ascii[20] => ~NO_FANOUT~
Ascii[21] => ~NO_FANOUT~
Ascii[22] => ~NO_FANOUT~
Ascii[23] => ~NO_FANOUT~
Ascii[24] => ~NO_FANOUT~
Ascii[25] => ~NO_FANOUT~
Ascii[26] => ~NO_FANOUT~
Ascii[27] => ~NO_FANOUT~
Ascii[28] => ~NO_FANOUT~
Ascii[29] => ~NO_FANOUT~
Ascii[30] => ~NO_FANOUT~
Ascii[31] => ~NO_FANOUT~
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Data_Rx.DATAB
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => Rx_Data.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Data_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Etape_Lecture.OUTPUTSELECT
Uart_Rx => SIGNAL_Bit_Index_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Bit_Index_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Bit_Index_Rx.OUTPUTSELECT
Uart_Rx => SIGNAL_Bit_Index_Rx.OUTPUTSELECT
Rx_Data[0] << Rx_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[1] << Rx_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[2] << Rx_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[3] << Rx_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[4] << Rx_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[5] << Rx_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[6] << Rx_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[7] << Rx_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Data[8] << <GND>
Rx_Data[9] << <GND>
Rx_Data[10] << <GND>
Rx_Data[11] << <GND>
Rx_Data[12] << <GND>
Rx_Data[13] << <GND>
Rx_Data[14] << <GND>
Rx_Data[15] << <GND>
Rx_Data[16] << <GND>
Rx_Data[17] << <GND>
Rx_Data[18] << <GND>
Rx_Data[19] << <GND>
Rx_Data[20] << <GND>
Rx_Data[21] << <GND>
Rx_Data[22] << <GND>
Rx_Data[23] << <GND>
Rx_Data[24] << <GND>
Rx_Data[25] << <GND>
Rx_Data[26] << <GND>
Rx_Data[27] << <GND>
Rx_Data[28] << <GND>
Rx_Data[29] << <GND>
Rx_Data[30] << <GND>
Rx_Data[31] << <GND>
Uart_Tx << Uart_Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


