Input file: fe/ips/udma/udma_anc/README.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-----------------------------------------------+------+-----+-----------------------------------------+
    |                     Name                      |Offset|Width|               Description               |
    +===============================================+======+=====+=========================================+
    |:ref:`STREAM_IN_CFG_0<sfu_STREAM_IN_CFG_0>`    |     0|   32|Configuration for stream input 0         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_1<sfu_STREAM_IN_CFG_1>`    |     4|   32|Configuration for stream input 1         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_2<sfu_STREAM_IN_CFG_2>`    |     8|   32|Configuration for stream input 2         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_3<sfu_STREAM_IN_CFG_3>`    |    12|   32|Configuration for stream input 3         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_4<sfu_STREAM_IN_CFG_4>`    |    16|   32|Configuration for stream input 4         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_5<sfu_STREAM_IN_CFG_5>`    |    20|   32|Configuration for stream input 5         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_6<sfu_STREAM_IN_CFG_6>`    |    24|   32|Configuration for stream input 6         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_IN_CFG_7<sfu_STREAM_IN_CFG_7>`    |    28|   32|Configuration for stream input 7         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_0<sfu_STREAM_OUT_CFG_0>`  |    32|   32|Configuration for stream input 0         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_1<sfu_STREAM_OUT_CFG_1>`  |    36|   32|Configuration for stream input 1         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_2<sfu_STREAM_OUT_CFG_2>`  |    40|   32|Configuration for stream input 2         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_3<sfu_STREAM_OUT_CFG_3>`  |    44|   32|Configuration for stream input 3         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_4<sfu_STREAM_OUT_CFG_4>`  |    48|   32|Configuration for stream input 4         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_5<sfu_STREAM_OUT_CFG_5>`  |    52|   32|Configuration for stream input 5         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_6<sfu_STREAM_OUT_CFG_6>`  |    56|   32|Configuration for stream input 6         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`STREAM_OUT_CFG_7<sfu_STREAM_OUT_CFG_7>`  |    60|   32|Configuration for stream input 7         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_0<sfu_MEM_IN_CFG_0>`          |    64|   32|Configuration for memory input 0         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_1<sfu_MEM_IN_CFG_1>`          |    68|   32|Configuration for memory input 1         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_2<sfu_MEM_IN_CFG_2>`          |    72|   32|Configuration for memory input 2         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_3<sfu_MEM_IN_CFG_3>`          |    76|   32|Configuration for memory input 3         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_4<sfu_MEM_IN_CFG_4>`          |    80|   32|Configuration for memory input 4         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_5<sfu_MEM_IN_CFG_5>`          |    84|   32|Configuration for memory input 5         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_6<sfu_MEM_IN_CFG_6>`          |    88|   32|Configuration for memory input 6         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_IN_CFG_7<sfu_MEM_IN_CFG_7>`          |    92|   32|Configuration for memory input 7         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_0<sfu_MEM_OUT_CFG_0>`        |    96|   32|Configuration for memory input 0         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_1<sfu_MEM_OUT_CFG_1>`        |   100|   32|Configuration for memory input 1         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_2<sfu_MEM_OUT_CFG_2>`        |   104|   32|Configuration for memory input 2         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_3<sfu_MEM_OUT_CFG_3>`        |   108|   32|Configuration for memory input 3         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_4<sfu_MEM_OUT_CFG_4>`        |   112|   32|Configuration for memory input 4         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_5<sfu_MEM_OUT_CFG_5>`        |   116|   32|Configuration for memory input 5         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_6<sfu_MEM_OUT_CFG_6>`        |   120|   32|Configuration for memory input 6         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MEM_OUT_CFG_7<sfu_MEM_OUT_CFG_7>`        |   124|   32|Configuration for memory input 7         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_CFG_0<sfu_GFU_CFG_0>`                |   128|   32|Configuration GFU0                       |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_REG_0<sfu_GFU_REG_0>`                |   132|   32|Register operand for GFU0                |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_COE_PTR_0<sfu_GFU_COE_PTR_0>`        |   136|   32|L2 pointer to coefficient buffer for GFU0|
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_DLY_PTR_0<sfu_GFU_DLY_PTR_0>`        |   140|   32|L2 pointer to delay buffer for GFU0      |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_CFG_1<sfu_GFU_CFG_1>`                |   144|   32|Configuration GFU1                       |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_REG_1<sfu_GFU_REG_1>`                |   148|   32|Register operand for GFU1                |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_COE_PTR_1<sfu_GFU_COE_PTR_1>`        |   152|   32|L2 pointer to coefficient buffer for GFU1|
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_DLY_PTR_1<sfu_GFU_DLY_PTR_1>`        |   156|   32|L2 pointer to delay buffer for GFU1      |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_CFG_2<sfu_GFU_CFG_2>`                |   160|   32|Configuration GFU2                       |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_REG_2<sfu_GFU_REG_2>`                |   164|   32|Register operand for GFU2                |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_COE_PTR_2<sfu_GFU_COE_PTR_2>`        |   168|   32|L2 pointer to coefficient buffer for GFU2|
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_DLY_PTR_2<sfu_GFU_DLY_PTR_2>`        |   172|   32|L2 pointer to delay buffer for GFU2      |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_CFG_3<sfu_GFU_CFG_3>`                |   176|   32|Configuration GFU3                       |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_REG_3<sfu_GFU_REG_3>`                |   180|   32|Register operand for GFU3                |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_COE_PTR_3<sfu_GFU_COE_PTR_3>`        |   184|   32|L2 pointer to coefficient buffer for GFU3|
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`GFU_DLY_PTR_3<sfu_GFU_DLY_PTR_3>`        |   188|   32|L2 pointer to delay buffer for GFU3      |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`SPLIT_CFG_0<sfu_SPLIT_CFG_0>`            |   192|   32|Configuration for SPLITTER0              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`SPLIT_CFG_1<sfu_SPLIT_CFG_1>`            |   196|   32|Configuration for SPLITTER1              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`SPLIT_CFG_2<sfu_SPLIT_CFG_2>`            |   200|   32|Configuration for SPLITTER2              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`SPLIT_CFG_3<sfu_SPLIT_CFG_3>`            |   204|   32|Configuration for SPLITTER3              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MIXER_CFG_0<sfu_MIXER_CFG_0>`            |   208|   32|Configuration for MIXER0                 |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MIXER_CFG_1<sfu_MIXER_CFG_1>`            |   212|   32|Configuration for MIXER1                 |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MIXER_CFG_2<sfu_MIXER_CFG_2>`            |   216|   32|Configuration for MIXER2                 |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`MIXER_CFG_3<sfu_MIXER_CFG_3>`            |   220|   32|Configuration for MIXER3                 |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_CTRL_CFG_0<sfu_ASRC_CTRL_CFG_0>`    |   224|   32|Configuration for control block0         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_CTRL_CFG_1<sfu_ASRC_CTRL_CFG_1>`    |   228|   32|Configuration for control block1         |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_IDOUT_0<sfu_ASRC_LANE_IDOUT_0>`|   232|   32|Output target IDs for lane0              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_CFG_0<sfu_ASRC_LANE_CFG_0>`    |   236|   32|Configuration for lane0                  |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_IDOUT_1<sfu_ASRC_LANE_IDOUT_1>`|   240|   32|Output target IDs for lane1              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_CFG_1<sfu_ASRC_LANE_CFG_1>`    |   244|   32|Configuration for lane1                  |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_IDOUT_2<sfu_ASRC_LANE_IDOUT_2>`|   248|   32|Output target IDs for lane2              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_CFG_2<sfu_ASRC_LANE_CFG_2>`    |   252|   32|Configuration for lane2                  |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_IDOUT_3<sfu_ASRC_LANE_IDOUT_3>`|   256|   32|Output target IDs for lane3              |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_LANE_CFG_3<sfu_ASRC_LANE_CFG_3>`    |   260|   32|Configuration for lane3                  |
    +-----------------------------------------------+------+-----+-----------------------------------------+
    |:ref:`ASRC_STATUS<sfu_ASRC_STATUS>`            |   264|   32|Global configuration of ASRC             |
    +-----------------------------------------------+------+-----+-----------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 0
                #define SFU_STREAM_IN_CFG_0_OFFSET               0x0
        
                // Configuration for stream input 1
                #define SFU_STREAM_IN_CFG_1_OFFSET               0x4
        
                // Configuration for stream input 2
                #define SFU_STREAM_IN_CFG_2_OFFSET               0x8
        
                // Configuration for stream input 3
                #define SFU_STREAM_IN_CFG_3_OFFSET               0xc
        
                // Configuration for stream input 4
                #define SFU_STREAM_IN_CFG_4_OFFSET               0x10
        
                // Configuration for stream input 5
                #define SFU_STREAM_IN_CFG_5_OFFSET               0x14
        
                // Configuration for stream input 6
                #define SFU_STREAM_IN_CFG_6_OFFSET               0x18
        
                // Configuration for stream input 7
                #define SFU_STREAM_IN_CFG_7_OFFSET               0x1c
        
                // Configuration for stream input 0
                #define SFU_STREAM_OUT_CFG_0_OFFSET              0x20
        
                // Configuration for stream input 1
                #define SFU_STREAM_OUT_CFG_1_OFFSET              0x24
        
                // Configuration for stream input 2
                #define SFU_STREAM_OUT_CFG_2_OFFSET              0x28
        
                // Configuration for stream input 3
                #define SFU_STREAM_OUT_CFG_3_OFFSET              0x2c
        
                // Configuration for stream input 4
                #define SFU_STREAM_OUT_CFG_4_OFFSET              0x30
        
                // Configuration for stream input 5
                #define SFU_STREAM_OUT_CFG_5_OFFSET              0x34
        
                // Configuration for stream input 6
                #define SFU_STREAM_OUT_CFG_6_OFFSET              0x38
        
                // Configuration for stream input 7
                #define SFU_STREAM_OUT_CFG_7_OFFSET              0x3c
        
                // Configuration for memory input 0
                #define SFU_MEM_IN_CFG_0_OFFSET                  0x40
        
                // Configuration for memory input 1
                #define SFU_MEM_IN_CFG_1_OFFSET                  0x44
        
                // Configuration for memory input 2
                #define SFU_MEM_IN_CFG_2_OFFSET                  0x48
        
                // Configuration for memory input 3
                #define SFU_MEM_IN_CFG_3_OFFSET                  0x4c
        
                // Configuration for memory input 4
                #define SFU_MEM_IN_CFG_4_OFFSET                  0x50
        
                // Configuration for memory input 5
                #define SFU_MEM_IN_CFG_5_OFFSET                  0x54
        
                // Configuration for memory input 6
                #define SFU_MEM_IN_CFG_6_OFFSET                  0x58
        
                // Configuration for memory input 7
                #define SFU_MEM_IN_CFG_7_OFFSET                  0x5c
        
                // Configuration for memory input 0
                #define SFU_MEM_OUT_CFG_0_OFFSET                 0x60
        
                // Configuration for memory input 1
                #define SFU_MEM_OUT_CFG_1_OFFSET                 0x64
        
                // Configuration for memory input 2
                #define SFU_MEM_OUT_CFG_2_OFFSET                 0x68
        
                // Configuration for memory input 3
                #define SFU_MEM_OUT_CFG_3_OFFSET                 0x6c
        
                // Configuration for memory input 4
                #define SFU_MEM_OUT_CFG_4_OFFSET                 0x70
        
                // Configuration for memory input 5
                #define SFU_MEM_OUT_CFG_5_OFFSET                 0x74
        
                // Configuration for memory input 6
                #define SFU_MEM_OUT_CFG_6_OFFSET                 0x78
        
                // Configuration for memory input 7
                #define SFU_MEM_OUT_CFG_7_OFFSET                 0x7c
        
                // Configuration GFU0
                #define SFU_GFU_CFG_0_OFFSET                     0x80
        
                // Register operand for GFU0
                #define SFU_GFU_REG_0_OFFSET                     0x84
        
                // L2 pointer to coefficient buffer for GFU0
                #define SFU_GFU_COE_PTR_0_OFFSET                 0x88
        
                // L2 pointer to delay buffer for GFU0
                #define SFU_GFU_DLY_PTR_0_OFFSET                 0x8c
        
                // Configuration GFU1
                #define SFU_GFU_CFG_1_OFFSET                     0x90
        
                // Register operand for GFU1
                #define SFU_GFU_REG_1_OFFSET                     0x94
        
                // L2 pointer to coefficient buffer for GFU1
                #define SFU_GFU_COE_PTR_1_OFFSET                 0x98
        
                // L2 pointer to delay buffer for GFU1
                #define SFU_GFU_DLY_PTR_1_OFFSET                 0x9c
        
                // Configuration GFU2
                #define SFU_GFU_CFG_2_OFFSET                     0xa0
        
                // Register operand for GFU2
                #define SFU_GFU_REG_2_OFFSET                     0xa4
        
                // L2 pointer to coefficient buffer for GFU2
                #define SFU_GFU_COE_PTR_2_OFFSET                 0xa8
        
                // L2 pointer to delay buffer for GFU2
                #define SFU_GFU_DLY_PTR_2_OFFSET                 0xac
        
                // Configuration GFU3
                #define SFU_GFU_CFG_3_OFFSET                     0xb0
        
                // Register operand for GFU3
                #define SFU_GFU_REG_3_OFFSET                     0xb4
        
                // L2 pointer to coefficient buffer for GFU3
                #define SFU_GFU_COE_PTR_3_OFFSET                 0xb8
        
                // L2 pointer to delay buffer for GFU3
                #define SFU_GFU_DLY_PTR_3_OFFSET                 0xbc
        
                // Configuration for SPLITTER0
                #define SFU_SPLIT_CFG_0_OFFSET                   0xc0
        
                // Configuration for SPLITTER1
                #define SFU_SPLIT_CFG_1_OFFSET                   0xc4
        
                // Configuration for SPLITTER2
                #define SFU_SPLIT_CFG_2_OFFSET                   0xc8
        
                // Configuration for SPLITTER3
                #define SFU_SPLIT_CFG_3_OFFSET                   0xcc
        
                // Configuration for MIXER0
                #define SFU_MIXER_CFG_0_OFFSET                   0xd0
        
                // Configuration for MIXER1
                #define SFU_MIXER_CFG_1_OFFSET                   0xd4
        
                // Configuration for MIXER2
                #define SFU_MIXER_CFG_2_OFFSET                   0xd8
        
                // Configuration for MIXER3
                #define SFU_MIXER_CFG_3_OFFSET                   0xdc
        
                // Configuration for control block0
                #define SFU_ASRC_CTRL_CFG_0_OFFSET               0xe0
        
                // Configuration for control block1
                #define SFU_ASRC_CTRL_CFG_1_OFFSET               0xe4
        
                // Output target IDs for lane0
                #define SFU_ASRC_LANE_IDOUT_0_OFFSET             0xe8
        
                // Configuration for lane0
                #define SFU_ASRC_LANE_CFG_0_OFFSET               0xec
        
                // Output target IDs for lane1
                #define SFU_ASRC_LANE_IDOUT_1_OFFSET             0xf0
        
                // Configuration for lane1
                #define SFU_ASRC_LANE_CFG_1_OFFSET               0xf4
        
                // Output target IDs for lane2
                #define SFU_ASRC_LANE_IDOUT_2_OFFSET             0xf8
        
                // Configuration for lane2
                #define SFU_ASRC_LANE_CFG_2_OFFSET               0xfc
        
                // Output target IDs for lane3
                #define SFU_ASRC_LANE_IDOUT_3_OFFSET             0x100
        
                // Configuration for lane3
                #define SFU_ASRC_LANE_CFG_3_OFFSET               0x104
        
                // Global configuration of ASRC
                #define SFU_ASRC_STATUS_OFFSET                   0x108

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_0_get(uint32_t base);
        static inline void sfu_stream_in_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_1_get(uint32_t base);
        static inline void sfu_stream_in_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_2_get(uint32_t base);
        static inline void sfu_stream_in_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_3_get(uint32_t base);
        static inline void sfu_stream_in_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_4_get(uint32_t base);
        static inline void sfu_stream_in_cfg_4_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_5_get(uint32_t base);
        static inline void sfu_stream_in_cfg_5_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_6_get(uint32_t base);
        static inline void sfu_stream_in_cfg_6_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_in_cfg_7_get(uint32_t base);
        static inline void sfu_stream_in_cfg_7_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_0_get(uint32_t base);
        static inline void sfu_stream_out_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_1_get(uint32_t base);
        static inline void sfu_stream_out_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_2_get(uint32_t base);
        static inline void sfu_stream_out_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_3_get(uint32_t base);
        static inline void sfu_stream_out_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_4_get(uint32_t base);
        static inline void sfu_stream_out_cfg_4_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_5_get(uint32_t base);
        static inline void sfu_stream_out_cfg_5_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_6_get(uint32_t base);
        static inline void sfu_stream_out_cfg_6_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_stream_out_cfg_7_get(uint32_t base);
        static inline void sfu_stream_out_cfg_7_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_0_get(uint32_t base);
        static inline void sfu_mem_in_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_1_get(uint32_t base);
        static inline void sfu_mem_in_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_2_get(uint32_t base);
        static inline void sfu_mem_in_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_3_get(uint32_t base);
        static inline void sfu_mem_in_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_4_get(uint32_t base);
        static inline void sfu_mem_in_cfg_4_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_5_get(uint32_t base);
        static inline void sfu_mem_in_cfg_5_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_6_get(uint32_t base);
        static inline void sfu_mem_in_cfg_6_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_in_cfg_7_get(uint32_t base);
        static inline void sfu_mem_in_cfg_7_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_0_get(uint32_t base);
        static inline void sfu_mem_out_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_1_get(uint32_t base);
        static inline void sfu_mem_out_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_2_get(uint32_t base);
        static inline void sfu_mem_out_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_3_get(uint32_t base);
        static inline void sfu_mem_out_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_4_get(uint32_t base);
        static inline void sfu_mem_out_cfg_4_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_5_get(uint32_t base);
        static inline void sfu_mem_out_cfg_5_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_6_get(uint32_t base);
        static inline void sfu_mem_out_cfg_6_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mem_out_cfg_7_get(uint32_t base);
        static inline void sfu_mem_out_cfg_7_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_cfg_0_get(uint32_t base);
        static inline void sfu_gfu_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_reg_0_get(uint32_t base);
        static inline void sfu_gfu_reg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_coe_ptr_0_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_dly_ptr_0_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_cfg_1_get(uint32_t base);
        static inline void sfu_gfu_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_reg_1_get(uint32_t base);
        static inline void sfu_gfu_reg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_coe_ptr_1_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_dly_ptr_1_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_cfg_2_get(uint32_t base);
        static inline void sfu_gfu_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_reg_2_get(uint32_t base);
        static inline void sfu_gfu_reg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_coe_ptr_2_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_dly_ptr_2_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_cfg_3_get(uint32_t base);
        static inline void sfu_gfu_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_reg_3_get(uint32_t base);
        static inline void sfu_gfu_reg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_coe_ptr_3_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_gfu_dly_ptr_3_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_split_cfg_0_get(uint32_t base);
        static inline void sfu_split_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_split_cfg_1_get(uint32_t base);
        static inline void sfu_split_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_split_cfg_2_get(uint32_t base);
        static inline void sfu_split_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_split_cfg_3_get(uint32_t base);
        static inline void sfu_split_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mixer_cfg_0_get(uint32_t base);
        static inline void sfu_mixer_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mixer_cfg_1_get(uint32_t base);
        static inline void sfu_mixer_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mixer_cfg_2_get(uint32_t base);
        static inline void sfu_mixer_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_mixer_cfg_3_get(uint32_t base);
        static inline void sfu_mixer_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_ctrl_cfg_0_get(uint32_t base);
        static inline void sfu_asrc_ctrl_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_ctrl_cfg_1_get(uint32_t base);
        static inline void sfu_asrc_ctrl_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_idout_0_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_cfg_0_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_0_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_idout_1_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_cfg_1_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_1_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_idout_2_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_cfg_2_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_2_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_idout_3_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_lane_cfg_3_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_3_set(uint32_t base, uint32_t value);

        static inline uint32_t sfu_asrc_status_get(uint32_t base);
        static inline void sfu_asrc_status_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_0_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_0_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_0_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_0_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_0_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_0_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_0_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_0_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_0_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_0_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_0_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_0_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_1_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_1_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_1_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_1_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_1_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_1_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_1_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_1_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_1_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_1_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_1_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_1_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_2_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_2_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_2_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_2_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_2_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_2_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_2_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_2_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_2_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_2_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_2_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_2_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_3_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_3_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_3_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_3_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_3_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_3_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_3_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_3_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_3_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_3_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_3_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_3_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_4_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_4_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_4_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_4_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_4_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_4_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_4_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_4_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_4_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_4_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_4_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_4_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_5_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_5_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_5_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_5_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_5_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_5_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_5_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_5_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_5_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_5_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_5_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_5_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_6_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_6_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_6_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_6_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_6_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_6_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_6_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_6_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_6_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_6_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_6_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_6_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_RESET                           0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_7_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_7_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_7_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_7_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_7_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_7_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_7_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_7_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_7_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_7_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_7_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_7_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_RESET                           0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_0_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_0_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_0_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_1_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_1_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_1_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_2_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_2_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_2_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_3_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_3_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_3_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_4_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_4_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_4_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_5_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_5_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_5_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_6_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_6_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_6_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_RESET                          0x0
        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_7_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_7_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_7_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_RESET                          0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_0_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_0_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_0_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_0_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_0_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_0_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_0_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_0_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_0_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_0_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_0_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_0_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_0_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_0_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_0_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_0_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_1_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_1_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_1_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_1_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_1_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_1_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_1_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_1_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_1_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_1_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_1_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_1_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_1_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_1_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_1_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_1_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_2_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_2_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_2_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_2_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_2_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_2_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_2_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_2_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_2_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_2_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_2_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_2_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_2_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_2_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_2_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_2_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_3_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_3_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_3_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_3_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_3_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_3_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_3_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_3_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_3_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_3_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_3_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_3_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_3_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_3_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_3_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_3_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_4_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_4_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_4_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_4_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_4_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_4_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_4_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_4_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_4_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_4_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_4_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_4_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_4_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_4_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_4_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_4_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_5_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_5_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_5_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_5_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_5_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_5_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_5_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_5_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_5_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_5_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_5_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_5_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_5_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_5_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_5_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_5_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_6_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_6_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_6_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_6_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_6_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_6_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_6_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_6_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_6_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_6_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_6_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_6_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_6_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_6_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_6_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_6_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_RESET                              0x0
        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_7_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_7_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_7_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_7_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_7_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_7_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_7_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_7_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_7_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_7_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_7_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_7_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_7_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_7_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_7_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_7_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_RESET                              0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_0_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_0_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_0_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_0_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_0_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_0_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_0_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_0_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_1_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_1_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_1_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_1_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_1_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_1_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_1_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_1_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_2_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_2_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_2_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_2_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_2_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_2_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_2_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_2_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_3_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_3_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_3_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_3_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_3_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_3_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_3_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_3_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_4_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_4_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_4_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_4_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_4_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_4_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_4_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_4_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_5_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_5_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_5_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_5_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_5_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_5_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_5_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_5_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_6_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_6_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_6_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_6_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_6_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_6_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_6_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_6_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_RESET                             0x0
        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_7_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_7_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_7_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_7_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_7_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_7_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_7_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_7_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_RESET                             0x0
        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_0_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_0_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_0_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_0_COE_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_1_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_1_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_1_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_1_COE_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_2_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_2_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_2_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_2_COE_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_3_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_3_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_3_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_3_COE_PTR_RESET                              0x1c000000
        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_RESET                              0x1c000000
        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_RESET                          0x0
        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_RESET                          0x0
        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_RESET                          0x0
        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_RESET                          0x0
        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_RESET                          0x0
        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_RESET                          0x0
        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_RESET                          0x0
        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_RESET                          0x0
        
        // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_BIT                               0
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_WIDTH                             1
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_MASK                              0x1
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_RESET                             0x0
        
        // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_RSTN_BIT                                 1
        #define SFU_ASRC_CTRL_CFG_0_RSTN_WIDTH                               1
        #define SFU_ASRC_CTRL_CFG_0_RSTN_MASK                                0x2
        #define SFU_ASRC_CTRL_CFG_0_RSTN_RESET                               0x0
        
        // Selects input sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_BIT                                2
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_WIDTH                              3
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_MASK                               0x1c
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_RESET                              0x0
        
        // Selects output sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_BIT                               5
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_WIDTH                             3
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_MASK                              0xe0
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_RESET                             0x0
        
        // Sets how many ratio calc cycles the error should be below threshold before releasing the lock (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_BIT                             8
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_WIDTH                           3
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_MASK                            0x700
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_RESET                           0x7
        
        // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_BIT                               0
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_WIDTH                             1
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_MASK                              0x1
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_RESET                             0x0
        
        // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_RSTN_BIT                                 1
        #define SFU_ASRC_CTRL_CFG_1_RSTN_WIDTH                               1
        #define SFU_ASRC_CTRL_CFG_1_RSTN_MASK                                0x2
        #define SFU_ASRC_CTRL_CFG_1_RSTN_RESET                               0x0
        
        // Selects input sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_BIT                                2
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_WIDTH                              3
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_MASK                               0x1c
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_RESET                              0x0
        
        // Selects output sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_BIT                               5
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_WIDTH                             3
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_MASK                              0xe0
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_RESET                             0x0
        
        // Sets how many ratio calc cycles the error should be below threshold before releasing the lock (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_BIT                             8
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_WIDTH                           3
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_MASK                            0x700
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_RESET                           0x7
        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_RESET                           0xff
        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_0_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_0_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_0_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_0_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_0_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_0_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_RESET                       0x1
        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_RESET                           0xff
        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_1_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_1_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_1_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_1_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_1_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_1_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_RESET                       0x1
        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_RESET                           0xff
        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_2_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_2_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_2_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_2_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_2_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_2_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_RESET                       0x1
        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_RESET                           0xff
        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_3_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_3_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_3_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_3_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_3_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_3_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_RESET                       0x1
        
        // Status of the lock (access: RO)
        #define SFU_ASRC_STATUS_LOCK_BIT                                     0
        #define SFU_ASRC_STATUS_LOCK_WIDTH                                   1
        #define SFU_ASRC_STATUS_LOCK_MASK                                    0x1
        #define SFU_ASRC_STATUS_LOCK_RESET                                   0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_0_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_0_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_0_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_0_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_0_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_0_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_1_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_1_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_1_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_1_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_1_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_1_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_2_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_2_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_2_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_2_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_2_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_2_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_3_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_3_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_3_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_3_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_3_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_3_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_4_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_4_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_4_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_4_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_4_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_4_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_5_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_5_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_5_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_5_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_5_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_5_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_6_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_6_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_6_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_6_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_6_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_6_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_7_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_7_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_7_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_7_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_7_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_7_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL(val)                  ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_0_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_1_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_2_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_3_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_4_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_5_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_6_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_7_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL(val)                 ((val) << 18)
        
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_0_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_0_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_0_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_0_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_0_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_0_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_0_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_1_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_1_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_1_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_1_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_1_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_1_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_1_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_2_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_2_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_2_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_2_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_2_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_2_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_2_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_3_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_3_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_3_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_3_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_3_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_3_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_3_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_4_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_4_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_4_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_4_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_4_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_4_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_4_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_5_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_5_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_5_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_5_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_5_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_5_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_5_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_6_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_6_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_6_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_6_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_6_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_6_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_6_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_7_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_7_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_7_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_7_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_7_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_7_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_7_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL(val)                     ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_0_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_0_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_0_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_0_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_0_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_1_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_1_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_1_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_1_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_1_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_2_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_2_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_2_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_2_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_2_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_3_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_3_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_3_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_3_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_3_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_4_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_4_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_4_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_4_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_4_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_5_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_5_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_5_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_5_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_5_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_6_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_6_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_6_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_6_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_6_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_7_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_7_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_7_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_7_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_7_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL(val)                    ((val) << 21)
        
        #define SFU_GFU_COE_PTR_0_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_COE_PTR_1_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_COE_PTR_2_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_COE_PTR_3_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR(val)                     ((val) << 0)
        
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR(val)                     ((val) << 0)
        
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B(val)                 ((val) << 8)
        
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B(val)                 ((val) << 8)
        
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B(val)                 ((val) << 8)
        
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B(val)                 ((val) << 8)
        
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O(val)                 ((val) << 24)
        
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O(val)                 ((val) << 24)
        
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O(val)                 ((val) << 24)
        
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O(val)                 ((val) << 24)
        
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_CTRL_CFG_0_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_GET(value)               (GAP_BEXTRACTU((value),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_GETS(value)              (GAP_BEXTRACT((value),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_SET(value,field)         (GAP_BINSERT((value),(field),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN(val)                     ((val) << 2)
        
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_GET(value)              (GAP_BEXTRACTU((value),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_GETS(value)             (GAP_BEXTRACT((value),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_SET(value,field)        (GAP_BINSERT((value),(field),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT(val)                    ((val) << 5)
        
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_GET(value)            (GAP_BEXTRACTU((value),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_GETS(value)           (GAP_BEXTRACT((value),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_SET(value,field)      (GAP_BINSERT((value),(field),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND(val)                  ((val) << 8)
        
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_CTRL_CFG_1_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_GET(value)               (GAP_BEXTRACTU((value),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_GETS(value)              (GAP_BEXTRACT((value),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_SET(value,field)         (GAP_BINSERT((value),(field),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN(val)                     ((val) << 2)
        
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_GET(value)              (GAP_BEXTRACTU((value),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_GETS(value)             (GAP_BEXTRACT((value),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_SET(value,field)        (GAP_BINSERT((value),(field),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT(val)                    ((val) << 5)
        
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_GET(value)            (GAP_BEXTRACTU((value),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_GETS(value)           (GAP_BEXTRACT((value),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_SET(value,field)      (GAP_BINSERT((value),(field),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3(val)                  ((val) << 24)
        
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_0_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_0_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT(val)              ((val) << 18)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3(val)                  ((val) << 24)
        
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_1_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_1_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT(val)              ((val) << 18)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3(val)                  ((val) << 24)
        
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_2_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_2_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT(val)              ((val) << 18)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3(val)                  ((val) << 24)
        
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_3_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_3_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT(val)              ((val) << 18)
        
        #define SFU_ASRC_STATUS_LOCK_GET(value)                    (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_STATUS_LOCK_GETS(value)                   (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_STATUS_LOCK_SET(value,field)              (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_STATUS_LOCK(val)                          ((val) << 0)

.. toggle-header::
    :header: *Register map structure*

    .. code-block:: c

        /** SFU_Type Register Layout Typedef */
        typedef struct {
            volatile uint32_t stream_in_cfg_0;  // Configuration for stream input 0
            volatile uint32_t stream_in_cfg_1;  // Configuration for stream input 1
            volatile uint32_t stream_in_cfg_2;  // Configuration for stream input 2
            volatile uint32_t stream_in_cfg_3;  // Configuration for stream input 3
            volatile uint32_t stream_in_cfg_4;  // Configuration for stream input 4
            volatile uint32_t stream_in_cfg_5;  // Configuration for stream input 5
            volatile uint32_t stream_in_cfg_6;  // Configuration for stream input 6
            volatile uint32_t stream_in_cfg_7;  // Configuration for stream input 7
            volatile uint32_t stream_out_cfg_0;  // Configuration for stream input 0
            volatile uint32_t stream_out_cfg_1;  // Configuration for stream input 1
            volatile uint32_t stream_out_cfg_2;  // Configuration for stream input 2
            volatile uint32_t stream_out_cfg_3;  // Configuration for stream input 3
            volatile uint32_t stream_out_cfg_4;  // Configuration for stream input 4
            volatile uint32_t stream_out_cfg_5;  // Configuration for stream input 5
            volatile uint32_t stream_out_cfg_6;  // Configuration for stream input 6
            volatile uint32_t stream_out_cfg_7;  // Configuration for stream input 7
            volatile uint32_t mem_in_cfg_0;  // Configuration for memory input 0
            volatile uint32_t mem_in_cfg_1;  // Configuration for memory input 1
            volatile uint32_t mem_in_cfg_2;  // Configuration for memory input 2
            volatile uint32_t mem_in_cfg_3;  // Configuration for memory input 3
            volatile uint32_t mem_in_cfg_4;  // Configuration for memory input 4
            volatile uint32_t mem_in_cfg_5;  // Configuration for memory input 5
            volatile uint32_t mem_in_cfg_6;  // Configuration for memory input 6
            volatile uint32_t mem_in_cfg_7;  // Configuration for memory input 7
            volatile uint32_t mem_out_cfg_0;  // Configuration for memory input 0
            volatile uint32_t mem_out_cfg_1;  // Configuration for memory input 1
            volatile uint32_t mem_out_cfg_2;  // Configuration for memory input 2
            volatile uint32_t mem_out_cfg_3;  // Configuration for memory input 3
            volatile uint32_t mem_out_cfg_4;  // Configuration for memory input 4
            volatile uint32_t mem_out_cfg_5;  // Configuration for memory input 5
            volatile uint32_t mem_out_cfg_6;  // Configuration for memory input 6
            volatile uint32_t mem_out_cfg_7;  // Configuration for memory input 7
            volatile uint32_t gfu_cfg_0;  // Configuration GFU0
            volatile uint32_t gfu_reg_0;  // Register operand for GFU0
            volatile uint32_t gfu_coe_ptr_0;  // L2 pointer to coefficient buffer for GFU0
            volatile uint32_t gfu_dly_ptr_0;  // L2 pointer to delay buffer for GFU0
            volatile uint32_t gfu_cfg_1;  // Configuration GFU1
            volatile uint32_t gfu_reg_1;  // Register operand for GFU1
            volatile uint32_t gfu_coe_ptr_1;  // L2 pointer to coefficient buffer for GFU1
            volatile uint32_t gfu_dly_ptr_1;  // L2 pointer to delay buffer for GFU1
            volatile uint32_t gfu_cfg_2;  // Configuration GFU2
            volatile uint32_t gfu_reg_2;  // Register operand for GFU2
            volatile uint32_t gfu_coe_ptr_2;  // L2 pointer to coefficient buffer for GFU2
            volatile uint32_t gfu_dly_ptr_2;  // L2 pointer to delay buffer for GFU2
            volatile uint32_t gfu_cfg_3;  // Configuration GFU3
            volatile uint32_t gfu_reg_3;  // Register operand for GFU3
            volatile uint32_t gfu_coe_ptr_3;  // L2 pointer to coefficient buffer for GFU3
            volatile uint32_t gfu_dly_ptr_3;  // L2 pointer to delay buffer for GFU3
            volatile uint32_t split_cfg_0;  // Configuration for SPLITTER0
            volatile uint32_t split_cfg_1;  // Configuration for SPLITTER1
            volatile uint32_t split_cfg_2;  // Configuration for SPLITTER2
            volatile uint32_t split_cfg_3;  // Configuration for SPLITTER3
            volatile uint32_t mixer_cfg_0;  // Configuration for MIXER0
            volatile uint32_t mixer_cfg_1;  // Configuration for MIXER1
            volatile uint32_t mixer_cfg_2;  // Configuration for MIXER2
            volatile uint32_t mixer_cfg_3;  // Configuration for MIXER3
            volatile uint32_t asrc_ctrl_cfg_0;  // Configuration for control block0
            volatile uint32_t asrc_ctrl_cfg_1;  // Configuration for control block1
            volatile uint32_t asrc_lane_idout_0;  // Output target IDs for lane0
            volatile uint32_t asrc_lane_cfg_0;  // Configuration for lane0
            volatile uint32_t asrc_lane_idout_1;  // Output target IDs for lane1
            volatile uint32_t asrc_lane_cfg_1;  // Configuration for lane1
            volatile uint32_t asrc_lane_idout_2;  // Output target IDs for lane2
            volatile uint32_t asrc_lane_cfg_2;  // Configuration for lane2
            volatile uint32_t asrc_lane_idout_3;  // Output target IDs for lane3
            volatile uint32_t asrc_lane_cfg_3;  // Configuration for lane3
            volatile uint32_t asrc_status;  // Global configuration of ASRC
        } __attribute__((packed)) sfu_t;

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_4_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_5_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_6_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_7_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_4_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_5_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_6_t;
        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_7_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_4_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_5_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_6_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_7_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_4_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_5_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_6_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_7_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_0_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_0_t;
        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_0_t;
        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_0_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_1_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_1_t;
        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_1_t;
        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_1_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_2_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_2_t;
        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_2_t;
        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_2_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_3_t;
        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_3_t;
        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_3_t;
        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_3_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int fs_in           :3 ; // Selects input sampling frequency
            unsigned int fs_out          :3 ; // Selects output sampling frequency
            unsigned int lock_wnd        :3 ; // Sets how many ratio calc cycles the error should be below threshold before releasing the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_ctrl_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int fs_in           :3 ; // Selects input sampling frequency
            unsigned int fs_out          :3 ; // Selects output sampling frequency
            unsigned int lock_wnd        :3 ; // Sets how many ratio calc cycles the error should be below threshold before releasing the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_ctrl_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_0_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_0_t;
        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_1_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_1_t;
        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_2_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_2_t;
        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_3_t;
        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_3_t;
        
        typedef union {
          struct {
            unsigned int lock            :1 ; // Status of the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_status_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_regmap_sfu : public vp::regmap
        {
        public:
            vp_sfu_stream_in_cfg_0 stream_in_cfg_0;
            vp_sfu_stream_in_cfg_1 stream_in_cfg_1;
            vp_sfu_stream_in_cfg_2 stream_in_cfg_2;
            vp_sfu_stream_in_cfg_3 stream_in_cfg_3;
            vp_sfu_stream_in_cfg_4 stream_in_cfg_4;
            vp_sfu_stream_in_cfg_5 stream_in_cfg_5;
            vp_sfu_stream_in_cfg_6 stream_in_cfg_6;
            vp_sfu_stream_in_cfg_7 stream_in_cfg_7;
            vp_sfu_stream_out_cfg_0 stream_out_cfg_0;
            vp_sfu_stream_out_cfg_1 stream_out_cfg_1;
            vp_sfu_stream_out_cfg_2 stream_out_cfg_2;
            vp_sfu_stream_out_cfg_3 stream_out_cfg_3;
            vp_sfu_stream_out_cfg_4 stream_out_cfg_4;
            vp_sfu_stream_out_cfg_5 stream_out_cfg_5;
            vp_sfu_stream_out_cfg_6 stream_out_cfg_6;
            vp_sfu_stream_out_cfg_7 stream_out_cfg_7;
            vp_sfu_mem_in_cfg_0 mem_in_cfg_0;
            vp_sfu_mem_in_cfg_1 mem_in_cfg_1;
            vp_sfu_mem_in_cfg_2 mem_in_cfg_2;
            vp_sfu_mem_in_cfg_3 mem_in_cfg_3;
            vp_sfu_mem_in_cfg_4 mem_in_cfg_4;
            vp_sfu_mem_in_cfg_5 mem_in_cfg_5;
            vp_sfu_mem_in_cfg_6 mem_in_cfg_6;
            vp_sfu_mem_in_cfg_7 mem_in_cfg_7;
            vp_sfu_mem_out_cfg_0 mem_out_cfg_0;
            vp_sfu_mem_out_cfg_1 mem_out_cfg_1;
            vp_sfu_mem_out_cfg_2 mem_out_cfg_2;
            vp_sfu_mem_out_cfg_3 mem_out_cfg_3;
            vp_sfu_mem_out_cfg_4 mem_out_cfg_4;
            vp_sfu_mem_out_cfg_5 mem_out_cfg_5;
            vp_sfu_mem_out_cfg_6 mem_out_cfg_6;
            vp_sfu_mem_out_cfg_7 mem_out_cfg_7;
            vp_sfu_gfu_cfg_0 gfu_cfg_0;
            vp_sfu_gfu_reg_0 gfu_reg_0;
            vp_sfu_gfu_coe_ptr_0 gfu_coe_ptr_0;
            vp_sfu_gfu_dly_ptr_0 gfu_dly_ptr_0;
            vp_sfu_gfu_cfg_1 gfu_cfg_1;
            vp_sfu_gfu_reg_1 gfu_reg_1;
            vp_sfu_gfu_coe_ptr_1 gfu_coe_ptr_1;
            vp_sfu_gfu_dly_ptr_1 gfu_dly_ptr_1;
            vp_sfu_gfu_cfg_2 gfu_cfg_2;
            vp_sfu_gfu_reg_2 gfu_reg_2;
            vp_sfu_gfu_coe_ptr_2 gfu_coe_ptr_2;
            vp_sfu_gfu_dly_ptr_2 gfu_dly_ptr_2;
            vp_sfu_gfu_cfg_3 gfu_cfg_3;
            vp_sfu_gfu_reg_3 gfu_reg_3;
            vp_sfu_gfu_coe_ptr_3 gfu_coe_ptr_3;
            vp_sfu_gfu_dly_ptr_3 gfu_dly_ptr_3;
            vp_sfu_split_cfg_0 split_cfg_0;
            vp_sfu_split_cfg_1 split_cfg_1;
            vp_sfu_split_cfg_2 split_cfg_2;
            vp_sfu_split_cfg_3 split_cfg_3;
            vp_sfu_mixer_cfg_0 mixer_cfg_0;
            vp_sfu_mixer_cfg_1 mixer_cfg_1;
            vp_sfu_mixer_cfg_2 mixer_cfg_2;
            vp_sfu_mixer_cfg_3 mixer_cfg_3;
            vp_sfu_asrc_ctrl_cfg_0 asrc_ctrl_cfg_0;
            vp_sfu_asrc_ctrl_cfg_1 asrc_ctrl_cfg_1;
            vp_sfu_asrc_lane_idout_0 asrc_lane_idout_0;
            vp_sfu_asrc_lane_cfg_0 asrc_lane_cfg_0;
            vp_sfu_asrc_lane_idout_1 asrc_lane_idout_1;
            vp_sfu_asrc_lane_cfg_1 asrc_lane_cfg_1;
            vp_sfu_asrc_lane_idout_2 asrc_lane_idout_2;
            vp_sfu_asrc_lane_cfg_2 asrc_lane_cfg_2;
            vp_sfu_asrc_lane_idout_3 asrc_lane_idout_3;
            vp_sfu_asrc_lane_cfg_3 asrc_lane_cfg_3;
            vp_sfu_asrc_status asrc_status;
        };

|

.. _sfu_STREAM_IN_CFG_0:

STREAM_IN_CFG_0
"""""""""""""""

Configuration for stream input 0

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 0
                #define SFU_STREAM_IN_CFG_0_OFFSET               0x0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_0_get(uint32_t base);
        static inline void sfu_stream_in_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_0_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_0_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_0_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_0_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_0_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_0_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_0_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_0_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_0_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_0_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_0_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_0_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_0_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_0_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_0_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_0_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_0_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_0_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_0_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_0_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_0_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_0_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_0_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_0_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_0 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_1:

STREAM_IN_CFG_1
"""""""""""""""

Configuration for stream input 1

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 1
                #define SFU_STREAM_IN_CFG_1_OFFSET               0x4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_1_get(uint32_t base);
        static inline void sfu_stream_in_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_1_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_1_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_1_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_1_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_1_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_1_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_1_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_1_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_1_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_1_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_1_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_1_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_1_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_1_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_1_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_1_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_1_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_1_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_1_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_1_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_1_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_1_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_1_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_1_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_1 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_2:

STREAM_IN_CFG_2
"""""""""""""""

Configuration for stream input 2

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 2
                #define SFU_STREAM_IN_CFG_2_OFFSET               0x8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_2_get(uint32_t base);
        static inline void sfu_stream_in_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_2_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_2_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_2_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_2_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_2_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_2_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_2_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_2_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_2_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_2_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_2_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_2_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_2_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_2_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_2_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_2_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_2_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_2_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_2_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_2_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_2_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_2_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_2_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_2_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_2 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_3:

STREAM_IN_CFG_3
"""""""""""""""

Configuration for stream input 3

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 3
                #define SFU_STREAM_IN_CFG_3_OFFSET               0xc

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_3_get(uint32_t base);
        static inline void sfu_stream_in_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_3_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_3_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_3_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_3_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_3_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_3_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_3_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_3_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_3_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_3_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_3_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_3_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_3_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_3_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_3_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_3_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_3_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_3_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_3_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_3_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_3_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_3_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_3_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_3_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_3 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_4:

STREAM_IN_CFG_4
"""""""""""""""

Configuration for stream input 4

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 4
                #define SFU_STREAM_IN_CFG_4_OFFSET               0x10

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_4_get(uint32_t base);
        static inline void sfu_stream_in_cfg_4_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_4_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_4_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_4_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_4_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_4_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_4_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_4_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_4_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_4_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_4_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_4_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_4_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_4_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_4_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_4_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_4_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_4_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_4_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_4_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_4_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_4_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_4_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_4_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_4_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_4_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_4 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_5:

STREAM_IN_CFG_5
"""""""""""""""

Configuration for stream input 5

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 5
                #define SFU_STREAM_IN_CFG_5_OFFSET               0x14

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_5_get(uint32_t base);
        static inline void sfu_stream_in_cfg_5_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_5_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_5_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_5_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_5_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_5_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_5_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_5_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_5_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_5_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_5_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_5_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_5_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_5_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_5_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_5_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_5_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_5_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_5_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_5_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_5_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_5_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_5_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_5_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_5_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_5_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_5 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_6:

STREAM_IN_CFG_6
"""""""""""""""

Configuration for stream input 6

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 6
                #define SFU_STREAM_IN_CFG_6_OFFSET               0x18

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_6_get(uint32_t base);
        static inline void sfu_stream_in_cfg_6_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_6_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_6_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_6_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_6_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_6_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_6_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_6_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_6_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_6_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_6_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_6_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_6_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_6_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_6_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_6_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_6_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_6_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_6_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_6_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_6_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_6_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_6_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_6_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_6_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_6_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_6 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_IN_CFG_7:

STREAM_IN_CFG_7
"""""""""""""""

Configuration for stream input 7

.. table:: 

    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                    Description                                    |
    +=====+===+===========+===================================================================================+
    |5:0  |R/W|INT_TARG_ID|ID of the internal target for the stream                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |11:8 |R/W|STREAM_SEL |Selection of uDMA Stream                                                           |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |13:12|R/W|DATASIZE   |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit                   |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |14   |R/W|SIGN       |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |16   |R/W|EN         |Enable                                                                             |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |17   |R/W|TRIG_EN    |Pushes one data out on specific trigger                                            |
    +-----+---+-----------+-----------------------------------------------------------------------------------+
    |20:18|R/W|TRIG_SEL   |Seletcs the trigger to use                                                         |
    +-----+---+-----------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 7
                #define SFU_STREAM_IN_CFG_7_OFFSET               0x1c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_in_cfg_7_get(uint32_t base);
        static inline void sfu_stream_in_cfg_7_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_BIT                          0
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_WIDTH                        6
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_MASK                         0x3f
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_RESET                        0x0
        
        // Selection of uDMA Stream (access: R/W)
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_BIT                           8
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_WIDTH                         4
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_MASK                          0xf00
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_RESET                         0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_7_DATASIZE_BIT                             12
        #define SFU_STREAM_IN_CFG_7_DATASIZE_WIDTH                           2
        #define SFU_STREAM_IN_CFG_7_DATASIZE_MASK                            0x3000
        #define SFU_STREAM_IN_CFG_7_DATASIZE_RESET                           0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_STREAM_IN_CFG_7_SIGN_BIT                                 14
        #define SFU_STREAM_IN_CFG_7_SIGN_WIDTH                               1
        #define SFU_STREAM_IN_CFG_7_SIGN_MASK                                0x4000
        #define SFU_STREAM_IN_CFG_7_SIGN_RESET                               0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_IN_CFG_7_EN_BIT                                   16
        #define SFU_STREAM_IN_CFG_7_EN_WIDTH                                 1
        #define SFU_STREAM_IN_CFG_7_EN_MASK                                  0x10000
        #define SFU_STREAM_IN_CFG_7_EN_RESET                                 0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_BIT                              17
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_WIDTH                            1
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_MASK                             0x20000
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_RESET                            0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_BIT                             18
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_WIDTH                           3
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_MASK                            0x1c0000
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_RESET                           0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_GET(value)         (GAP_BEXTRACTU((value),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_GETS(value)        (GAP_BEXTRACT((value),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID_SET(value,field)   (GAP_BINSERT((value),(field),6,0))
        #define SFU_STREAM_IN_CFG_7_INT_TARG_ID(val)               ((val) << 0)
        
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_GET(value)          (GAP_BEXTRACTU((value),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_GETS(value)         (GAP_BEXTRACT((value),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL_SET(value,field)    (GAP_BINSERT((value),(field),4,8))
        #define SFU_STREAM_IN_CFG_7_STREAM_SEL(val)                ((val) << 8)
        
        #define SFU_STREAM_IN_CFG_7_DATASIZE_GET(value)            (GAP_BEXTRACTU((value),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE_GETS(value)           (GAP_BEXTRACT((value),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE_SET(value,field)      (GAP_BINSERT((value),(field),2,12))
        #define SFU_STREAM_IN_CFG_7_DATASIZE(val)                  ((val) << 12)
        
        #define SFU_STREAM_IN_CFG_7_SIGN_GET(value)                (GAP_BEXTRACTU((value),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN_GETS(value)               (GAP_BEXTRACT((value),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN_SET(value,field)          (GAP_BINSERT((value),(field),1,14))
        #define SFU_STREAM_IN_CFG_7_SIGN(val)                      ((val) << 14)
        
        #define SFU_STREAM_IN_CFG_7_EN_GET(value)                  (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_IN_CFG_7_EN_GETS(value)                 (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_IN_CFG_7_EN_SET(value,field)            (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_IN_CFG_7_EN(val)                        ((val) << 16)
        
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_GET(value)             (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_GETS(value)            (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN_SET(value,field)       (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_IN_CFG_7_TRIG_EN(val)                   ((val) << 17)
        
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_GET(value)            (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_GETS(value)           (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL_SET(value,field)      (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_IN_CFG_7_TRIG_SEL(val)                  ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :6 ; // ID of the internal target for the stream
            unsigned int padding0:2 ;
            unsigned int stream_sel      :4 ; // Selection of uDMA Stream
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_in_cfg_7_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_in_cfg_7 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_0:

STREAM_OUT_CFG_0
""""""""""""""""

Configuration for stream input 0

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 0
                #define SFU_STREAM_OUT_CFG_0_OFFSET              0x20

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_0_get(uint32_t base);
        static inline void sfu_stream_out_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_0_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_0_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_0_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_0_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_0_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_0_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_0_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_0_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_0 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_1:

STREAM_OUT_CFG_1
""""""""""""""""

Configuration for stream input 1

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 1
                #define SFU_STREAM_OUT_CFG_1_OFFSET              0x24

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_1_get(uint32_t base);
        static inline void sfu_stream_out_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_1_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_1_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_1_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_1_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_1_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_1_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_1_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_1_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_1 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_2:

STREAM_OUT_CFG_2
""""""""""""""""

Configuration for stream input 2

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 2
                #define SFU_STREAM_OUT_CFG_2_OFFSET              0x28

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_2_get(uint32_t base);
        static inline void sfu_stream_out_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_2_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_2_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_2_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_2_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_2_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_2_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_2_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_2_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_2 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_3:

STREAM_OUT_CFG_3
""""""""""""""""

Configuration for stream input 3

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 3
                #define SFU_STREAM_OUT_CFG_3_OFFSET              0x2c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_3_get(uint32_t base);
        static inline void sfu_stream_out_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_3_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_3_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_3_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_3_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_3_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_3_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_3_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_3_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_3 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_4:

STREAM_OUT_CFG_4
""""""""""""""""

Configuration for stream input 4

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 4
                #define SFU_STREAM_OUT_CFG_4_OFFSET              0x30

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_4_get(uint32_t base);
        static inline void sfu_stream_out_cfg_4_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_4_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_4_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_4_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_4_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_4_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_4_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_4_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_4_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_4_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_4 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_5:

STREAM_OUT_CFG_5
""""""""""""""""

Configuration for stream input 5

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 5
                #define SFU_STREAM_OUT_CFG_5_OFFSET              0x34

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_5_get(uint32_t base);
        static inline void sfu_stream_out_cfg_5_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_5_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_5_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_5_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_5_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_5_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_5_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_5_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_5_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_5_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_5 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_6:

STREAM_OUT_CFG_6
""""""""""""""""

Configuration for stream input 6

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 6
                #define SFU_STREAM_OUT_CFG_6_OFFSET              0x38

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_6_get(uint32_t base);
        static inline void sfu_stream_out_cfg_6_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_6_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_6_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_6_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_6_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_6_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_6_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_6_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_6_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_6_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_6 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_STREAM_OUT_CFG_7:

STREAM_OUT_CFG_7
""""""""""""""""

Configuration for stream input 7

.. table:: 

    +-----+---+----------+---------------------------------------+
    |Bit #|R/W|   Name   |              Description              |
    +=====+===+==========+=======================================+
    |3:0  |R/W|STREAM_SEL|Target uDMA Stream                     |
    +-----+---+----------+---------------------------------------+
    |16   |R/W|EN        |Enable                                 |
    +-----+---+----------+---------------------------------------+
    |17   |R/W|TRIG_EN   |Pushes one data out on specific trigger|
    +-----+---+----------+---------------------------------------+
    |20:18|R/W|TRIG_SEL  |Seletcs the trigger to use             |
    +-----+---+----------+---------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for stream input 7
                #define SFU_STREAM_OUT_CFG_7_OFFSET              0x3c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_stream_out_cfg_7_get(uint32_t base);
        static inline void sfu_stream_out_cfg_7_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA Stream (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_BIT                          0
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_WIDTH                        4
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_MASK                         0xf
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_RESET                        0x0
        
        // Enable (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_EN_BIT                                  16
        #define SFU_STREAM_OUT_CFG_7_EN_WIDTH                                1
        #define SFU_STREAM_OUT_CFG_7_EN_MASK                                 0x10000
        #define SFU_STREAM_OUT_CFG_7_EN_RESET                                0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_BIT                             17
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_WIDTH                           1
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_MASK                            0x20000
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_RESET                           0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_BIT                            18
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_WIDTH                          3
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_MASK                           0x1c0000
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_GET(value)         (GAP_BEXTRACTU((value),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_GETS(value)        (GAP_BEXTRACT((value),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL_SET(value,field)   (GAP_BINSERT((value),(field),4,0))
        #define SFU_STREAM_OUT_CFG_7_STREAM_SEL(val)               ((val) << 0)
        
        #define SFU_STREAM_OUT_CFG_7_EN_GET(value)                 (GAP_BEXTRACTU((value),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN_GETS(value)                (GAP_BEXTRACT((value),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN_SET(value,field)           (GAP_BINSERT((value),(field),1,16))
        #define SFU_STREAM_OUT_CFG_7_EN(val)                       ((val) << 16)
        
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_GET(value)            (GAP_BEXTRACTU((value),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_GETS(value)           (GAP_BEXTRACT((value),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN_SET(value,field)      (GAP_BINSERT((value),(field),1,17))
        #define SFU_STREAM_OUT_CFG_7_TRIG_EN(val)                  ((val) << 17)
        
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_GET(value)           (GAP_BEXTRACTU((value),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_GETS(value)          (GAP_BEXTRACT((value),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL_SET(value,field)     (GAP_BINSERT((value),(field),3,18))
        #define SFU_STREAM_OUT_CFG_7_TRIG_SEL(val)                 ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int stream_sel      :4 ; // Target uDMA Stream
            unsigned int padding0:12;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_stream_out_cfg_7_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_stream_out_cfg_7 : public vp::reg_32
        {
        public:
            inline void stream_sel_set(uint32_t value);
            inline uint32_t stream_sel_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_0:

MEM_IN_CFG_0
""""""""""""

Configuration for memory input 0

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 0
                #define SFU_MEM_IN_CFG_0_OFFSET                  0x40

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_0_get(uint32_t base);
        static inline void sfu_mem_in_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_0_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_0_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_0_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_0_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_0_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_0_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_0_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_0_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_0_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_0_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_0_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_0_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_0_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_0_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_0_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_0_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_0_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_0_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_0_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_0_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_0_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_0_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_0_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_0_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_0_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_0_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_0_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_0_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_0_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_0 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_1:

MEM_IN_CFG_1
""""""""""""

Configuration for memory input 1

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 1
                #define SFU_MEM_IN_CFG_1_OFFSET                  0x44

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_1_get(uint32_t base);
        static inline void sfu_mem_in_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_1_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_1_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_1_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_1_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_1_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_1_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_1_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_1_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_1_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_1_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_1_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_1_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_1_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_1_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_1_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_1_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_1_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_1_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_1_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_1_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_1_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_1_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_1_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_1_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_1_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_1_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_1_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_1_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_1_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_1 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_2:

MEM_IN_CFG_2
""""""""""""

Configuration for memory input 2

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 2
                #define SFU_MEM_IN_CFG_2_OFFSET                  0x48

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_2_get(uint32_t base);
        static inline void sfu_mem_in_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_2_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_2_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_2_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_2_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_2_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_2_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_2_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_2_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_2_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_2_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_2_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_2_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_2_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_2_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_2_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_2_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_2_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_2_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_2_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_2_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_2_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_2_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_2_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_2_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_2_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_2_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_2_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_2_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_2_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_2 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_3:

MEM_IN_CFG_3
""""""""""""

Configuration for memory input 3

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 3
                #define SFU_MEM_IN_CFG_3_OFFSET                  0x4c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_3_get(uint32_t base);
        static inline void sfu_mem_in_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_3_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_3_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_3_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_3_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_3_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_3_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_3_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_3_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_3_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_3_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_3_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_3_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_3_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_3_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_3_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_3_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_3_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_3_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_3_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_3_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_3_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_3_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_3_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_3_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_3_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_3_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_3_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_3_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_3_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_3 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_4:

MEM_IN_CFG_4
""""""""""""

Configuration for memory input 4

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 4
                #define SFU_MEM_IN_CFG_4_OFFSET                  0x50

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_4_get(uint32_t base);
        static inline void sfu_mem_in_cfg_4_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_4_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_4_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_4_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_4_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_4_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_4_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_4_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_4_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_4_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_4_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_4_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_4_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_4_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_4_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_4_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_4_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_4_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_4_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_4_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_4_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_4_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_4_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_4_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_4_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_4_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_4_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_4_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_4_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_4_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_4_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_4 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_5:

MEM_IN_CFG_5
""""""""""""

Configuration for memory input 5

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 5
                #define SFU_MEM_IN_CFG_5_OFFSET                  0x54

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_5_get(uint32_t base);
        static inline void sfu_mem_in_cfg_5_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_5_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_5_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_5_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_5_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_5_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_5_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_5_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_5_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_5_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_5_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_5_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_5_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_5_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_5_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_5_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_5_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_5_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_5_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_5_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_5_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_5_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_5_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_5_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_5_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_5_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_5_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_5_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_5_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_5_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_5_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_5 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_6:

MEM_IN_CFG_6
""""""""""""

Configuration for memory input 6

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 6
                #define SFU_MEM_IN_CFG_6_OFFSET                  0x58

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_6_get(uint32_t base);
        static inline void sfu_mem_in_cfg_6_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_6_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_6_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_6_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_6_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_6_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_6_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_6_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_6_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_6_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_6_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_6_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_6_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_6_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_6_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_6_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_6_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_6_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_6_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_6_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_6_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_6_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_6_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_6_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_6_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_6_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_6_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_6_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_6_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_6_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_6_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_6 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_IN_CFG_7:

MEM_IN_CFG_7
""""""""""""

Configuration for memory input 7

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |                                    Description                                    |
    +=====+===+==============+===================================================================================+
    |6:0  |R/W|INT_TARG_ID   |ID of the internal target for the stream                                           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |15:8 |R/W|UDMA_SOURCE_ID|uDMA source ID                                                                     |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit           |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |18   |R/W|SIGN          |When set tells that the fetched data is signed and performs sign extension on 32bit|
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                                             |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                                            |
    +-----+---+--------------+-----------------------------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                                         |
    +-----+---+--------------+-----------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 7
                #define SFU_MEM_IN_CFG_7_OFFSET                  0x5c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_in_cfg_7_get(uint32_t base);
        static inline void sfu_mem_in_cfg_7_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream (access: R/W)
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_BIT                             0
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_WIDTH                           7
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_MASK                            0x7f
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_RESET                           0x0
        
        // uDMA source ID (access: R/W)
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_BIT                          8
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_WIDTH                        8
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_MASK                         0xff00
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_RESET                        0x0
        
        // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_7_DATASIZE_BIT                                16
        #define SFU_MEM_IN_CFG_7_DATASIZE_WIDTH                              2
        #define SFU_MEM_IN_CFG_7_DATASIZE_MASK                               0x30000
        #define SFU_MEM_IN_CFG_7_DATASIZE_RESET                              0x0
        
        // When set tells that the fetched data is signed and performs sign extension on 32bit (access: R/W)
        #define SFU_MEM_IN_CFG_7_SIGN_BIT                                    18
        #define SFU_MEM_IN_CFG_7_SIGN_WIDTH                                  1
        #define SFU_MEM_IN_CFG_7_SIGN_MASK                                   0x40000
        #define SFU_MEM_IN_CFG_7_SIGN_RESET                                  0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_IN_CFG_7_EN_BIT                                      19
        #define SFU_MEM_IN_CFG_7_EN_WIDTH                                    1
        #define SFU_MEM_IN_CFG_7_EN_MASK                                     0x80000
        #define SFU_MEM_IN_CFG_7_EN_RESET                                    0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_IN_CFG_7_TRIG_EN_BIT                                 20
        #define SFU_MEM_IN_CFG_7_TRIG_EN_WIDTH                               1
        #define SFU_MEM_IN_CFG_7_TRIG_EN_MASK                                0x100000
        #define SFU_MEM_IN_CFG_7_TRIG_EN_RESET                               0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_BIT                                21
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_WIDTH                              3
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_MASK                               0xe00000
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_RESET                              0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_GET(value)            (GAP_BEXTRACTU((value),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_GETS(value)           (GAP_BEXTRACT((value),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID_SET(value,field)      (GAP_BINSERT((value),(field),7,0))
        #define SFU_MEM_IN_CFG_7_INT_TARG_ID(val)                  ((val) << 0)
        
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_GET(value)         (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_GETS(value)        (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID_SET(value,field)   (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_IN_CFG_7_UDMA_SOURCE_ID(val)               ((val) << 8)
        
        #define SFU_MEM_IN_CFG_7_DATASIZE_GET(value)               (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE_GETS(value)              (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE_SET(value,field)         (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_IN_CFG_7_DATASIZE(val)                     ((val) << 16)
        
        #define SFU_MEM_IN_CFG_7_SIGN_GET(value)                   (GAP_BEXTRACTU((value),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN_GETS(value)                  (GAP_BEXTRACT((value),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN_SET(value,field)             (GAP_BINSERT((value),(field),1,18))
        #define SFU_MEM_IN_CFG_7_SIGN(val)                         ((val) << 18)
        
        #define SFU_MEM_IN_CFG_7_EN_GET(value)                     (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_IN_CFG_7_EN_GETS(value)                    (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_IN_CFG_7_EN_SET(value,field)               (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_IN_CFG_7_EN(val)                           ((val) << 19)
        
        #define SFU_MEM_IN_CFG_7_TRIG_EN_GET(value)                (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN_GETS(value)               (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN_SET(value,field)          (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_IN_CFG_7_TRIG_EN(val)                      ((val) << 20)
        
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_GET(value)               (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_GETS(value)              (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL_SET(value,field)         (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_IN_CFG_7_TRIG_SEL(val)                     ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id     :7 ; // ID of the internal target for the stream
            unsigned int padding0:1 ;
            unsigned int udma_source_id  :8 ; // uDMA source ID
            unsigned int datasize        :2 ; // Data size request -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int sign            :1 ; // When set tells that the fetched data is signed and performs sign extension on 32bit
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_in_cfg_7_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_in_cfg_7 : public vp::reg_32
        {
        public:
            inline void int_targ_id_set(uint32_t value);
            inline uint32_t int_targ_id_get();
            inline void udma_source_id_set(uint32_t value);
            inline uint32_t udma_source_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void sign_set(uint32_t value);
            inline uint32_t sign_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_0:

MEM_OUT_CFG_0
"""""""""""""

Configuration for memory input 0

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 0
                #define SFU_MEM_OUT_CFG_0_OFFSET                 0x60

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_0_get(uint32_t base);
        static inline void sfu_mem_out_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_0_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_0_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_0_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_0_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_0_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_0_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_0_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_0_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_0_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_0_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_0_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_0_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_0_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_0_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_0_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_0_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_0_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_0 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_1:

MEM_OUT_CFG_1
"""""""""""""

Configuration for memory input 1

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 1
                #define SFU_MEM_OUT_CFG_1_OFFSET                 0x64

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_1_get(uint32_t base);
        static inline void sfu_mem_out_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_1_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_1_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_1_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_1_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_1_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_1_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_1_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_1_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_1_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_1_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_1_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_1_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_1_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_1_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_1_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_1_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_1_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_1 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_2:

MEM_OUT_CFG_2
"""""""""""""

Configuration for memory input 2

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 2
                #define SFU_MEM_OUT_CFG_2_OFFSET                 0x68

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_2_get(uint32_t base);
        static inline void sfu_mem_out_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_2_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_2_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_2_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_2_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_2_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_2_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_2_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_2_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_2_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_2_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_2_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_2_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_2_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_2_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_2_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_2_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_2_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_2 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_3:

MEM_OUT_CFG_3
"""""""""""""

Configuration for memory input 3

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 3
                #define SFU_MEM_OUT_CFG_3_OFFSET                 0x6c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_3_get(uint32_t base);
        static inline void sfu_mem_out_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_3_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_3_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_3_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_3_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_3_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_3_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_3_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_3_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_3_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_3_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_3_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_3_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_3_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_3_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_3_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_3_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_3_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_3 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_4:

MEM_OUT_CFG_4
"""""""""""""

Configuration for memory input 4

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 4
                #define SFU_MEM_OUT_CFG_4_OFFSET                 0x70

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_4_get(uint32_t base);
        static inline void sfu_mem_out_cfg_4_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_4_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_4_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_4_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_4_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_4_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_4_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_4_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_4_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_4_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_4_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_4_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_4_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_4_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_4_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_4_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_4_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_4_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_4_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_4 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_5:

MEM_OUT_CFG_5
"""""""""""""

Configuration for memory input 5

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 5
                #define SFU_MEM_OUT_CFG_5_OFFSET                 0x74

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_5_get(uint32_t base);
        static inline void sfu_mem_out_cfg_5_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_5_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_5_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_5_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_5_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_5_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_5_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_5_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_5_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_5_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_5_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_5_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_5_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_5_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_5_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_5_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_5_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_5_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_5_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_5 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_6:

MEM_OUT_CFG_6
"""""""""""""

Configuration for memory input 6

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 6
                #define SFU_MEM_OUT_CFG_6_OFFSET                 0x78

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_6_get(uint32_t base);
        static inline void sfu_mem_out_cfg_6_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_6_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_6_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_6_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_6_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_6_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_6_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_6_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_6_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_6_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_6_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_6_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_6_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_6_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_6_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_6_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_6_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_6_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_6_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_6 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_MEM_OUT_CFG_7:

MEM_OUT_CFG_7
"""""""""""""

Configuration for memory input 7

.. table:: 

    +-----+---+--------------+----------------------------------------------------------------+
    |Bit #|R/W|     Name     |                          Description                           |
    +=====+===+==============+================================================================+
    |15:8 |R/W|UDMA_TARGET_ID|Target uDMA ID                                                  |
    +-----+---+--------------+----------------------------------------------------------------+
    |17:16|R/W|DATASIZE      |Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit|
    +-----+---+--------------+----------------------------------------------------------------+
    |19   |R/W|EN            |Enable                                                          |
    +-----+---+--------------+----------------------------------------------------------------+
    |20   |R/W|TRIG_EN       |Pushes one data out on specific trigger                         |
    +-----+---+--------------+----------------------------------------------------------------+
    |23:21|R/W|TRIG_SEL      |Seletcs the trigger to use                                      |
    +-----+---+--------------+----------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for memory input 7
                #define SFU_MEM_OUT_CFG_7_OFFSET                 0x7c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mem_out_cfg_7_get(uint32_t base);
        static inline void sfu_mem_out_cfg_7_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Target uDMA ID (access: R/W)
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_BIT                         8
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_WIDTH                       8
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_MASK                        0xff00
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_RESET                       0x0
        
        // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit (access: R/W)
        #define SFU_MEM_OUT_CFG_7_DATASIZE_BIT                               16
        #define SFU_MEM_OUT_CFG_7_DATASIZE_WIDTH                             2
        #define SFU_MEM_OUT_CFG_7_DATASIZE_MASK                              0x30000
        #define SFU_MEM_OUT_CFG_7_DATASIZE_RESET                             0x0
        
        // Enable (access: R/W)
        #define SFU_MEM_OUT_CFG_7_EN_BIT                                     19
        #define SFU_MEM_OUT_CFG_7_EN_WIDTH                                   1
        #define SFU_MEM_OUT_CFG_7_EN_MASK                                    0x80000
        #define SFU_MEM_OUT_CFG_7_EN_RESET                                   0x0
        
        // Pushes one data out on specific trigger (access: R/W)
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_BIT                                20
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_WIDTH                              1
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_MASK                               0x100000
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_RESET                              0x0
        
        // Seletcs the trigger to use (access: R/W)
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_BIT                               21
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_WIDTH                             3
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_MASK                              0xe00000
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_RESET                             0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_GET(value)        (GAP_BEXTRACTU((value),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_GETS(value)       (GAP_BEXTRACT((value),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID_SET(value,field)  (GAP_BINSERT((value),(field),8,8))
        #define SFU_MEM_OUT_CFG_7_UDMA_TARGET_ID(val)              ((val) << 8)
        
        #define SFU_MEM_OUT_CFG_7_DATASIZE_GET(value)              (GAP_BEXTRACTU((value),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE_GETS(value)             (GAP_BEXTRACT((value),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE_SET(value,field)        (GAP_BINSERT((value),(field),2,16))
        #define SFU_MEM_OUT_CFG_7_DATASIZE(val)                    ((val) << 16)
        
        #define SFU_MEM_OUT_CFG_7_EN_GET(value)                    (GAP_BEXTRACTU((value),1,19))
        #define SFU_MEM_OUT_CFG_7_EN_GETS(value)                   (GAP_BEXTRACT((value),1,19))
        #define SFU_MEM_OUT_CFG_7_EN_SET(value,field)              (GAP_BINSERT((value),(field),1,19))
        #define SFU_MEM_OUT_CFG_7_EN(val)                          ((val) << 19)
        
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_GET(value)               (GAP_BEXTRACTU((value),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_GETS(value)              (GAP_BEXTRACT((value),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN_SET(value,field)         (GAP_BINSERT((value),(field),1,20))
        #define SFU_MEM_OUT_CFG_7_TRIG_EN(val)                     ((val) << 20)
        
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_GET(value)              (GAP_BEXTRACTU((value),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_GETS(value)             (GAP_BEXTRACT((value),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL_SET(value,field)        (GAP_BINSERT((value),(field),3,21))
        #define SFU_MEM_OUT_CFG_7_TRIG_SEL(val)                    ((val) << 21)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int udma_target_id  :8 ; // Target uDMA ID
            unsigned int datasize        :2 ; // Data size -2'b00: 8bit -2'b01: 16bit -2'b10: 24bit -2'b11: 32bit
            unsigned int padding1:1 ;
            unsigned int en              :1 ; // Enable
            unsigned int trig_en         :1 ; // Pushes one data out on specific trigger
            unsigned int trig_sel        :3 ; // Seletcs the trigger to use
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mem_out_cfg_7_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mem_out_cfg_7 : public vp::reg_32
        {
        public:
            inline void udma_target_id_set(uint32_t value);
            inline uint32_t udma_target_id_get();
            inline void datasize_set(uint32_t value);
            inline uint32_t datasize_get();
            inline void en_set(uint32_t value);
            inline uint32_t en_get();
            inline void trig_en_set(uint32_t value);
            inline uint32_t trig_en_get();
            inline void trig_sel_set(uint32_t value);
            inline uint32_t trig_sel_get();
        };

|

.. _sfu_GFU_CFG_0:

GFU_CFG_0
"""""""""

Configuration GFU0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration GFU0
                #define SFU_GFU_CFG_0_OFFSET                     0x80

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_cfg_0_get(uint32_t base);
        static inline void sfu_gfu_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_cfg_0 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_REG_0:

GFU_REG_0
"""""""""

Register operand for GFU0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Register operand for GFU0
                #define SFU_GFU_REG_0_OFFSET                     0x84

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_reg_0_get(uint32_t base);
        static inline void sfu_gfu_reg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_reg_0 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_COE_PTR_0:

GFU_COE_PTR_0
"""""""""""""

L2 pointer to coefficient buffer for GFU0

.. table:: 

    +-----+---+-------+-----------------------------------------+
    |Bit #|R/W| Name  |               Description               |
    +=====+===+=======+=========================================+
    |30:0 |R/W|COE_PTR|L2 pointer to GFU config and coefficients|
    +-----+---+-------+-----------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to coefficient buffer for GFU0
                #define SFU_GFU_COE_PTR_0_OFFSET                 0x88

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_coe_ptr_0_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_0_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_0_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_0_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_0_COE_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_COE_PTR_0_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_0_COE_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_coe_ptr_0 : public vp::reg_32
        {
        public:
            inline void coe_ptr_set(uint32_t value);
            inline uint32_t coe_ptr_get();
        };

|

.. _sfu_GFU_DLY_PTR_0:

GFU_DLY_PTR_0
"""""""""""""

L2 pointer to delay buffer for GFU0

.. table:: 

    +-----+---+-------+------------------------------------------+
    |Bit #|R/W| Name  |               Description                |
    +=====+===+=======+==========================================+
    |30:0 |R/W|DLY_PTR|L2 pointer to GFU delay line(filter state)|
    +-----+---+-------+------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to delay buffer for GFU0
                #define SFU_GFU_DLY_PTR_0_OFFSET                 0x8c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_dly_ptr_0_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_0_DLY_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_dly_ptr_0 : public vp::reg_32
        {
        public:
            inline void dly_ptr_set(uint32_t value);
            inline uint32_t dly_ptr_get();
        };

|

.. _sfu_GFU_CFG_1:

GFU_CFG_1
"""""""""

Configuration GFU1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration GFU1
                #define SFU_GFU_CFG_1_OFFSET                     0x90

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_cfg_1_get(uint32_t base);
        static inline void sfu_gfu_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_cfg_1 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_REG_1:

GFU_REG_1
"""""""""

Register operand for GFU1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Register operand for GFU1
                #define SFU_GFU_REG_1_OFFSET                     0x94

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_reg_1_get(uint32_t base);
        static inline void sfu_gfu_reg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_reg_1 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_COE_PTR_1:

GFU_COE_PTR_1
"""""""""""""

L2 pointer to coefficient buffer for GFU1

.. table:: 

    +-----+---+-------+-----------------------------------------+
    |Bit #|R/W| Name  |               Description               |
    +=====+===+=======+=========================================+
    |30:0 |R/W|COE_PTR|L2 pointer to GFU config and coefficients|
    +-----+---+-------+-----------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to coefficient buffer for GFU1
                #define SFU_GFU_COE_PTR_1_OFFSET                 0x98

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_coe_ptr_1_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_1_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_1_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_1_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_1_COE_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_COE_PTR_1_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_1_COE_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_coe_ptr_1 : public vp::reg_32
        {
        public:
            inline void coe_ptr_set(uint32_t value);
            inline uint32_t coe_ptr_get();
        };

|

.. _sfu_GFU_DLY_PTR_1:

GFU_DLY_PTR_1
"""""""""""""

L2 pointer to delay buffer for GFU1

.. table:: 

    +-----+---+-------+------------------------------------------+
    |Bit #|R/W| Name  |               Description                |
    +=====+===+=======+==========================================+
    |30:0 |R/W|DLY_PTR|L2 pointer to GFU delay line(filter state)|
    +-----+---+-------+------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to delay buffer for GFU1
                #define SFU_GFU_DLY_PTR_1_OFFSET                 0x9c

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_dly_ptr_1_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_1_DLY_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_dly_ptr_1 : public vp::reg_32
        {
        public:
            inline void dly_ptr_set(uint32_t value);
            inline uint32_t dly_ptr_get();
        };

|

.. _sfu_GFU_CFG_2:

GFU_CFG_2
"""""""""

Configuration GFU2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration GFU2
                #define SFU_GFU_CFG_2_OFFSET                     0xa0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_cfg_2_get(uint32_t base);
        static inline void sfu_gfu_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_cfg_2 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_REG_2:

GFU_REG_2
"""""""""

Register operand for GFU2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Register operand for GFU2
                #define SFU_GFU_REG_2_OFFSET                     0xa4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_reg_2_get(uint32_t base);
        static inline void sfu_gfu_reg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_reg_2 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_COE_PTR_2:

GFU_COE_PTR_2
"""""""""""""

L2 pointer to coefficient buffer for GFU2

.. table:: 

    +-----+---+-------+-----------------------------------------+
    |Bit #|R/W| Name  |               Description               |
    +=====+===+=======+=========================================+
    |30:0 |R/W|COE_PTR|L2 pointer to GFU config and coefficients|
    +-----+---+-------+-----------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to coefficient buffer for GFU2
                #define SFU_GFU_COE_PTR_2_OFFSET                 0xa8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_coe_ptr_2_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_2_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_2_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_2_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_2_COE_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_COE_PTR_2_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_2_COE_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_coe_ptr_2 : public vp::reg_32
        {
        public:
            inline void coe_ptr_set(uint32_t value);
            inline uint32_t coe_ptr_get();
        };

|

.. _sfu_GFU_DLY_PTR_2:

GFU_DLY_PTR_2
"""""""""""""

L2 pointer to delay buffer for GFU2

.. table:: 

    +-----+---+-------+------------------------------------------+
    |Bit #|R/W| Name  |               Description                |
    +=====+===+=======+==========================================+
    |30:0 |R/W|DLY_PTR|L2 pointer to GFU delay line(filter state)|
    +-----+---+-------+------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to delay buffer for GFU2
                #define SFU_GFU_DLY_PTR_2_OFFSET                 0xac

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_dly_ptr_2_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_2_DLY_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_dly_ptr_2 : public vp::reg_32
        {
        public:
            inline void dly_ptr_set(uint32_t value);
            inline uint32_t dly_ptr_get();
        };

|

.. _sfu_GFU_CFG_3:

GFU_CFG_3
"""""""""

Configuration GFU3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration GFU3
                #define SFU_GFU_CFG_3_OFFSET                     0xb0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_cfg_3_get(uint32_t base);
        static inline void sfu_gfu_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_cfg_3 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_REG_3:

GFU_REG_3
"""""""""

Register operand for GFU3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Register operand for GFU3
                #define SFU_GFU_REG_3_OFFSET                     0xb4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_reg_3_get(uint32_t base);
        static inline void sfu_gfu_reg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c


.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_reg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_reg_3 : public vp::reg_32
        {
        public:
        };

|

.. _sfu_GFU_COE_PTR_3:

GFU_COE_PTR_3
"""""""""""""

L2 pointer to coefficient buffer for GFU3

.. table:: 

    +-----+---+-------+-----------------------------------------+
    |Bit #|R/W| Name  |               Description               |
    +=====+===+=======+=========================================+
    |30:0 |R/W|COE_PTR|L2 pointer to GFU config and coefficients|
    +-----+---+-------+-----------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to coefficient buffer for GFU3
                #define SFU_GFU_COE_PTR_3_OFFSET                 0xb8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_coe_ptr_3_get(uint32_t base);
        static inline void sfu_gfu_coe_ptr_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU config and coefficients (access: R/W)
        #define SFU_GFU_COE_PTR_3_COE_PTR_BIT                                0
        #define SFU_GFU_COE_PTR_3_COE_PTR_WIDTH                              31
        #define SFU_GFU_COE_PTR_3_COE_PTR_MASK                               0x7fffffff
        #define SFU_GFU_COE_PTR_3_COE_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_COE_PTR_3_COE_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_COE_PTR_3_COE_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int coe_ptr         :31; // L2 pointer to GFU config and coefficients
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_coe_ptr_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_coe_ptr_3 : public vp::reg_32
        {
        public:
            inline void coe_ptr_set(uint32_t value);
            inline uint32_t coe_ptr_get();
        };

|

.. _sfu_GFU_DLY_PTR_3:

GFU_DLY_PTR_3
"""""""""""""

L2 pointer to delay buffer for GFU3

.. table:: 

    +-----+---+-------+------------------------------------------+
    |Bit #|R/W| Name  |               Description                |
    +=====+===+=======+==========================================+
    |30:0 |R/W|DLY_PTR|L2 pointer to GFU delay line(filter state)|
    +-----+---+-------+------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // L2 pointer to delay buffer for GFU3
                #define SFU_GFU_DLY_PTR_3_OFFSET                 0xbc

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_gfu_dly_ptr_3_get(uint32_t base);
        static inline void sfu_gfu_dly_ptr_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // L2 pointer to GFU delay line(filter state) (access: R/W)
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_BIT                                0
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_WIDTH                              31
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_MASK                               0x7fffffff
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_RESET                              0x1c000000

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_GET(value)               (GAP_BEXTRACTU((value),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_GETS(value)              (GAP_BEXTRACT((value),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR_SET(value,field)         (GAP_BINSERT((value),(field),31,0))
        #define SFU_GFU_DLY_PTR_3_DLY_PTR(val)                     ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int dly_ptr         :31; // L2 pointer to GFU delay line(filter state)
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_gfu_dly_ptr_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_gfu_dly_ptr_3 : public vp::reg_32
        {
        public:
            inline void dly_ptr_set(uint32_t value);
            inline uint32_t dly_ptr_get();
        };

|

.. _sfu_SPLIT_CFG_0:

SPLIT_CFG_0
"""""""""""

Configuration for SPLITTER0

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |6:0  |R/W|INT_TARG_ID_A|ID of the internal target for the stream on exit port A|
    +-----+---+-------------+-------------------------------------------------------+
    |14:8 |R/W|INT_TARG_ID_B|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for SPLITTER0
                #define SFU_SPLIT_CFG_0_OFFSET                   0xc0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_split_cfg_0_get(uint32_t base);
        static inline void sfu_split_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_0_INT_TARG_ID_B(val)                 ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_split_cfg_0 : public vp::reg_32
        {
        public:
            inline void int_targ_id_a_set(uint32_t value);
            inline uint32_t int_targ_id_a_get();
            inline void int_targ_id_b_set(uint32_t value);
            inline uint32_t int_targ_id_b_get();
        };

|

.. _sfu_SPLIT_CFG_1:

SPLIT_CFG_1
"""""""""""

Configuration for SPLITTER1

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |6:0  |R/W|INT_TARG_ID_A|ID of the internal target for the stream on exit port A|
    +-----+---+-------------+-------------------------------------------------------+
    |14:8 |R/W|INT_TARG_ID_B|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for SPLITTER1
                #define SFU_SPLIT_CFG_1_OFFSET                   0xc4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_split_cfg_1_get(uint32_t base);
        static inline void sfu_split_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_1_INT_TARG_ID_B(val)                 ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_split_cfg_1 : public vp::reg_32
        {
        public:
            inline void int_targ_id_a_set(uint32_t value);
            inline uint32_t int_targ_id_a_get();
            inline void int_targ_id_b_set(uint32_t value);
            inline uint32_t int_targ_id_b_get();
        };

|

.. _sfu_SPLIT_CFG_2:

SPLIT_CFG_2
"""""""""""

Configuration for SPLITTER2

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |6:0  |R/W|INT_TARG_ID_A|ID of the internal target for the stream on exit port A|
    +-----+---+-------------+-------------------------------------------------------+
    |14:8 |R/W|INT_TARG_ID_B|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for SPLITTER2
                #define SFU_SPLIT_CFG_2_OFFSET                   0xc8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_split_cfg_2_get(uint32_t base);
        static inline void sfu_split_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_2_INT_TARG_ID_B(val)                 ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_split_cfg_2 : public vp::reg_32
        {
        public:
            inline void int_targ_id_a_set(uint32_t value);
            inline uint32_t int_targ_id_a_get();
            inline void int_targ_id_b_set(uint32_t value);
            inline uint32_t int_targ_id_b_get();
        };

|

.. _sfu_SPLIT_CFG_3:

SPLIT_CFG_3
"""""""""""

Configuration for SPLITTER3

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |6:0  |R/W|INT_TARG_ID_A|ID of the internal target for the stream on exit port A|
    +-----+---+-------------+-------------------------------------------------------+
    |14:8 |R/W|INT_TARG_ID_B|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for SPLITTER3
                #define SFU_SPLIT_CFG_3_OFFSET                   0xcc

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_split_cfg_3_get(uint32_t base);
        static inline void sfu_split_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // ID of the internal target for the stream on exit port A (access: R/W)
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_BIT                            0
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_WIDTH                          7
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_MASK                           0x7f
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_RESET                          0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_BIT                            8
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_WIDTH                          7
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_MASK                           0x7f00
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_GET(value)           (GAP_BEXTRACTU((value),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_GETS(value)          (GAP_BEXTRACT((value),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A_SET(value,field)     (GAP_BINSERT((value),(field),7,0))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_A(val)                 ((val) << 0)
        
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_GET(value)           (GAP_BEXTRACTU((value),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_GETS(value)          (GAP_BEXTRACT((value),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B_SET(value,field)     (GAP_BINSERT((value),(field),7,8))
        #define SFU_SPLIT_CFG_3_INT_TARG_ID_B(val)                 ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int int_targ_id_a   :7 ; // ID of the internal target for the stream on exit port A
            unsigned int padding0:1 ;
            unsigned int int_targ_id_b   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_split_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_split_cfg_3 : public vp::reg_32
        {
        public:
            inline void int_targ_id_a_set(uint32_t value);
            inline uint32_t int_targ_id_a_get();
            inline void int_targ_id_b_set(uint32_t value);
            inline uint32_t int_targ_id_b_get();
        };

|

.. _sfu_MIXER_CFG_0:

MIXER_CFG_0
"""""""""""

Configuration for MIXER0

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |12:8 |R/W|SHIFT_VAL_A  |Shift value in bits for input B                        |
    +-----+---+-------------+-------------------------------------------------------+
    |13   |R/W|SHIFT_DIR_A  |Shift direction for input B -1'b0: left -1'b1: right   |
    +-----+---+-------------+-------------------------------------------------------+
    |20:16|R/W|SHIFT_VAL_O  |Shift value in bits for output                         |
    +-----+---+-------------+-------------------------------------------------------+
    |21   |R/W|SHIFT_DIR_O  |Shift direction for output -1'b0: left -1'b1: right    |
    +-----+---+-------------+-------------------------------------------------------+
    |30:24|R/W|INT_TARG_ID_O|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for MIXER0
                #define SFU_MIXER_CFG_0_OFFSET                   0xd0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mixer_cfg_0_get(uint32_t base);
        static inline void sfu_mixer_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_0_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_0_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_0_INT_TARG_ID_O(val)                 ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mixer_cfg_0 : public vp::reg_32
        {
        public:
            inline void shift_val_a_set(uint32_t value);
            inline uint32_t shift_val_a_get();
            inline void shift_dir_a_set(uint32_t value);
            inline uint32_t shift_dir_a_get();
            inline void shift_val_o_set(uint32_t value);
            inline uint32_t shift_val_o_get();
            inline void shift_dir_o_set(uint32_t value);
            inline uint32_t shift_dir_o_get();
            inline void int_targ_id_o_set(uint32_t value);
            inline uint32_t int_targ_id_o_get();
        };

|

.. _sfu_MIXER_CFG_1:

MIXER_CFG_1
"""""""""""

Configuration for MIXER1

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |12:8 |R/W|SHIFT_VAL_A  |Shift value in bits for input B                        |
    +-----+---+-------------+-------------------------------------------------------+
    |13   |R/W|SHIFT_DIR_A  |Shift direction for input B -1'b0: left -1'b1: right   |
    +-----+---+-------------+-------------------------------------------------------+
    |20:16|R/W|SHIFT_VAL_O  |Shift value in bits for output                         |
    +-----+---+-------------+-------------------------------------------------------+
    |21   |R/W|SHIFT_DIR_O  |Shift direction for output -1'b0: left -1'b1: right    |
    +-----+---+-------------+-------------------------------------------------------+
    |30:24|R/W|INT_TARG_ID_O|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for MIXER1
                #define SFU_MIXER_CFG_1_OFFSET                   0xd4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mixer_cfg_1_get(uint32_t base);
        static inline void sfu_mixer_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_1_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_1_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_1_INT_TARG_ID_O(val)                 ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mixer_cfg_1 : public vp::reg_32
        {
        public:
            inline void shift_val_a_set(uint32_t value);
            inline uint32_t shift_val_a_get();
            inline void shift_dir_a_set(uint32_t value);
            inline uint32_t shift_dir_a_get();
            inline void shift_val_o_set(uint32_t value);
            inline uint32_t shift_val_o_get();
            inline void shift_dir_o_set(uint32_t value);
            inline uint32_t shift_dir_o_get();
            inline void int_targ_id_o_set(uint32_t value);
            inline uint32_t int_targ_id_o_get();
        };

|

.. _sfu_MIXER_CFG_2:

MIXER_CFG_2
"""""""""""

Configuration for MIXER2

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |12:8 |R/W|SHIFT_VAL_A  |Shift value in bits for input B                        |
    +-----+---+-------------+-------------------------------------------------------+
    |13   |R/W|SHIFT_DIR_A  |Shift direction for input B -1'b0: left -1'b1: right   |
    +-----+---+-------------+-------------------------------------------------------+
    |20:16|R/W|SHIFT_VAL_O  |Shift value in bits for output                         |
    +-----+---+-------------+-------------------------------------------------------+
    |21   |R/W|SHIFT_DIR_O  |Shift direction for output -1'b0: left -1'b1: right    |
    +-----+---+-------------+-------------------------------------------------------+
    |30:24|R/W|INT_TARG_ID_O|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for MIXER2
                #define SFU_MIXER_CFG_2_OFFSET                   0xd8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mixer_cfg_2_get(uint32_t base);
        static inline void sfu_mixer_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_2_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_2_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_2_INT_TARG_ID_O(val)                 ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mixer_cfg_2 : public vp::reg_32
        {
        public:
            inline void shift_val_a_set(uint32_t value);
            inline uint32_t shift_val_a_get();
            inline void shift_dir_a_set(uint32_t value);
            inline uint32_t shift_dir_a_get();
            inline void shift_val_o_set(uint32_t value);
            inline uint32_t shift_val_o_get();
            inline void shift_dir_o_set(uint32_t value);
            inline uint32_t shift_dir_o_get();
            inline void int_targ_id_o_set(uint32_t value);
            inline uint32_t int_targ_id_o_get();
        };

|

.. _sfu_MIXER_CFG_3:

MIXER_CFG_3
"""""""""""

Configuration for MIXER3

.. table:: 

    +-----+---+-------------+-------------------------------------------------------+
    |Bit #|R/W|    Name     |                      Description                      |
    +=====+===+=============+=======================================================+
    |12:8 |R/W|SHIFT_VAL_A  |Shift value in bits for input B                        |
    +-----+---+-------------+-------------------------------------------------------+
    |13   |R/W|SHIFT_DIR_A  |Shift direction for input B -1'b0: left -1'b1: right   |
    +-----+---+-------------+-------------------------------------------------------+
    |20:16|R/W|SHIFT_VAL_O  |Shift value in bits for output                         |
    +-----+---+-------------+-------------------------------------------------------+
    |21   |R/W|SHIFT_DIR_O  |Shift direction for output -1'b0: left -1'b1: right    |
    +-----+---+-------------+-------------------------------------------------------+
    |30:24|R/W|INT_TARG_ID_O|ID of the internal target for the stream on exit port B|
    +-----+---+-------------+-------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for MIXER3
                #define SFU_MIXER_CFG_3_OFFSET                   0xdc

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_mixer_cfg_3_get(uint32_t base);
        static inline void sfu_mixer_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Shift value in bits for input B (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_BIT                              8
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_WIDTH                            5
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_MASK                             0x1f00
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_RESET                            0x0
        
        // Shift direction for input B -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_BIT                              13
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_WIDTH                            1
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_MASK                             0x2000
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_RESET                            0x0
        
        // Shift value in bits for output (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_BIT                              16
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_WIDTH                            5
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_MASK                             0x1f0000
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_RESET                            0x0
        
        // Shift direction for output -1'b0: left -1'b1: right (access: R/W)
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_BIT                              21
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_WIDTH                            1
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_MASK                             0x200000
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_RESET                            0x0
        
        // ID of the internal target for the stream on exit port B (access: R/W)
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_BIT                            24
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_WIDTH                          7
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_MASK                           0x7f000000
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_RESET                          0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_GET(value)             (GAP_BEXTRACTU((value),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_GETS(value)            (GAP_BEXTRACT((value),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A_SET(value,field)       (GAP_BINSERT((value),(field),5,8))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_A(val)                   ((val) << 8)
        
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_GET(value)             (GAP_BEXTRACTU((value),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_GETS(value)            (GAP_BEXTRACT((value),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A_SET(value,field)       (GAP_BINSERT((value),(field),1,13))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_A(val)                   ((val) << 13)
        
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_GET(value)             (GAP_BEXTRACTU((value),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_GETS(value)            (GAP_BEXTRACT((value),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O_SET(value,field)       (GAP_BINSERT((value),(field),5,16))
        #define SFU_MIXER_CFG_3_SHIFT_VAL_O(val)                   ((val) << 16)
        
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_GET(value)             (GAP_BEXTRACTU((value),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_GETS(value)            (GAP_BEXTRACT((value),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O_SET(value,field)       (GAP_BINSERT((value),(field),1,21))
        #define SFU_MIXER_CFG_3_SHIFT_DIR_O(val)                   ((val) << 21)
        
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_GET(value)           (GAP_BEXTRACTU((value),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_GETS(value)          (GAP_BEXTRACT((value),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O_SET(value,field)     (GAP_BINSERT((value),(field),7,24))
        #define SFU_MIXER_CFG_3_INT_TARG_ID_O(val)                 ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int padding0:8 ;
            unsigned int shift_val_a     :5 ; // Shift value in bits for input B
            unsigned int shift_dir_a     :1 ; // Shift direction for input B -1'b0: left -1'b1: right
            unsigned int padding1:2 ;
            unsigned int shift_val_o     :5 ; // Shift value in bits for output
            unsigned int shift_dir_o     :1 ; // Shift direction for output -1'b0: left -1'b1: right
            unsigned int padding2:2 ;
            unsigned int int_targ_id_o   :7 ; // ID of the internal target for the stream on exit port B
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_mixer_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_mixer_cfg_3 : public vp::reg_32
        {
        public:
            inline void shift_val_a_set(uint32_t value);
            inline uint32_t shift_val_a_get();
            inline void shift_dir_a_set(uint32_t value);
            inline uint32_t shift_dir_a_get();
            inline void shift_val_o_set(uint32_t value);
            inline uint32_t shift_val_o_get();
            inline void shift_dir_o_set(uint32_t value);
            inline uint32_t shift_dir_o_get();
            inline void int_targ_id_o_set(uint32_t value);
            inline uint32_t int_targ_id_o_get();
        };

|

.. _sfu_ASRC_CTRL_CFG_0:

ASRC_CTRL_CFG_0
"""""""""""""""

Configuration for control block0

.. table:: 

    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                         Description                                         |
    +=====+===+========+=============================================================================================+
    |    0|R/W|CLK_EN  |Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled        |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN    |Reset value for control block - 1b0 : Reset        - 1b1 : No Reset                        |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |4:2  |R/W|FS_IN   |Selects input sampling frequency                                                             |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |7:5  |R/W|FS_OUT  |Selects output sampling frequency                                                            |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |10:8 |R/W|LOCK_WND|Sets how many ratio calc cycles the error should be below threshold before releasing the lock|
    +-----+---+--------+---------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for control block0
                #define SFU_ASRC_CTRL_CFG_0_OFFSET               0xe0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_ctrl_cfg_0_get(uint32_t base);
        static inline void sfu_asrc_ctrl_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_BIT                               0
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_WIDTH                             1
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_MASK                              0x1
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_RESET                             0x0
        
        // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_RSTN_BIT                                 1
        #define SFU_ASRC_CTRL_CFG_0_RSTN_WIDTH                               1
        #define SFU_ASRC_CTRL_CFG_0_RSTN_MASK                                0x2
        #define SFU_ASRC_CTRL_CFG_0_RSTN_RESET                               0x0
        
        // Selects input sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_BIT                                2
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_WIDTH                              3
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_MASK                               0x1c
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_RESET                              0x0
        
        // Selects output sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_BIT                               5
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_WIDTH                             3
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_MASK                              0xe0
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_RESET                             0x0
        
        // Sets how many ratio calc cycles the error should be below threshold before releasing the lock (access: R/W)
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_BIT                             8
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_WIDTH                           3
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_MASK                            0x700
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_RESET                           0x7

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_CTRL_CFG_0_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_CTRL_CFG_0_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_CTRL_CFG_0_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_GET(value)               (GAP_BEXTRACTU((value),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_GETS(value)              (GAP_BEXTRACT((value),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN_SET(value,field)         (GAP_BINSERT((value),(field),3,2))
        #define SFU_ASRC_CTRL_CFG_0_FS_IN(val)                     ((val) << 2)
        
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_GET(value)              (GAP_BEXTRACTU((value),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_GETS(value)             (GAP_BEXTRACT((value),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT_SET(value,field)        (GAP_BINSERT((value),(field),3,5))
        #define SFU_ASRC_CTRL_CFG_0_FS_OUT(val)                    ((val) << 5)
        
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_GET(value)            (GAP_BEXTRACTU((value),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_GETS(value)           (GAP_BEXTRACT((value),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND_SET(value,field)      (GAP_BINSERT((value),(field),3,8))
        #define SFU_ASRC_CTRL_CFG_0_LOCK_WND(val)                  ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int fs_in           :3 ; // Selects input sampling frequency
            unsigned int fs_out          :3 ; // Selects output sampling frequency
            unsigned int lock_wnd        :3 ; // Sets how many ratio calc cycles the error should be below threshold before releasing the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_ctrl_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_ctrl_cfg_0 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void fs_in_set(uint32_t value);
            inline uint32_t fs_in_get();
            inline void fs_out_set(uint32_t value);
            inline uint32_t fs_out_get();
            inline void lock_wnd_set(uint32_t value);
            inline uint32_t lock_wnd_get();
        };

|

.. _sfu_ASRC_CTRL_CFG_1:

ASRC_CTRL_CFG_1
"""""""""""""""

Configuration for control block1

.. table:: 

    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                         Description                                         |
    +=====+===+========+=============================================================================================+
    |    0|R/W|CLK_EN  |Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled        |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN    |Reset value for control block - 1b0 : Reset        - 1b1 : No Reset                        |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |4:2  |R/W|FS_IN   |Selects input sampling frequency                                                             |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |7:5  |R/W|FS_OUT  |Selects output sampling frequency                                                            |
    +-----+---+--------+---------------------------------------------------------------------------------------------+
    |10:8 |R/W|LOCK_WND|Sets how many ratio calc cycles the error should be below threshold before releasing the lock|
    +-----+---+--------+---------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for control block1
                #define SFU_ASRC_CTRL_CFG_1_OFFSET               0xe4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_ctrl_cfg_1_get(uint32_t base);
        static inline void sfu_asrc_ctrl_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_BIT                               0
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_WIDTH                             1
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_MASK                              0x1
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_RESET                             0x0
        
        // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_RSTN_BIT                                 1
        #define SFU_ASRC_CTRL_CFG_1_RSTN_WIDTH                               1
        #define SFU_ASRC_CTRL_CFG_1_RSTN_MASK                                0x2
        #define SFU_ASRC_CTRL_CFG_1_RSTN_RESET                               0x0
        
        // Selects input sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_BIT                                2
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_WIDTH                              3
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_MASK                               0x1c
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_RESET                              0x0
        
        // Selects output sampling frequency (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_BIT                               5
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_WIDTH                             3
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_MASK                              0xe0
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_RESET                             0x0
        
        // Sets how many ratio calc cycles the error should be below threshold before releasing the lock (access: R/W)
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_BIT                             8
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_WIDTH                           3
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_MASK                            0x700
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_RESET                           0x7

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_CTRL_CFG_1_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_CTRL_CFG_1_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_CTRL_CFG_1_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_GET(value)               (GAP_BEXTRACTU((value),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_GETS(value)              (GAP_BEXTRACT((value),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN_SET(value,field)         (GAP_BINSERT((value),(field),3,2))
        #define SFU_ASRC_CTRL_CFG_1_FS_IN(val)                     ((val) << 2)
        
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_GET(value)              (GAP_BEXTRACTU((value),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_GETS(value)             (GAP_BEXTRACT((value),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT_SET(value,field)        (GAP_BINSERT((value),(field),3,5))
        #define SFU_ASRC_CTRL_CFG_1_FS_OUT(val)                    ((val) << 5)
        
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_GET(value)            (GAP_BEXTRACTU((value),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_GETS(value)           (GAP_BEXTRACT((value),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND_SET(value,field)      (GAP_BINSERT((value),(field),3,8))
        #define SFU_ASRC_CTRL_CFG_1_LOCK_WND(val)                  ((val) << 8)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for controll block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for control block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int fs_in           :3 ; // Selects input sampling frequency
            unsigned int fs_out          :3 ; // Selects output sampling frequency
            unsigned int lock_wnd        :3 ; // Sets how many ratio calc cycles the error should be below threshold before releasing the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_ctrl_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_ctrl_cfg_1 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void fs_in_set(uint32_t value);
            inline uint32_t fs_in_get();
            inline void fs_out_set(uint32_t value);
            inline uint32_t fs_out_get();
            inline void lock_wnd_set(uint32_t value);
            inline uint32_t lock_wnd_get();
        };

|

.. _sfu_ASRC_LANE_IDOUT_0:

ASRC_LANE_IDOUT_0
"""""""""""""""""

Output target IDs for lane0

.. table:: 

    +-----+---+------+-----------------------------+
    |Bit #|R/W| Name |         Description         |
    +=====+===+======+=============================+
    |7:0  |R/W|ID_CH0|Stream ID for output channel0|
    +-----+---+------+-----------------------------+
    |15:8 |R/W|ID_CH1|Stream ID for output channel1|
    +-----+---+------+-----------------------------+
    |23:16|R/W|ID_CH2|Stream ID for output channel2|
    +-----+---+------+-----------------------------+
    |31:24|R/W|ID_CH3|Stream ID for output channel3|
    +-----+---+------+-----------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Output target IDs for lane0
                #define SFU_ASRC_LANE_IDOUT_0_OFFSET             0xe8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_idout_0_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_RESET                           0xff

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_0_ID_CH3(val)                  ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_idout_0 : public vp::reg_32
        {
        public:
            inline void id_ch0_set(uint32_t value);
            inline uint32_t id_ch0_get();
            inline void id_ch1_set(uint32_t value);
            inline uint32_t id_ch1_get();
            inline void id_ch2_set(uint32_t value);
            inline uint32_t id_ch2_get();
            inline void id_ch3_set(uint32_t value);
            inline uint32_t id_ch3_get();
        };

|

.. _sfu_ASRC_LANE_CFG_0:

ASRC_LANE_CFG_0
"""""""""""""""

Configuration for lane0

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                              Description                                              |
    +=====+===+=============+=======================================================================================================+
    |    0|R/W|CLK_EN       |Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled            |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN         |Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    2|R/W|CTRL_MUX     |Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1                        |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |15:12|R/W|CH_EN        |Enables single channels in a 4 channel block                                                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   16|R/W|WAIT_LOCK_IN |Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAIT_LOCK_OUT|Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   18|R/W|DROP_ON_WAIT |Drops input packets when WAIT_LOCK=0 and force 0 at the input                                          |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for lane0
                #define SFU_ASRC_LANE_CFG_0_OFFSET               0xec

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_cfg_0_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_0_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_0_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_0_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_0_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_0_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_0_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_0_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_RESET                       0x1

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_0_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_0_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_0_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_0_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_0_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_0_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_0_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_0_DROP_ON_WAIT(val)              ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_0_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_cfg_0 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void ctrl_mux_set(uint32_t value);
            inline uint32_t ctrl_mux_get();
            inline void ch_en_set(uint32_t value);
            inline uint32_t ch_en_get();
            inline void wait_lock_in_set(uint32_t value);
            inline uint32_t wait_lock_in_get();
            inline void wait_lock_out_set(uint32_t value);
            inline uint32_t wait_lock_out_get();
            inline void drop_on_wait_set(uint32_t value);
            inline uint32_t drop_on_wait_get();
        };

|

.. _sfu_ASRC_LANE_IDOUT_1:

ASRC_LANE_IDOUT_1
"""""""""""""""""

Output target IDs for lane1

.. table:: 

    +-----+---+------+-----------------------------+
    |Bit #|R/W| Name |         Description         |
    +=====+===+======+=============================+
    |7:0  |R/W|ID_CH0|Stream ID for output channel0|
    +-----+---+------+-----------------------------+
    |15:8 |R/W|ID_CH1|Stream ID for output channel1|
    +-----+---+------+-----------------------------+
    |23:16|R/W|ID_CH2|Stream ID for output channel2|
    +-----+---+------+-----------------------------+
    |31:24|R/W|ID_CH3|Stream ID for output channel3|
    +-----+---+------+-----------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Output target IDs for lane1
                #define SFU_ASRC_LANE_IDOUT_1_OFFSET             0xf0

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_idout_1_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_RESET                           0xff

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_1_ID_CH3(val)                  ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_idout_1 : public vp::reg_32
        {
        public:
            inline void id_ch0_set(uint32_t value);
            inline uint32_t id_ch0_get();
            inline void id_ch1_set(uint32_t value);
            inline uint32_t id_ch1_get();
            inline void id_ch2_set(uint32_t value);
            inline uint32_t id_ch2_get();
            inline void id_ch3_set(uint32_t value);
            inline uint32_t id_ch3_get();
        };

|

.. _sfu_ASRC_LANE_CFG_1:

ASRC_LANE_CFG_1
"""""""""""""""

Configuration for lane1

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                              Description                                              |
    +=====+===+=============+=======================================================================================================+
    |    0|R/W|CLK_EN       |Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled            |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN         |Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    2|R/W|CTRL_MUX     |Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1                        |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |15:12|R/W|CH_EN        |Enables single channels in a 4 channel block                                                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   16|R/W|WAIT_LOCK_IN |Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAIT_LOCK_OUT|Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   18|R/W|DROP_ON_WAIT |Drops input packets when WAIT_LOCK=0 and force 0 at the input                                          |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for lane1
                #define SFU_ASRC_LANE_CFG_1_OFFSET               0xf4

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_cfg_1_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_1_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_1_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_1_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_1_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_1_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_1_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_1_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_RESET                       0x1

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_1_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_1_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_1_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_1_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_1_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_1_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_1_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_1_DROP_ON_WAIT(val)              ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_1_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_cfg_1 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void ctrl_mux_set(uint32_t value);
            inline uint32_t ctrl_mux_get();
            inline void ch_en_set(uint32_t value);
            inline uint32_t ch_en_get();
            inline void wait_lock_in_set(uint32_t value);
            inline uint32_t wait_lock_in_get();
            inline void wait_lock_out_set(uint32_t value);
            inline uint32_t wait_lock_out_get();
            inline void drop_on_wait_set(uint32_t value);
            inline uint32_t drop_on_wait_get();
        };

|

.. _sfu_ASRC_LANE_IDOUT_2:

ASRC_LANE_IDOUT_2
"""""""""""""""""

Output target IDs for lane2

.. table:: 

    +-----+---+------+-----------------------------+
    |Bit #|R/W| Name |         Description         |
    +=====+===+======+=============================+
    |7:0  |R/W|ID_CH0|Stream ID for output channel0|
    +-----+---+------+-----------------------------+
    |15:8 |R/W|ID_CH1|Stream ID for output channel1|
    +-----+---+------+-----------------------------+
    |23:16|R/W|ID_CH2|Stream ID for output channel2|
    +-----+---+------+-----------------------------+
    |31:24|R/W|ID_CH3|Stream ID for output channel3|
    +-----+---+------+-----------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Output target IDs for lane2
                #define SFU_ASRC_LANE_IDOUT_2_OFFSET             0xf8

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_idout_2_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_RESET                           0xff

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_2_ID_CH3(val)                  ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_idout_2 : public vp::reg_32
        {
        public:
            inline void id_ch0_set(uint32_t value);
            inline uint32_t id_ch0_get();
            inline void id_ch1_set(uint32_t value);
            inline uint32_t id_ch1_get();
            inline void id_ch2_set(uint32_t value);
            inline uint32_t id_ch2_get();
            inline void id_ch3_set(uint32_t value);
            inline uint32_t id_ch3_get();
        };

|

.. _sfu_ASRC_LANE_CFG_2:

ASRC_LANE_CFG_2
"""""""""""""""

Configuration for lane2

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                              Description                                              |
    +=====+===+=============+=======================================================================================================+
    |    0|R/W|CLK_EN       |Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled            |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN         |Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    2|R/W|CTRL_MUX     |Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1                        |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |15:12|R/W|CH_EN        |Enables single channels in a 4 channel block                                                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   16|R/W|WAIT_LOCK_IN |Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAIT_LOCK_OUT|Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   18|R/W|DROP_ON_WAIT |Drops input packets when WAIT_LOCK=0 and force 0 at the input                                          |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for lane2
                #define SFU_ASRC_LANE_CFG_2_OFFSET               0xfc

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_cfg_2_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_2_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_2_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_2_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_2_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_2_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_2_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_2_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_RESET                       0x1

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_2_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_2_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_2_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_2_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_2_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_2_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_2_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_2_DROP_ON_WAIT(val)              ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_2_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_cfg_2 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void ctrl_mux_set(uint32_t value);
            inline uint32_t ctrl_mux_get();
            inline void ch_en_set(uint32_t value);
            inline uint32_t ch_en_get();
            inline void wait_lock_in_set(uint32_t value);
            inline uint32_t wait_lock_in_get();
            inline void wait_lock_out_set(uint32_t value);
            inline uint32_t wait_lock_out_get();
            inline void drop_on_wait_set(uint32_t value);
            inline uint32_t drop_on_wait_get();
        };

|

.. _sfu_ASRC_LANE_IDOUT_3:

ASRC_LANE_IDOUT_3
"""""""""""""""""

Output target IDs for lane3

.. table:: 

    +-----+---+------+-----------------------------+
    |Bit #|R/W| Name |         Description         |
    +=====+===+======+=============================+
    |7:0  |R/W|ID_CH0|Stream ID for output channel0|
    +-----+---+------+-----------------------------+
    |15:8 |R/W|ID_CH1|Stream ID for output channel1|
    +-----+---+------+-----------------------------+
    |23:16|R/W|ID_CH2|Stream ID for output channel2|
    +-----+---+------+-----------------------------+
    |31:24|R/W|ID_CH3|Stream ID for output channel3|
    +-----+---+------+-----------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Output target IDs for lane3
                #define SFU_ASRC_LANE_IDOUT_3_OFFSET             0x100

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_idout_3_get(uint32_t base);
        static inline void sfu_asrc_lane_idout_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Stream ID for output channel0 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_BIT                             0
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_MASK                            0xff
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_RESET                           0xff
        
        // Stream ID for output channel1 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_BIT                             8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_MASK                            0xff00
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_RESET                           0xff
        
        // Stream ID for output channel2 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_BIT                             16
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_MASK                            0xff0000
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_RESET                           0xff
        
        // Stream ID for output channel3 (access: R/W)
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_BIT                             24
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_WIDTH                           8
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_MASK                            0xff000000
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_RESET                           0xff

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_GET(value)            (GAP_BEXTRACTU((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_GETS(value)           (GAP_BEXTRACT((value),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0_SET(value,field)      (GAP_BINSERT((value),(field),8,0))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH0(val)                  ((val) << 0)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_GET(value)            (GAP_BEXTRACTU((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_GETS(value)           (GAP_BEXTRACT((value),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1_SET(value,field)      (GAP_BINSERT((value),(field),8,8))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH1(val)                  ((val) << 8)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_GET(value)            (GAP_BEXTRACTU((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_GETS(value)           (GAP_BEXTRACT((value),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2_SET(value,field)      (GAP_BINSERT((value),(field),8,16))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH2(val)                  ((val) << 16)
        
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_GET(value)            (GAP_BEXTRACTU((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_GETS(value)           (GAP_BEXTRACT((value),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3_SET(value,field)      (GAP_BINSERT((value),(field),8,24))
        #define SFU_ASRC_LANE_IDOUT_3_ID_CH3(val)                  ((val) << 24)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int id_ch0          :8 ; // Stream ID for output channel0
            unsigned int id_ch1          :8 ; // Stream ID for output channel1
            unsigned int id_ch2          :8 ; // Stream ID for output channel2
            unsigned int id_ch3          :8 ; // Stream ID for output channel3
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_idout_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_idout_3 : public vp::reg_32
        {
        public:
            inline void id_ch0_set(uint32_t value);
            inline uint32_t id_ch0_get();
            inline void id_ch1_set(uint32_t value);
            inline uint32_t id_ch1_get();
            inline void id_ch2_set(uint32_t value);
            inline uint32_t id_ch2_get();
            inline void id_ch3_set(uint32_t value);
            inline uint32_t id_ch3_get();
        };

|

.. _sfu_ASRC_LANE_CFG_3:

ASRC_LANE_CFG_3
"""""""""""""""

Configuration for lane3

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                              Description                                              |
    +=====+===+=============+=======================================================================================================+
    |    0|R/W|CLK_EN       |Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled            |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    1|R/W|RSTN         |Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |    2|R/W|CTRL_MUX     |Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1                        |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |15:12|R/W|CH_EN        |Enables single channels in a 4 channel block                                                           |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   16|R/W|WAIT_LOCK_IN |Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAIT_LOCK_OUT|Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples|
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+
    |   18|R/W|DROP_ON_WAIT |Drops input packets when WAIT_LOCK=0 and force 0 at the input                                          |
    +-----+---+-------------+-------------------------------------------------------------------------------------------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Configuration for lane3
                #define SFU_ASRC_LANE_CFG_3_OFFSET               0x104

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_lane_cfg_3_get(uint32_t base);
        static inline void sfu_asrc_lane_cfg_3_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_BIT                               0
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_WIDTH                             1
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_MASK                              0x1
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_RESET                             0x0
        
        // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_RSTN_BIT                                 1
        #define SFU_ASRC_LANE_CFG_3_RSTN_WIDTH                               1
        #define SFU_ASRC_LANE_CFG_3_RSTN_MASK                                0x2
        #define SFU_ASRC_LANE_CFG_3_RSTN_RESET                               0x0
        
        // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1 (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_BIT                             2
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_WIDTH                           1
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_MASK                            0x4
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_RESET                           0x0
        
        // Enables single channels in a 4 channel block (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_CH_EN_BIT                                12
        #define SFU_ASRC_LANE_CFG_3_CH_EN_WIDTH                              4
        #define SFU_ASRC_LANE_CFG_3_CH_EN_MASK                               0xf000
        #define SFU_ASRC_LANE_CFG_3_CH_EN_RESET                              0x0
        
        // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_BIT                         16
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_MASK                        0x10000
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_RESET                       0x1
        
        // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_BIT                        17
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_WIDTH                      1
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_MASK                       0x20000
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_RESET                      0x1
        
        // Drops input packets when WAIT_LOCK=0 and force 0 at the input (access: R/W)
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_BIT                         18
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_WIDTH                       1
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_MASK                        0x40000
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_RESET                       0x1

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_GET(value)              (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_GETS(value)             (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN_SET(value,field)        (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_LANE_CFG_3_CLK_EN(val)                    ((val) << 0)
        
        #define SFU_ASRC_LANE_CFG_3_RSTN_GET(value)                (GAP_BEXTRACTU((value),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN_GETS(value)               (GAP_BEXTRACT((value),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN_SET(value,field)          (GAP_BINSERT((value),(field),1,1))
        #define SFU_ASRC_LANE_CFG_3_RSTN(val)                      ((val) << 1)
        
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_GET(value)            (GAP_BEXTRACTU((value),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_GETS(value)           (GAP_BEXTRACT((value),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX_SET(value,field)      (GAP_BINSERT((value),(field),1,2))
        #define SFU_ASRC_LANE_CFG_3_CTRL_MUX(val)                  ((val) << 2)
        
        #define SFU_ASRC_LANE_CFG_3_CH_EN_GET(value)               (GAP_BEXTRACTU((value),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN_GETS(value)              (GAP_BEXTRACT((value),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN_SET(value,field)         (GAP_BINSERT((value),(field),4,12))
        #define SFU_ASRC_LANE_CFG_3_CH_EN(val)                     ((val) << 12)
        
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_GET(value)        (GAP_BEXTRACTU((value),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_GETS(value)       (GAP_BEXTRACT((value),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN_SET(value,field)  (GAP_BINSERT((value),(field),1,16))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_IN(val)              ((val) << 16)
        
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_GET(value)       (GAP_BEXTRACTU((value),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_GETS(value)      (GAP_BEXTRACT((value),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT_SET(value,field) (GAP_BINSERT((value),(field),1,17))
        #define SFU_ASRC_LANE_CFG_3_WAIT_LOCK_OUT(val)             ((val) << 17)
        
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_GET(value)        (GAP_BEXTRACTU((value),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_GETS(value)       (GAP_BEXTRACT((value),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT_SET(value,field)  (GAP_BINSERT((value),(field),1,18))
        #define SFU_ASRC_LANE_CFG_3_DROP_ON_WAIT(val)              ((val) << 18)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int clk_en          :1 ; // Clock Enable for 4 channel lane block - 1b0 : Clock Disabled        - 1b1 : Clock Enabled
            unsigned int rstn            :1 ; // Reset value for 4 channel lane block - 1b0 : Reset        - 1b1 : No Reset
            unsigned int ctrl_mux        :1 ; // Select asrc controller - 1b0 : Use controller0        - 1b1 : Use controller1
            unsigned int padding0:9 ;
            unsigned int ch_en           :4 ; // Enables single channels in a 4 channel block
            unsigned int wait_lock_in    :1 ; // Stalls input samples until lock goes high  - 1b0 : Allows input samples  - 1b1 : Halts input samples
            unsigned int wait_lock_out   :1 ; // Stalls output samples until lock goes high - 1b0 : Allows output samples - 1b1 : Halts output samples
            unsigned int drop_on_wait    :1 ; // Drops input packets when WAIT_LOCK=0 and force 0 at the input
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_lane_cfg_3_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_lane_cfg_3 : public vp::reg_32
        {
        public:
            inline void clk_en_set(uint32_t value);
            inline uint32_t clk_en_get();
            inline void rstn_set(uint32_t value);
            inline uint32_t rstn_get();
            inline void ctrl_mux_set(uint32_t value);
            inline uint32_t ctrl_mux_get();
            inline void ch_en_set(uint32_t value);
            inline uint32_t ch_en_get();
            inline void wait_lock_in_set(uint32_t value);
            inline uint32_t wait_lock_in_get();
            inline void wait_lock_out_set(uint32_t value);
            inline uint32_t wait_lock_out_get();
            inline void drop_on_wait_set(uint32_t value);
            inline uint32_t drop_on_wait_get();
        };

|

.. _sfu_ASRC_STATUS:

ASRC_STATUS
"""""""""""

Global configuration of ASRC

.. table:: 

    +-----+---+----+------------------+
    |Bit #|R/W|Name|   Description    |
    +=====+===+====+==================+
    |    0|RO |LOCK|Status of the lock|
    +-----+---+----+------------------+

Generated headers
"""""""""""""""""


.. toggle-header::
    :header: *Register map C offsets*

    .. code-block:: c

        
                // Global configuration of ASRC
                #define SFU_ASRC_STATUS_OFFSET                   0x108

.. toggle-header::
    :header: *Register accessors*

    .. code-block:: c


        static inline uint32_t sfu_asrc_status_get(uint32_t base);
        static inline void sfu_asrc_status_set(uint32_t base, uint32_t value);

.. toggle-header::
    :header: *Register fields defines*

    .. code-block:: c

        
        // Status of the lock (access: RO)
        #define SFU_ASRC_STATUS_LOCK_BIT                                     0
        #define SFU_ASRC_STATUS_LOCK_WIDTH                                   1
        #define SFU_ASRC_STATUS_LOCK_MASK                                    0x1
        #define SFU_ASRC_STATUS_LOCK_RESET                                   0x0

.. toggle-header::
    :header: *Register fields macros*

    .. code-block:: c

        
        #define SFU_ASRC_STATUS_LOCK_GET(value)                    (GAP_BEXTRACTU((value),1,0))
        #define SFU_ASRC_STATUS_LOCK_GETS(value)                   (GAP_BEXTRACT((value),1,0))
        #define SFU_ASRC_STATUS_LOCK_SET(value,field)              (GAP_BINSERT((value),(field),1,0))
        #define SFU_ASRC_STATUS_LOCK(val)                          ((val) << 0)

.. toggle-header::
    :header: *Register fields structures*

    .. code-block:: c

        
        typedef union {
          struct {
            unsigned int lock            :1 ; // Status of the lock
          };
          unsigned int raw;
        } __attribute__((packed)) sfu_asrc_status_t;

.. toggle-header::
    :header: *GVSOC registers*

    .. code-block:: c

        
        class vp_sfu_asrc_status : public vp::reg_32
        {
        public:
            inline void lock_set(uint32_t value);
            inline uint32_t lock_get();
        };

|
