|ProcessorMIPS
ValueSelect[0] => mux8to1:OutputMux.i_sel[0]
ValueSelect[1] => mux8to1:OutputMux.i_sel[1]
ValueSelect[2] => mux8to1:OutputMux.i_sel[2]
GClock => register8bit:PCReg.i_clk
GClock => ROM1Port:InstructMem.clock
GClock => registerFile:RegFile.clk
GClock => ProcessorControl:ProcessorCntrl.clk
GClock => RAM1Port:RAM.clock
GResetBar => register8bit:PCReg.i_en
GResetBar => register8bit:PCReg.i_resetBar
GResetBar => registerFile:RegFile.i_resetBar
MuxOut[0] <= mux8to1:OutputMux.o_out[0]
MuxOut[1] <= mux8to1:OutputMux.o_out[1]
MuxOut[2] <= mux8to1:OutputMux.o_out[2]
MuxOut[3] <= mux8to1:OutputMux.o_out[3]
MuxOut[4] <= mux8to1:OutputMux.o_out[4]
MuxOut[5] <= mux8to1:OutputMux.o_out[5]
MuxOut[6] <= mux8to1:OutputMux.o_out[6]
MuxOut[7] <= mux8to1:OutputMux.o_out[7]
InstructionOut[0] <= ROM1Port:InstructMem.q[0]
InstructionOut[1] <= ROM1Port:InstructMem.q[1]
InstructionOut[2] <= ROM1Port:InstructMem.q[2]
InstructionOut[3] <= ROM1Port:InstructMem.q[3]
InstructionOut[4] <= ROM1Port:InstructMem.q[4]
InstructionOut[5] <= ROM1Port:InstructMem.q[5]
InstructionOut[6] <= ROM1Port:InstructMem.q[6]
InstructionOut[7] <= ROM1Port:InstructMem.q[7]
InstructionOut[8] <= ROM1Port:InstructMem.q[8]
InstructionOut[9] <= ROM1Port:InstructMem.q[9]
InstructionOut[10] <= ROM1Port:InstructMem.q[10]
InstructionOut[11] <= ROM1Port:InstructMem.q[11]
InstructionOut[12] <= ROM1Port:InstructMem.q[12]
InstructionOut[13] <= ROM1Port:InstructMem.q[13]
InstructionOut[14] <= ROM1Port:InstructMem.q[14]
InstructionOut[15] <= ROM1Port:InstructMem.q[15]
InstructionOut[16] <= ROM1Port:InstructMem.q[16]
InstructionOut[17] <= ROM1Port:InstructMem.q[17]
InstructionOut[18] <= ROM1Port:InstructMem.q[18]
InstructionOut[19] <= ROM1Port:InstructMem.q[19]
InstructionOut[20] <= ROM1Port:InstructMem.q[20]
InstructionOut[21] <= ROM1Port:InstructMem.q[21]
InstructionOut[22] <= ROM1Port:InstructMem.q[22]
InstructionOut[23] <= ROM1Port:InstructMem.q[23]
InstructionOut[24] <= ROM1Port:InstructMem.q[24]
InstructionOut[25] <= ROM1Port:InstructMem.q[25]
InstructionOut[26] <= ROM1Port:InstructMem.q[26]
InstructionOut[27] <= ROM1Port:InstructMem.q[27]
InstructionOut[28] <= ROM1Port:InstructMem.q[28]
InstructionOut[29] <= ROM1Port:InstructMem.q[29]
InstructionOut[30] <= ROM1Port:InstructMem.q[30]
InstructionOut[31] <= ROM1Port:InstructMem.q[31]
BranchOut <= ProcessorControl:ProcessorCntrl.Branch
ZeroOut <= ALU:ALUCom.o_zero
MemWriteOut <= ProcessorControl:ProcessorCntrl.MemWrite
RegWriteOut <= ProcessorControl:ProcessorCntrl.RegWrite


|ProcessorMIPS|register8bit:PCReg
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|register8bit:PCReg|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ROM1Port:InstructMem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|ProcessorMIPS|ROM1Port:InstructMem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4ia1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ia1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ia1:auto_generated.address_a[2]
address_a[3] => altsyncram_4ia1:auto_generated.address_a[3]
address_a[4] => altsyncram_4ia1:auto_generated.address_a[4]
address_a[5] => altsyncram_4ia1:auto_generated.address_a[5]
address_a[6] => altsyncram_4ia1:auto_generated.address_a[6]
address_a[7] => altsyncram_4ia1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ia1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4ia1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4ia1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4ia1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4ia1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4ia1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4ia1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4ia1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4ia1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4ia1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4ia1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4ia1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4ia1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4ia1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4ia1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4ia1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4ia1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4ia1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4ia1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4ia1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4ia1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4ia1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4ia1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4ia1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4ia1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4ia1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4ia1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4ia1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4ia1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4ia1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4ia1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4ia1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4ia1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ProcessorMIPS|ROM1Port:InstructMem|altsyncram:altsyncram_component|altsyncram_4ia1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|ProcessorMIPS|PCAdd4:PCNorm
A[0] => fullAdder:gen_Add:0:Add_inst.A
A[1] => fullAdder:gen_Add:1:Add_inst.A
A[2] => fullAdder:gen_Add:2:Add_inst.A
A[3] => fullAdder:gen_Add:3:Add_inst.A
A[4] => fullAdder:gen_Add:4:Add_inst.A
A[5] => fullAdder:gen_Add:5:Add_inst.A
A[6] => fullAdder:gen_Add:6:Add_inst.A
A[7] => fullAdder:gen_Add:7:Add_inst.A
A[8] => fullAdder:gen_Add:8:Add_inst.A
A[9] => fullAdder:gen_Add:9:Add_inst.A
A[10] => fullAdder:gen_Add:10:Add_inst.A
A[11] => fullAdder:gen_Add:11:Add_inst.A
A[12] => fullAdder:gen_Add:12:Add_inst.A
A[13] => fullAdder:gen_Add:13:Add_inst.A
A[14] => fullAdder:gen_Add:14:Add_inst.A
A[15] => fullAdder:gen_Add:15:Add_inst.A
A[16] => fullAdder:gen_Add:16:Add_inst.A
A[17] => fullAdder:gen_Add:17:Add_inst.A
A[18] => fullAdder:gen_Add:18:Add_inst.A
A[19] => fullAdder:gen_Add:19:Add_inst.A
A[20] => fullAdder:gen_Add:20:Add_inst.A
A[21] => fullAdder:gen_Add:21:Add_inst.A
A[22] => fullAdder:gen_Add:22:Add_inst.A
A[23] => fullAdder:gen_Add:23:Add_inst.A
A[24] => fullAdder:gen_Add:24:Add_inst.A
A[25] => fullAdder:gen_Add:25:Add_inst.A
A[26] => fullAdder:gen_Add:26:Add_inst.A
A[27] => fullAdder:gen_Add:27:Add_inst.A
A[28] => fullAdder:gen_Add:28:Add_inst.A
A[29] => fullAdder:gen_Add:29:Add_inst.A
A[30] => fullAdder:gen_Add:30:Add_inst.A
A[31] => fullAdder:gen_Add:31:Add_inst.A
O[0] <= fullAdder:gen_Add:0:Add_inst.S
O[1] <= fullAdder:gen_Add:1:Add_inst.S
O[2] <= fullAdder:gen_Add:2:Add_inst.S
O[3] <= fullAdder:gen_Add:3:Add_inst.S
O[4] <= fullAdder:gen_Add:4:Add_inst.S
O[5] <= fullAdder:gen_Add:5:Add_inst.S
O[6] <= fullAdder:gen_Add:6:Add_inst.S
O[7] <= fullAdder:gen_Add:7:Add_inst.S
O[8] <= fullAdder:gen_Add:8:Add_inst.S
O[9] <= fullAdder:gen_Add:9:Add_inst.S
O[10] <= fullAdder:gen_Add:10:Add_inst.S
O[11] <= fullAdder:gen_Add:11:Add_inst.S
O[12] <= fullAdder:gen_Add:12:Add_inst.S
O[13] <= fullAdder:gen_Add:13:Add_inst.S
O[14] <= fullAdder:gen_Add:14:Add_inst.S
O[15] <= fullAdder:gen_Add:15:Add_inst.S
O[16] <= fullAdder:gen_Add:16:Add_inst.S
O[17] <= fullAdder:gen_Add:17:Add_inst.S
O[18] <= fullAdder:gen_Add:18:Add_inst.S
O[19] <= fullAdder:gen_Add:19:Add_inst.S
O[20] <= fullAdder:gen_Add:20:Add_inst.S
O[21] <= fullAdder:gen_Add:21:Add_inst.S
O[22] <= fullAdder:gen_Add:22:Add_inst.S
O[23] <= fullAdder:gen_Add:23:Add_inst.S
O[24] <= fullAdder:gen_Add:24:Add_inst.S
O[25] <= fullAdder:gen_Add:25:Add_inst.S
O[26] <= fullAdder:gen_Add:26:Add_inst.S
O[27] <= fullAdder:gen_Add:27:Add_inst.S
O[28] <= fullAdder:gen_Add:28:Add_inst.S
O[29] <= fullAdder:gen_Add:29:Add_inst.S
O[30] <= fullAdder:gen_Add:30:Add_inst.S
O[31] <= fullAdder:gen_Add:31:Add_inst.S


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:0:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:1:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:2:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:3:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:4:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:5:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:6:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:7:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:8:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:9:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:10:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:11:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:12:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:13:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:14:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:15:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:16:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:17:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:18:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:19:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:20:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:21:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:22:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:23:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:24:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:25:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:26:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:27:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:28:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:29:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:30:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|PCAdd4:PCNorm|fullAdder:\gen_Add:31:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|JumpShiftCombPC:JumpBlock
Jump[0] => O[2].DATAIN
Jump[1] => O[3].DATAIN
Jump[2] => O[4].DATAIN
Jump[3] => O[5].DATAIN
Jump[4] => O[6].DATAIN
Jump[5] => O[7].DATAIN
Jump[6] => O[8].DATAIN
Jump[7] => O[9].DATAIN
Jump[8] => O[10].DATAIN
Jump[9] => O[11].DATAIN
Jump[10] => O[12].DATAIN
Jump[11] => O[13].DATAIN
Jump[12] => O[14].DATAIN
Jump[13] => O[15].DATAIN
Jump[14] => O[16].DATAIN
Jump[15] => O[17].DATAIN
Jump[16] => O[18].DATAIN
Jump[17] => O[19].DATAIN
Jump[18] => O[20].DATAIN
Jump[19] => O[21].DATAIN
Jump[20] => O[22].DATAIN
Jump[21] => O[23].DATAIN
Jump[22] => O[24].DATAIN
Jump[23] => O[25].DATAIN
Jump[24] => O[26].DATAIN
Jump[25] => O[27].DATAIN
PC[0] => O[28].DATAIN
PC[1] => O[29].DATAIN
PC[2] => O[30].DATAIN
PC[3] => O[31].DATAIN
O[0] <= <GND>
O[1] <= <GND>
O[2] <= Jump[0].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Jump[1].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Jump[2].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Jump[3].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Jump[4].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= Jump[5].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= Jump[6].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= Jump[7].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= Jump[8].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= Jump[9].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= Jump[10].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= Jump[11].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= Jump[12].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= Jump[13].DB_MAX_OUTPUT_PORT_TYPE
O[16] <= Jump[14].DB_MAX_OUTPUT_PORT_TYPE
O[17] <= Jump[15].DB_MAX_OUTPUT_PORT_TYPE
O[18] <= Jump[16].DB_MAX_OUTPUT_PORT_TYPE
O[19] <= Jump[17].DB_MAX_OUTPUT_PORT_TYPE
O[20] <= Jump[18].DB_MAX_OUTPUT_PORT_TYPE
O[21] <= Jump[19].DB_MAX_OUTPUT_PORT_TYPE
O[22] <= Jump[20].DB_MAX_OUTPUT_PORT_TYPE
O[23] <= Jump[21].DB_MAX_OUTPUT_PORT_TYPE
O[24] <= Jump[22].DB_MAX_OUTPUT_PORT_TYPE
O[25] <= Jump[23].DB_MAX_OUTPUT_PORT_TYPE
O[26] <= Jump[24].DB_MAX_OUTPUT_PORT_TYPE
O[27] <= Jump[25].DB_MAX_OUTPUT_PORT_TYPE
O[28] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
O[29] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
O[30] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
O[31] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg
A[0] => and1to5:muxA.i_in1[0]
A[1] => and1to5:muxA.i_in1[1]
A[2] => and1to5:muxA.i_in1[2]
A[3] => and1to5:muxA.i_in1[3]
A[4] => and1to5:muxA.i_in1[4]
B[0] => and1to5:muxB.i_in1[0]
B[1] => and1to5:muxB.i_in1[1]
B[2] => and1to5:muxB.i_in1[2]
B[3] => and1to5:muxB.i_in1[3]
B[4] => and1to5:muxB.i_in1[4]
sel => and1to5:muxA.i_in2
sel => and1to5:muxB.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit5:muxWriteReg|and1to5:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile
clk => register8bit:gen_Reg:0:register_inst.i_clk
clk => register8bit:gen_Reg:1:register_inst.i_clk
clk => register8bit:gen_Reg:2:register_inst.i_clk
clk => register8bit:gen_Reg:3:register_inst.i_clk
clk => register8bit:gen_Reg:4:register_inst.i_clk
clk => register8bit:gen_Reg:5:register_inst.i_clk
clk => register8bit:gen_Reg:6:register_inst.i_clk
clk => register8bit:gen_Reg:7:register_inst.i_clk
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
RegWrite => gen_Reg.IN1
i_resetBar => register8bit:gen_Reg:0:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:1:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:2:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:3:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:4:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:5:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:6:register_inst.i_resetBar
i_resetBar => register8bit:gen_Reg:7:register_inst.i_resetBar
i_readReg1[0] => mux8to1:readData1.i_sel[0]
i_readReg1[1] => mux8to1:readData1.i_sel[1]
i_readReg1[2] => mux8to1:readData1.i_sel[2]
i_readReg2[0] => mux8to1:readData2.i_sel[0]
i_readReg2[1] => mux8to1:readData2.i_sel[1]
i_readReg2[2] => mux8to1:readData2.i_sel[2]
i_writeReg[0] => decoder3to8:decodeWrite.i_in[0]
i_writeReg[1] => decoder3to8:decodeWrite.i_in[1]
i_writeReg[2] => decoder3to8:decodeWrite.i_in[2]
i_writeData[0] => register8bit:gen_Reg:0:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:1:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:2:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:3:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:4:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:5:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:6:register_inst.i_d[0]
i_writeData[0] => register8bit:gen_Reg:7:register_inst.i_d[0]
i_writeData[1] => register8bit:gen_Reg:0:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:1:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:2:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:3:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:4:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:5:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:6:register_inst.i_d[1]
i_writeData[1] => register8bit:gen_Reg:7:register_inst.i_d[1]
i_writeData[2] => register8bit:gen_Reg:0:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:1:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:2:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:3:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:4:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:5:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:6:register_inst.i_d[2]
i_writeData[2] => register8bit:gen_Reg:7:register_inst.i_d[2]
i_writeData[3] => register8bit:gen_Reg:0:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:1:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:2:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:3:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:4:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:5:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:6:register_inst.i_d[3]
i_writeData[3] => register8bit:gen_Reg:7:register_inst.i_d[3]
i_writeData[4] => register8bit:gen_Reg:0:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:1:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:2:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:3:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:4:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:5:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:6:register_inst.i_d[4]
i_writeData[4] => register8bit:gen_Reg:7:register_inst.i_d[4]
i_writeData[5] => register8bit:gen_Reg:0:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:1:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:2:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:3:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:4:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:5:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:6:register_inst.i_d[5]
i_writeData[5] => register8bit:gen_Reg:7:register_inst.i_d[5]
i_writeData[6] => register8bit:gen_Reg:0:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:1:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:2:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:3:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:4:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:5:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:6:register_inst.i_d[6]
i_writeData[6] => register8bit:gen_Reg:7:register_inst.i_d[6]
i_writeData[7] => register8bit:gen_Reg:0:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:1:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:2:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:3:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:4:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:5:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:6:register_inst.i_d[7]
i_writeData[7] => register8bit:gen_Reg:7:register_inst.i_d[7]
o_readData1[0] <= mux8to1:readData1.o_out[0]
o_readData1[1] <= mux8to1:readData1.o_out[1]
o_readData1[2] <= mux8to1:readData1.o_out[2]
o_readData1[3] <= mux8to1:readData1.o_out[3]
o_readData1[4] <= mux8to1:readData1.o_out[4]
o_readData1[5] <= mux8to1:readData1.o_out[5]
o_readData1[6] <= mux8to1:readData1.o_out[6]
o_readData1[7] <= mux8to1:readData1.o_out[7]
o_readData2[0] <= mux8to1:readData2.o_out[0]
o_readData2[1] <= mux8to1:readData2.o_out[1]
o_readData2[2] <= mux8to1:readData2.o_out[2]
o_readData2[3] <= mux8to1:readData2.o_out[3]
o_readData2[4] <= mux8to1:readData2.o_out[4]
o_readData2[5] <= mux8to1:readData2.o_out[5]
o_readData2[6] <= mux8to1:readData2.o_out[6]
o_readData2[7] <= mux8to1:readData2.o_out[7]


|ProcessorMIPS|registerFile:RegFile|decoder3to8:decodeWrite
i_in[0] => o_out.IN1
i_in[0] => o_out.IN0
i_in[0] => o_out.IN0
i_in[0] => o_out.IN0
i_in[0] => o_out.IN0
i_in[0] => o_out.IN1
i_in[0] => o_out.IN1
i_in[1] => o_out.IN0
i_in[1] => o_out.IN1
i_in[1] => o_out.IN1
i_in[1] => o_out.IN1
i_in[1] => o_out.IN0
i_in[1] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
i_in[2] => o_out.IN1
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:0:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:1:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:2:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:3:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:4:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:5:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:6:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst
i_d[0] => enARdFF_1:gen_dFF:0:dFF_inst.i_d
i_d[1] => enARdFF_1:gen_dFF:1:dFF_inst.i_d
i_d[2] => enARdFF_1:gen_dFF:2:dFF_inst.i_d
i_d[3] => enARdFF_1:gen_dFF:3:dFF_inst.i_d
i_d[4] => enARdFF_1:gen_dFF:4:dFF_inst.i_d
i_d[5] => enARdFF_1:gen_dFF:5:dFF_inst.i_d
i_d[6] => enARdFF_1:gen_dFF:6:dFF_inst.i_d
i_d[7] => enARdFF_1:gen_dFF:7:dFF_inst.i_d
i_clk => enARdFF_1:gen_dFF:0:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:1:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:2:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:3:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:4:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:5:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:6:dFF_inst.clk
i_clk => enARdFF_1:gen_dFF:7:dFF_inst.clk
i_en => enARdFF_1:gen_dFF:0:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:1:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:2:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:3:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:4:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:5:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:6:dFF_inst.i_en
i_en => enARdFF_1:gen_dFF:7:dFF_inst.i_en
i_resetBar => enARdFF_1:gen_dFF:0:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:1:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:2:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:3:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:4:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:5:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:6:dFF_inst.i_resetBar
i_resetBar => enARdFF_1:gen_dFF:7:dFF_inst.i_resetBar
o_q[0] <= enARdFF_1:gen_dFF:0:dFF_inst.o_q
o_q[1] <= enARdFF_1:gen_dFF:1:dFF_inst.o_q
o_q[2] <= enARdFF_1:gen_dFF:2:dFF_inst.o_q
o_q[3] <= enARdFF_1:gen_dFF:3:dFF_inst.o_q
o_q[4] <= enARdFF_1:gen_dFF:4:dFF_inst.o_q
o_q[5] <= enARdFF_1:gen_dFF:5:dFF_inst.o_q
o_q[6] <= enARdFF_1:gen_dFF:6:dFF_inst.o_q
o_q[7] <= enARdFF_1:gen_dFF:7:dFF_inst.o_q


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:0:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:1:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:2:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:3:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:4:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:5:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:6:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|register8bit:\gen_Reg:7:register_inst|enARdFF_1:\gen_dFF:7:dFF_inst
i_d => int_q.DATAIN
i_en => int_q.ENA
clk => int_q.CLK
i_resetBar => int_q.ACLR
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1
i_sel[0] => comb.IN0
i_sel[0] => comb.IN1
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_0in[0] => and1to7:in0.i_in1[0]
i_0in[1] => and1to7:in0.i_in1[1]
i_0in[2] => and1to7:in0.i_in1[2]
i_0in[3] => and1to7:in0.i_in1[3]
i_0in[4] => and1to7:in0.i_in1[4]
i_0in[5] => and1to7:in0.i_in1[5]
i_0in[6] => and1to7:in0.i_in1[6]
i_0in[7] => and1to7:in0.i_in1[7]
i_1in[0] => and1to7:in1.i_in1[0]
i_1in[1] => and1to7:in1.i_in1[1]
i_1in[2] => and1to7:in1.i_in1[2]
i_1in[3] => and1to7:in1.i_in1[3]
i_1in[4] => and1to7:in1.i_in1[4]
i_1in[5] => and1to7:in1.i_in1[5]
i_1in[6] => and1to7:in1.i_in1[6]
i_1in[7] => and1to7:in1.i_in1[7]
i_2in[0] => and1to7:in2.i_in1[0]
i_2in[1] => and1to7:in2.i_in1[1]
i_2in[2] => and1to7:in2.i_in1[2]
i_2in[3] => and1to7:in2.i_in1[3]
i_2in[4] => and1to7:in2.i_in1[4]
i_2in[5] => and1to7:in2.i_in1[5]
i_2in[6] => and1to7:in2.i_in1[6]
i_2in[7] => and1to7:in2.i_in1[7]
i_3in[0] => and1to7:in3.i_in1[0]
i_3in[1] => and1to7:in3.i_in1[1]
i_3in[2] => and1to7:in3.i_in1[2]
i_3in[3] => and1to7:in3.i_in1[3]
i_3in[4] => and1to7:in3.i_in1[4]
i_3in[5] => and1to7:in3.i_in1[5]
i_3in[6] => and1to7:in3.i_in1[6]
i_3in[7] => and1to7:in3.i_in1[7]
i_4in[0] => and1to7:in4.i_in1[0]
i_4in[1] => and1to7:in4.i_in1[1]
i_4in[2] => and1to7:in4.i_in1[2]
i_4in[3] => and1to7:in4.i_in1[3]
i_4in[4] => and1to7:in4.i_in1[4]
i_4in[5] => and1to7:in4.i_in1[5]
i_4in[6] => and1to7:in4.i_in1[6]
i_4in[7] => and1to7:in4.i_in1[7]
i_5in[0] => and1to7:in5.i_in1[0]
i_5in[1] => and1to7:in5.i_in1[1]
i_5in[2] => and1to7:in5.i_in1[2]
i_5in[3] => and1to7:in5.i_in1[3]
i_5in[4] => and1to7:in5.i_in1[4]
i_5in[5] => and1to7:in5.i_in1[5]
i_5in[6] => and1to7:in5.i_in1[6]
i_5in[7] => and1to7:in5.i_in1[7]
i_6in[0] => and1to7:in6.i_in1[0]
i_6in[1] => and1to7:in6.i_in1[1]
i_6in[2] => and1to7:in6.i_in1[2]
i_6in[3] => and1to7:in6.i_in1[3]
i_6in[4] => and1to7:in6.i_in1[4]
i_6in[5] => and1to7:in6.i_in1[5]
i_6in[6] => and1to7:in6.i_in1[6]
i_6in[7] => and1to7:in6.i_in1[7]
i_7in[0] => and1to7:in7.i_in1[0]
i_7in[1] => and1to7:in7.i_in1[1]
i_7in[2] => and1to7:in7.i_in1[2]
i_7in[3] => and1to7:in7.i_in1[3]
i_7in[4] => and1to7:in7.i_in1[4]
i_7in[5] => and1to7:in7.i_in1[5]
i_7in[6] => and1to7:in7.i_in1[6]
i_7in[7] => and1to7:in7.i_in1[7]
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in0|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in1|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in2|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in3|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in4|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in5|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in6|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData1|and1to7:in7|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2
i_sel[0] => comb.IN0
i_sel[0] => comb.IN1
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_0in[0] => and1to7:in0.i_in1[0]
i_0in[1] => and1to7:in0.i_in1[1]
i_0in[2] => and1to7:in0.i_in1[2]
i_0in[3] => and1to7:in0.i_in1[3]
i_0in[4] => and1to7:in0.i_in1[4]
i_0in[5] => and1to7:in0.i_in1[5]
i_0in[6] => and1to7:in0.i_in1[6]
i_0in[7] => and1to7:in0.i_in1[7]
i_1in[0] => and1to7:in1.i_in1[0]
i_1in[1] => and1to7:in1.i_in1[1]
i_1in[2] => and1to7:in1.i_in1[2]
i_1in[3] => and1to7:in1.i_in1[3]
i_1in[4] => and1to7:in1.i_in1[4]
i_1in[5] => and1to7:in1.i_in1[5]
i_1in[6] => and1to7:in1.i_in1[6]
i_1in[7] => and1to7:in1.i_in1[7]
i_2in[0] => and1to7:in2.i_in1[0]
i_2in[1] => and1to7:in2.i_in1[1]
i_2in[2] => and1to7:in2.i_in1[2]
i_2in[3] => and1to7:in2.i_in1[3]
i_2in[4] => and1to7:in2.i_in1[4]
i_2in[5] => and1to7:in2.i_in1[5]
i_2in[6] => and1to7:in2.i_in1[6]
i_2in[7] => and1to7:in2.i_in1[7]
i_3in[0] => and1to7:in3.i_in1[0]
i_3in[1] => and1to7:in3.i_in1[1]
i_3in[2] => and1to7:in3.i_in1[2]
i_3in[3] => and1to7:in3.i_in1[3]
i_3in[4] => and1to7:in3.i_in1[4]
i_3in[5] => and1to7:in3.i_in1[5]
i_3in[6] => and1to7:in3.i_in1[6]
i_3in[7] => and1to7:in3.i_in1[7]
i_4in[0] => and1to7:in4.i_in1[0]
i_4in[1] => and1to7:in4.i_in1[1]
i_4in[2] => and1to7:in4.i_in1[2]
i_4in[3] => and1to7:in4.i_in1[3]
i_4in[4] => and1to7:in4.i_in1[4]
i_4in[5] => and1to7:in4.i_in1[5]
i_4in[6] => and1to7:in4.i_in1[6]
i_4in[7] => and1to7:in4.i_in1[7]
i_5in[0] => and1to7:in5.i_in1[0]
i_5in[1] => and1to7:in5.i_in1[1]
i_5in[2] => and1to7:in5.i_in1[2]
i_5in[3] => and1to7:in5.i_in1[3]
i_5in[4] => and1to7:in5.i_in1[4]
i_5in[5] => and1to7:in5.i_in1[5]
i_5in[6] => and1to7:in5.i_in1[6]
i_5in[7] => and1to7:in5.i_in1[7]
i_6in[0] => and1to7:in6.i_in1[0]
i_6in[1] => and1to7:in6.i_in1[1]
i_6in[2] => and1to7:in6.i_in1[2]
i_6in[3] => and1to7:in6.i_in1[3]
i_6in[4] => and1to7:in6.i_in1[4]
i_6in[5] => and1to7:in6.i_in1[5]
i_6in[6] => and1to7:in6.i_in1[6]
i_6in[7] => and1to7:in6.i_in1[7]
i_7in[0] => and1to7:in7.i_in1[0]
i_7in[1] => and1to7:in7.i_in1[1]
i_7in[2] => and1to7:in7.i_in1[2]
i_7in[3] => and1to7:in7.i_in1[3]
i_7in[4] => and1to7:in7.i_in1[4]
i_7in[5] => and1to7:in7.i_in1[5]
i_7in[6] => and1to7:in7.i_in1[6]
i_7in[7] => and1to7:in7.i_in1[7]
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in0|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in1|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in2|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in3|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in4|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in5|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in6|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|registerFile:RegFile|mux8to1:readData2|and1to7:in7|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB
A[0] => and1to7:muxA.i_in1[0]
A[1] => and1to7:muxA.i_in1[1]
A[2] => and1to7:muxA.i_in1[2]
A[3] => and1to7:muxA.i_in1[3]
A[4] => and1to7:muxA.i_in1[4]
A[5] => and1to7:muxA.i_in1[5]
A[6] => and1to7:muxA.i_in1[6]
A[7] => and1to7:muxA.i_in1[7]
B[0] => and1to7:muxB.i_in1[0]
B[1] => and1to7:muxB.i_in1[1]
B[2] => and1to7:muxB.i_in1[2]
B[3] => and1to7:muxB.i_in1[3]
B[4] => and1to7:muxB.i_in1[4]
B[5] => and1to7:muxB.i_in1[5]
B[6] => and1to7:muxB.i_in1[6]
B[7] => and1to7:muxB.i_in1[7]
sel => and1to7:muxB.i_in2
sel => and1to7:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxALUB|and1to7:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom
i_a[0] => ArthmeticUnit:AU.A[0]
i_a[0] => LogicUnit:LU.A[0]
i_a[0] => SetLessThan:SLT.A[0]
i_a[1] => ArthmeticUnit:AU.A[1]
i_a[1] => LogicUnit:LU.A[1]
i_a[1] => SetLessThan:SLT.A[1]
i_a[2] => ArthmeticUnit:AU.A[2]
i_a[2] => LogicUnit:LU.A[2]
i_a[2] => SetLessThan:SLT.A[2]
i_a[3] => ArthmeticUnit:AU.A[3]
i_a[3] => LogicUnit:LU.A[3]
i_a[3] => SetLessThan:SLT.A[3]
i_a[4] => ArthmeticUnit:AU.A[4]
i_a[4] => LogicUnit:LU.A[4]
i_a[4] => SetLessThan:SLT.A[4]
i_a[5] => ArthmeticUnit:AU.A[5]
i_a[5] => LogicUnit:LU.A[5]
i_a[5] => SetLessThan:SLT.A[5]
i_a[6] => ArthmeticUnit:AU.A[6]
i_a[6] => LogicUnit:LU.A[6]
i_a[6] => SetLessThan:SLT.A[6]
i_a[7] => ArthmeticUnit:AU.A[7]
i_a[7] => LogicUnit:LU.A[7]
i_a[7] => SetLessThan:SLT.A[7]
i_b[0] => ArthmeticUnit:AU.B[0]
i_b[0] => LogicUnit:LU.B[0]
i_b[0] => SetLessThan:SLT.B[0]
i_b[1] => ArthmeticUnit:AU.B[1]
i_b[1] => LogicUnit:LU.B[1]
i_b[1] => SetLessThan:SLT.B[1]
i_b[2] => ArthmeticUnit:AU.B[2]
i_b[2] => LogicUnit:LU.B[2]
i_b[2] => SetLessThan:SLT.B[2]
i_b[3] => ArthmeticUnit:AU.B[3]
i_b[3] => LogicUnit:LU.B[3]
i_b[3] => SetLessThan:SLT.B[3]
i_b[4] => ArthmeticUnit:AU.B[4]
i_b[4] => LogicUnit:LU.B[4]
i_b[4] => SetLessThan:SLT.B[4]
i_b[5] => ArthmeticUnit:AU.B[5]
i_b[5] => LogicUnit:LU.B[5]
i_b[5] => SetLessThan:SLT.B[5]
i_b[6] => ArthmeticUnit:AU.B[6]
i_b[6] => LogicUnit:LU.B[6]
i_b[6] => SetLessThan:SLT.B[6]
i_b[7] => ArthmeticUnit:AU.B[7]
i_b[7] => LogicUnit:LU.B[7]
i_b[7] => SetLessThan:SLT.B[7]
i_ControlSig[0] => int_Control.IN1
i_ControlSig[0] => LogicUnit:LU.ALUOP
i_ControlSig[1] => int_Control.IN0
i_ControlSig[1] => mux2to1:muxComb.sel
i_ControlSig[2] => int_Control.IN1
i_ControlSig[2] => ArthmeticUnit:AU.sel
i_ControlSig[3] => ~NO_FANOUT~
o_zero <= o_zero.DB_MAX_OUTPUT_PORT_TYPE
o_ALUResult[0] <= mux2to1:muxFinal.O[0]
o_ALUResult[1] <= mux2to1:muxFinal.O[1]
o_ALUResult[2] <= mux2to1:muxFinal.O[2]
o_ALUResult[3] <= mux2to1:muxFinal.O[3]
o_ALUResult[4] <= mux2to1:muxFinal.O[4]
o_ALUResult[5] <= mux2to1:muxFinal.O[5]
o_ALUResult[6] <= mux2to1:muxFinal.O[6]
o_ALUResult[7] <= mux2to1:muxFinal.O[7]


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU
A[0] => fullAdder8bit:Unit.A[0]
A[1] => fullAdder8bit:Unit.A[1]
A[2] => fullAdder8bit:Unit.A[2]
A[3] => fullAdder8bit:Unit.A[3]
A[4] => fullAdder8bit:Unit.A[4]
A[5] => fullAdder8bit:Unit.A[5]
A[6] => fullAdder8bit:Unit.A[6]
A[7] => fullAdder8bit:Unit.A[7]
B[0] => complementer8bit:comp.A[0]
B[1] => complementer8bit:comp.A[1]
B[2] => complementer8bit:comp.A[2]
B[3] => complementer8bit:comp.A[3]
B[4] => complementer8bit:comp.A[4]
B[5] => complementer8bit:comp.A[5]
B[6] => complementer8bit:comp.A[6]
B[7] => complementer8bit:comp.A[7]
sel => complementer8bit:comp.B
sel => fullAdder8bit:Unit.C
O[0] <= fullAdder8bit:Unit.S[0]
O[1] <= fullAdder8bit:Unit.S[1]
O[2] <= fullAdder8bit:Unit.S[2]
O[3] <= fullAdder8bit:Unit.S[3]
O[4] <= fullAdder8bit:Unit.S[4]
O[5] <= fullAdder8bit:Unit.S[5]
O[6] <= fullAdder8bit:Unit.S[6]
O[7] <= fullAdder8bit:Unit.S[7]


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|complementer8bit:comp
A[0] => O.IN0
A[1] => O.IN0
A[2] => O.IN0
A[3] => O.IN0
A[4] => O.IN0
A[5] => O.IN0
A[6] => O.IN0
A[7] => O.IN0
B => O.IN1
B => O.IN1
B => O.IN1
B => O.IN1
B => O.IN1
B => O.IN1
B => O.IN1
B => O.IN1
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit
A[0] => fullAdder:gen_Add:0:Add_inst.A
A[1] => fullAdder:gen_Add:1:Add_inst.A
A[2] => fullAdder:gen_Add:2:Add_inst.A
A[3] => fullAdder:gen_Add:3:Add_inst.A
A[4] => fullAdder:gen_Add:4:Add_inst.A
A[5] => fullAdder:gen_Add:5:Add_inst.A
A[6] => fullAdder:gen_Add:6:Add_inst.A
A[7] => fullAdder:gen_Add:7:Add_inst.A
B[0] => fullAdder:gen_Add:0:Add_inst.B
B[1] => fullAdder:gen_Add:1:Add_inst.B
B[2] => fullAdder:gen_Add:2:Add_inst.B
B[3] => fullAdder:gen_Add:3:Add_inst.B
B[4] => fullAdder:gen_Add:4:Add_inst.B
B[5] => fullAdder:gen_Add:5:Add_inst.B
B[6] => fullAdder:gen_Add:6:Add_inst.B
B[7] => fullAdder:gen_Add:7:Add_inst.B
C => fullAdder:gen_Add:0:Add_inst.C
S[0] <= fullAdder:gen_Add:0:Add_inst.S
S[1] <= fullAdder:gen_Add:1:Add_inst.S
S[2] <= fullAdder:gen_Add:2:Add_inst.S
S[3] <= fullAdder:gen_Add:3:Add_inst.S
S[4] <= fullAdder:gen_Add:4:Add_inst.S
S[5] <= fullAdder:gen_Add:5:Add_inst.S
S[6] <= fullAdder:gen_Add:6:Add_inst.S
S[7] <= fullAdder:gen_Add:7:Add_inst.S
Cout <= fullAdder:gen_Add:7:Add_inst.Cout


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:0:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:1:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:2:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:3:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:4:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:5:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:6:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|ArthmeticUnit:AU|fullAdder8bit:Unit|fullAdder:\gen_Add:7:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU
A[0] => and8to8:andUnit.A[0]
A[0] => or8to8:orUnit.A[0]
A[1] => and8to8:andUnit.A[1]
A[1] => or8to8:orUnit.A[1]
A[2] => and8to8:andUnit.A[2]
A[2] => or8to8:orUnit.A[2]
A[3] => and8to8:andUnit.A[3]
A[3] => or8to8:orUnit.A[3]
A[4] => and8to8:andUnit.A[4]
A[4] => or8to8:orUnit.A[4]
A[5] => and8to8:andUnit.A[5]
A[5] => or8to8:orUnit.A[5]
A[6] => and8to8:andUnit.A[6]
A[6] => or8to8:orUnit.A[6]
A[7] => and8to8:andUnit.A[7]
A[7] => or8to8:orUnit.A[7]
B[0] => and8to8:andUnit.B[0]
B[0] => or8to8:orUnit.B[0]
B[1] => and8to8:andUnit.B[1]
B[1] => or8to8:orUnit.B[1]
B[2] => and8to8:andUnit.B[2]
B[2] => or8to8:orUnit.B[2]
B[3] => and8to8:andUnit.B[3]
B[3] => or8to8:orUnit.B[3]
B[4] => and8to8:andUnit.B[4]
B[4] => or8to8:orUnit.B[4]
B[5] => and8to8:andUnit.B[5]
B[5] => or8to8:orUnit.B[5]
B[6] => and8to8:andUnit.B[6]
B[6] => or8to8:orUnit.B[6]
B[7] => and8to8:andUnit.B[7]
B[7] => or8to8:orUnit.B[7]
ALUOP => mux2to1:muxComb.sel
S[0] <= mux2to1:muxComb.O[0]
S[1] <= mux2to1:muxComb.O[1]
S[2] <= mux2to1:muxComb.O[2]
S[3] <= mux2to1:muxComb.O[3]
S[4] <= mux2to1:muxComb.O[4]
S[5] <= mux2to1:muxComb.O[5]
S[6] <= mux2to1:muxComb.O[6]
S[7] <= mux2to1:muxComb.O[7]


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit
A[0] => and1to1:gen_And:0:And_inst.i_in1
A[1] => and1to1:gen_And:1:And_inst.i_in1
A[2] => and1to1:gen_And:2:And_inst.i_in1
A[3] => and1to1:gen_And:3:And_inst.i_in1
A[4] => and1to1:gen_And:4:And_inst.i_in1
A[5] => and1to1:gen_And:5:And_inst.i_in1
A[6] => and1to1:gen_And:6:And_inst.i_in1
A[7] => and1to1:gen_And:7:And_inst.i_in1
B[0] => and1to1:gen_And:0:And_inst.i_in2
B[1] => and1to1:gen_And:1:And_inst.i_in2
B[2] => and1to1:gen_And:2:And_inst.i_in2
B[3] => and1to1:gen_And:3:And_inst.i_in2
B[4] => and1to1:gen_And:4:And_inst.i_in2
B[5] => and1to1:gen_And:5:And_inst.i_in2
B[6] => and1to1:gen_And:6:And_inst.i_in2
B[7] => and1to1:gen_And:7:And_inst.i_in2
C[0] <= and1to1:gen_And:0:And_inst.o_out
C[1] <= and1to1:gen_And:1:And_inst.o_out
C[2] <= and1to1:gen_And:2:And_inst.o_out
C[3] <= and1to1:gen_And:3:And_inst.o_out
C[4] <= and1to1:gen_And:4:And_inst.o_out
C[5] <= and1to1:gen_And:5:And_inst.o_out
C[6] <= and1to1:gen_And:6:And_inst.o_out
C[7] <= and1to1:gen_And:7:And_inst.o_out


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:0:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:1:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:2:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:3:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:4:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:5:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:6:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|and8to8:andUnit|and1to1:\gen_And:7:And_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|or8to8:orUnit
A[0] => int_C.IN0
A[1] => int_C.IN0
A[2] => int_C.IN0
A[3] => int_C.IN0
A[4] => int_C.IN0
A[5] => int_C.IN0
A[6] => int_C.IN0
A[7] => int_C.IN0
B[0] => int_C.IN1
B[1] => int_C.IN1
B[2] => int_C.IN1
B[3] => int_C.IN1
B[4] => int_C.IN1
B[5] => int_C.IN1
B[6] => int_C.IN1
B[7] => int_C.IN1
C[0] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= int_C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= int_C.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb
A[0] => and1to7:muxA.i_in1[0]
A[1] => and1to7:muxA.i_in1[1]
A[2] => and1to7:muxA.i_in1[2]
A[3] => and1to7:muxA.i_in1[3]
A[4] => and1to7:muxA.i_in1[4]
A[5] => and1to7:muxA.i_in1[5]
A[6] => and1to7:muxA.i_in1[6]
A[7] => and1to7:muxA.i_in1[7]
B[0] => and1to7:muxB.i_in1[0]
B[1] => and1to7:muxB.i_in1[1]
B[2] => and1to7:muxB.i_in1[2]
B[3] => and1to7:muxB.i_in1[3]
B[4] => and1to7:muxB.i_in1[4]
B[5] => and1to7:muxB.i_in1[5]
B[6] => and1to7:muxB.i_in1[6]
B[7] => and1to7:muxB.i_in1[7]
sel => and1to7:muxB.i_in2
sel => and1to7:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|LogicUnit:LU|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|SetLessThan:SLT
A[0] => LessThan0.IN8
A[1] => LessThan0.IN7
A[2] => LessThan0.IN6
A[3] => LessThan0.IN5
A[4] => LessThan0.IN4
A[5] => LessThan0.IN3
A[6] => LessThan0.IN2
A[7] => LessThan0.IN1
B[0] => LessThan0.IN16
B[1] => LessThan0.IN15
B[2] => LessThan0.IN14
B[3] => LessThan0.IN13
B[4] => LessThan0.IN12
B[5] => LessThan0.IN11
B[6] => LessThan0.IN10
B[7] => LessThan0.IN9
Result[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= <GND>
Result[2] <= <GND>
Result[3] <= <GND>
Result[4] <= <GND>
Result[5] <= <GND>
Result[6] <= <GND>
Result[7] <= <GND>


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb
A[0] => and1to7:muxA.i_in1[0]
A[1] => and1to7:muxA.i_in1[1]
A[2] => and1to7:muxA.i_in1[2]
A[3] => and1to7:muxA.i_in1[3]
A[4] => and1to7:muxA.i_in1[4]
A[5] => and1to7:muxA.i_in1[5]
A[6] => and1to7:muxA.i_in1[6]
A[7] => and1to7:muxA.i_in1[7]
B[0] => and1to7:muxB.i_in1[0]
B[1] => and1to7:muxB.i_in1[1]
B[2] => and1to7:muxB.i_in1[2]
B[3] => and1to7:muxB.i_in1[3]
B[4] => and1to7:muxB.i_in1[4]
B[5] => and1to7:muxB.i_in1[5]
B[6] => and1to7:muxB.i_in1[6]
B[7] => and1to7:muxB.i_in1[7]
sel => and1to7:muxB.i_in2
sel => and1to7:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxComb|and1to7:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal
A[0] => and1to7:muxA.i_in1[0]
A[1] => and1to7:muxA.i_in1[1]
A[2] => and1to7:muxA.i_in1[2]
A[3] => and1to7:muxA.i_in1[3]
A[4] => and1to7:muxA.i_in1[4]
A[5] => and1to7:muxA.i_in1[5]
A[6] => and1to7:muxA.i_in1[6]
A[7] => and1to7:muxA.i_in1[7]
B[0] => and1to7:muxB.i_in1[0]
B[1] => and1to7:muxB.i_in1[1]
B[2] => and1to7:muxB.i_in1[2]
B[3] => and1to7:muxB.i_in1[3]
B[4] => and1to7:muxB.i_in1[4]
B[5] => and1to7:muxB.i_in1[5]
B[6] => and1to7:muxB.i_in1[6]
B[7] => and1to7:muxB.i_in1[7]
sel => and1to7:muxB.i_in2
sel => and1to7:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALU:ALUCom|mux2to1:muxFinal|and1to7:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|ALUControl:ALUCon
ALUOp[0] => Mux3.IN5
ALUOp[0] => Mux4.IN5
ALUOp[0] => Mux5.IN5
ALUOp[1] => Mux3.IN4
ALUOp[1] => Mux4.IN4
ALUOp[1] => Mux5.IN4
funct[0] => Mux0.IN36
funct[0] => Mux1.IN69
funct[0] => Mux2.IN69
funct[1] => Mux0.IN35
funct[1] => Mux1.IN68
funct[1] => Mux2.IN68
funct[2] => Mux0.IN34
funct[2] => Mux1.IN67
funct[2] => Mux2.IN67
funct[3] => Mux1.IN66
funct[3] => Mux2.IN66
funct[4] => Mux0.IN33
funct[4] => Mux1.IN65
funct[4] => Mux2.IN65
funct[5] => Mux0.IN32
funct[5] => Mux1.IN64
funct[5] => Mux2.IN64
ALUControl[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= <GND>


|ProcessorMIPS|ProcessorControl:ProcessorCntrl
opcode[0] => dec35.IN1
opcode[0] => dec43.IN1
opcode[0] => dec0.IN0
opcode[0] => dec2.IN0
opcode[1] => dec35.IN0
opcode[1] => dec43.IN1
opcode[1] => dec0.IN1
opcode[1] => dec2.IN1
opcode[2] => dec35.IN1
opcode[2] => dec43.IN0
opcode[2] => dec0.IN1
opcode[2] => dec4.IN1
opcode[2] => dec2.IN1
opcode[3] => dec35.IN0
opcode[3] => dec43.IN0
opcode[3] => dec0.IN1
opcode[3] => dec4.IN1
opcode[3] => dec2.IN1
opcode[4] => dec35.IN1
opcode[4] => dec43.IN1
opcode[4] => dec0.IN1
opcode[4] => dec4.IN1
opcode[4] => dec2.IN1
opcode[5] => dec35.IN1
opcode[5] => dec43.IN1
opcode[5] => dec0.IN1
opcode[5] => dec4.IN1
opcode[5] => dec2.IN1
clk => ~NO_FANOUT~
RegDst <= dec0.DB_MAX_OUTPUT_PORT_TYPE
Jump <= dec2.DB_MAX_OUTPUT_PORT_TYPE
Branch <= dec4.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= dec35.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= dec35.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= dec43.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= dec4.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= dec0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|RAM1Port:RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ProcessorMIPS|RAM1Port:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_81h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_81h1:auto_generated.data_a[0]
data_a[1] => altsyncram_81h1:auto_generated.data_a[1]
data_a[2] => altsyncram_81h1:auto_generated.data_a[2]
data_a[3] => altsyncram_81h1:auto_generated.data_a[3]
data_a[4] => altsyncram_81h1:auto_generated.data_a[4]
data_a[5] => altsyncram_81h1:auto_generated.data_a[5]
data_a[6] => altsyncram_81h1:auto_generated.data_a[6]
data_a[7] => altsyncram_81h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_81h1:auto_generated.address_a[0]
address_a[1] => altsyncram_81h1:auto_generated.address_a[1]
address_a[2] => altsyncram_81h1:auto_generated.address_a[2]
address_a[3] => altsyncram_81h1:auto_generated.address_a[3]
address_a[4] => altsyncram_81h1:auto_generated.address_a[4]
address_a[5] => altsyncram_81h1:auto_generated.address_a[5]
address_a[6] => altsyncram_81h1:auto_generated.address_a[6]
address_a[7] => altsyncram_81h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_81h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_81h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_81h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_81h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_81h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_81h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_81h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_81h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_81h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ProcessorMIPS|RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_81h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|ProcessorMIPS|mux2to1:muxMem
A[0] => and1to7:muxA.i_in1[0]
A[1] => and1to7:muxA.i_in1[1]
A[2] => and1to7:muxA.i_in1[2]
A[3] => and1to7:muxA.i_in1[3]
A[4] => and1to7:muxA.i_in1[4]
A[5] => and1to7:muxA.i_in1[5]
A[6] => and1to7:muxA.i_in1[6]
A[7] => and1to7:muxA.i_in1[7]
B[0] => and1to7:muxB.i_in1[0]
B[1] => and1to7:muxB.i_in1[1]
B[2] => and1to7:muxB.i_in1[2]
B[3] => and1to7:muxB.i_in1[3]
B[4] => and1to7:muxB.i_in1[4]
B[5] => and1to7:muxB.i_in1[5]
B[6] => and1to7:muxB.i_in1[6]
B[7] => and1to7:muxB.i_in1[7]
sel => and1to7:muxB.i_in2
sel => and1to7:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1:muxMem|and1to7:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|extend32leftshift2:extenderAddr
i_in[0] => ~NO_FANOUT~
i_in[1] => ~NO_FANOUT~
i_in[2] => o_out[2].DATAIN
i_in[3] => o_out[3].DATAIN
i_in[4] => o_out[4].DATAIN
i_in[5] => o_out[5].DATAIN
i_in[6] => o_out[6].DATAIN
i_in[7] => o_out[7].DATAIN
i_in[8] => o_out[8].DATAIN
i_in[9] => o_out[9].DATAIN
i_in[10] => o_out[10].DATAIN
i_in[11] => o_out[11].DATAIN
i_in[12] => o_out[12].DATAIN
i_in[13] => o_out[13].DATAIN
i_in[14] => o_out[14].DATAIN
i_in[15] => o_out[15].DATAIN
i_in[15] => o_out[31].DATAIN
i_in[15] => o_out[30].DATAIN
i_in[15] => o_out[29].DATAIN
i_in[15] => o_out[28].DATAIN
i_in[15] => o_out[27].DATAIN
i_in[15] => o_out[26].DATAIN
i_in[15] => o_out[25].DATAIN
i_in[15] => o_out[24].DATAIN
i_in[15] => o_out[23].DATAIN
i_in[15] => o_out[22].DATAIN
i_in[15] => o_out[21].DATAIN
i_in[15] => o_out[20].DATAIN
i_in[15] => o_out[19].DATAIN
i_in[15] => o_out[18].DATAIN
i_in[15] => o_out[17].DATAIN
i_in[15] => o_out[16].DATAIN
o_out[0] <= <GND>
o_out[1] <= <GND>
o_out[2] <= i_in[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= i_in[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= i_in[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= i_in[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= i_in[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= i_in[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= i_in[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= i_in[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= i_in[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= i_in[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= i_in[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= i_in[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= i_in[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc
A[0] => fullAdder:gen_Add:0:Add_inst.A
A[1] => fullAdder:gen_Add:1:Add_inst.A
A[2] => fullAdder:gen_Add:2:Add_inst.A
A[3] => fullAdder:gen_Add:3:Add_inst.A
A[4] => fullAdder:gen_Add:4:Add_inst.A
A[5] => fullAdder:gen_Add:5:Add_inst.A
A[6] => fullAdder:gen_Add:6:Add_inst.A
A[7] => fullAdder:gen_Add:7:Add_inst.A
A[8] => fullAdder:gen_Add:8:Add_inst.A
A[9] => fullAdder:gen_Add:9:Add_inst.A
A[10] => fullAdder:gen_Add:10:Add_inst.A
A[11] => fullAdder:gen_Add:11:Add_inst.A
A[12] => fullAdder:gen_Add:12:Add_inst.A
A[13] => fullAdder:gen_Add:13:Add_inst.A
A[14] => fullAdder:gen_Add:14:Add_inst.A
A[15] => fullAdder:gen_Add:15:Add_inst.A
A[16] => fullAdder:gen_Add:16:Add_inst.A
A[17] => fullAdder:gen_Add:17:Add_inst.A
A[18] => fullAdder:gen_Add:18:Add_inst.A
A[19] => fullAdder:gen_Add:19:Add_inst.A
A[20] => fullAdder:gen_Add:20:Add_inst.A
A[21] => fullAdder:gen_Add:21:Add_inst.A
A[22] => fullAdder:gen_Add:22:Add_inst.A
A[23] => fullAdder:gen_Add:23:Add_inst.A
A[24] => fullAdder:gen_Add:24:Add_inst.A
A[25] => fullAdder:gen_Add:25:Add_inst.A
A[26] => fullAdder:gen_Add:26:Add_inst.A
A[27] => fullAdder:gen_Add:27:Add_inst.A
A[28] => fullAdder:gen_Add:28:Add_inst.A
A[29] => fullAdder:gen_Add:29:Add_inst.A
A[30] => fullAdder:gen_Add:30:Add_inst.A
A[31] => fullAdder:gen_Add:31:Add_inst.A
B[0] => fullAdder:gen_Add:0:Add_inst.B
B[1] => fullAdder:gen_Add:1:Add_inst.B
B[2] => fullAdder:gen_Add:2:Add_inst.B
B[3] => fullAdder:gen_Add:3:Add_inst.B
B[4] => fullAdder:gen_Add:4:Add_inst.B
B[5] => fullAdder:gen_Add:5:Add_inst.B
B[6] => fullAdder:gen_Add:6:Add_inst.B
B[7] => fullAdder:gen_Add:7:Add_inst.B
B[8] => fullAdder:gen_Add:8:Add_inst.B
B[9] => fullAdder:gen_Add:9:Add_inst.B
B[10] => fullAdder:gen_Add:10:Add_inst.B
B[11] => fullAdder:gen_Add:11:Add_inst.B
B[12] => fullAdder:gen_Add:12:Add_inst.B
B[13] => fullAdder:gen_Add:13:Add_inst.B
B[14] => fullAdder:gen_Add:14:Add_inst.B
B[15] => fullAdder:gen_Add:15:Add_inst.B
B[16] => fullAdder:gen_Add:16:Add_inst.B
B[17] => fullAdder:gen_Add:17:Add_inst.B
B[18] => fullAdder:gen_Add:18:Add_inst.B
B[19] => fullAdder:gen_Add:19:Add_inst.B
B[20] => fullAdder:gen_Add:20:Add_inst.B
B[21] => fullAdder:gen_Add:21:Add_inst.B
B[22] => fullAdder:gen_Add:22:Add_inst.B
B[23] => fullAdder:gen_Add:23:Add_inst.B
B[24] => fullAdder:gen_Add:24:Add_inst.B
B[25] => fullAdder:gen_Add:25:Add_inst.B
B[26] => fullAdder:gen_Add:26:Add_inst.B
B[27] => fullAdder:gen_Add:27:Add_inst.B
B[28] => fullAdder:gen_Add:28:Add_inst.B
B[29] => fullAdder:gen_Add:29:Add_inst.B
B[30] => fullAdder:gen_Add:30:Add_inst.B
B[31] => fullAdder:gen_Add:31:Add_inst.B
C => fullAdder:gen_Add:0:Add_inst.C
S[0] <= fullAdder:gen_Add:0:Add_inst.S
S[1] <= fullAdder:gen_Add:1:Add_inst.S
S[2] <= fullAdder:gen_Add:2:Add_inst.S
S[3] <= fullAdder:gen_Add:3:Add_inst.S
S[4] <= fullAdder:gen_Add:4:Add_inst.S
S[5] <= fullAdder:gen_Add:5:Add_inst.S
S[6] <= fullAdder:gen_Add:6:Add_inst.S
S[7] <= fullAdder:gen_Add:7:Add_inst.S
S[8] <= fullAdder:gen_Add:8:Add_inst.S
S[9] <= fullAdder:gen_Add:9:Add_inst.S
S[10] <= fullAdder:gen_Add:10:Add_inst.S
S[11] <= fullAdder:gen_Add:11:Add_inst.S
S[12] <= fullAdder:gen_Add:12:Add_inst.S
S[13] <= fullAdder:gen_Add:13:Add_inst.S
S[14] <= fullAdder:gen_Add:14:Add_inst.S
S[15] <= fullAdder:gen_Add:15:Add_inst.S
S[16] <= fullAdder:gen_Add:16:Add_inst.S
S[17] <= fullAdder:gen_Add:17:Add_inst.S
S[18] <= fullAdder:gen_Add:18:Add_inst.S
S[19] <= fullAdder:gen_Add:19:Add_inst.S
S[20] <= fullAdder:gen_Add:20:Add_inst.S
S[21] <= fullAdder:gen_Add:21:Add_inst.S
S[22] <= fullAdder:gen_Add:22:Add_inst.S
S[23] <= fullAdder:gen_Add:23:Add_inst.S
S[24] <= fullAdder:gen_Add:24:Add_inst.S
S[25] <= fullAdder:gen_Add:25:Add_inst.S
S[26] <= fullAdder:gen_Add:26:Add_inst.S
S[27] <= fullAdder:gen_Add:27:Add_inst.S
S[28] <= fullAdder:gen_Add:28:Add_inst.S
S[29] <= fullAdder:gen_Add:29:Add_inst.S
S[30] <= fullAdder:gen_Add:30:Add_inst.S
S[31] <= fullAdder:gen_Add:31:Add_inst.S
Cout <= fullAdder:gen_Add:7:Add_inst.Cout


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:0:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:1:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:2:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:3:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:4:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:5:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:6:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:7:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:8:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:9:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:10:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:11:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:12:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:13:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:14:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:15:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:16:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:17:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:18:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:19:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:20:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:21:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:22:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:23:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:24:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:25:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:26:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:27:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:28:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:29:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:30:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|fullAdder32bit:BranchCalc|fullAdder:\gen_Add:31:Add_inst
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
C => S.IN1
C => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti
A[0] => and1to32:muxA.i_in1[0]
A[1] => and1to32:muxA.i_in1[1]
A[2] => and1to32:muxA.i_in1[2]
A[3] => and1to32:muxA.i_in1[3]
A[4] => and1to32:muxA.i_in1[4]
A[5] => and1to32:muxA.i_in1[5]
A[6] => and1to32:muxA.i_in1[6]
A[7] => and1to32:muxA.i_in1[7]
A[8] => and1to32:muxA.i_in1[8]
A[9] => and1to32:muxA.i_in1[9]
A[10] => and1to32:muxA.i_in1[10]
A[11] => and1to32:muxA.i_in1[11]
A[12] => and1to32:muxA.i_in1[12]
A[13] => and1to32:muxA.i_in1[13]
A[14] => and1to32:muxA.i_in1[14]
A[15] => and1to32:muxA.i_in1[15]
A[16] => and1to32:muxA.i_in1[16]
A[17] => and1to32:muxA.i_in1[17]
A[18] => and1to32:muxA.i_in1[18]
A[19] => and1to32:muxA.i_in1[19]
A[20] => and1to32:muxA.i_in1[20]
A[21] => and1to32:muxA.i_in1[21]
A[22] => and1to32:muxA.i_in1[22]
A[23] => and1to32:muxA.i_in1[23]
A[24] => and1to32:muxA.i_in1[24]
A[25] => and1to32:muxA.i_in1[25]
A[26] => and1to32:muxA.i_in1[26]
A[27] => and1to32:muxA.i_in1[27]
A[28] => and1to32:muxA.i_in1[28]
A[29] => and1to32:muxA.i_in1[29]
A[30] => and1to32:muxA.i_in1[30]
A[31] => and1to32:muxA.i_in1[31]
B[0] => and1to32:muxB.i_in1[0]
B[1] => and1to32:muxB.i_in1[1]
B[2] => and1to32:muxB.i_in1[2]
B[3] => and1to32:muxB.i_in1[3]
B[4] => and1to32:muxB.i_in1[4]
B[5] => and1to32:muxB.i_in1[5]
B[6] => and1to32:muxB.i_in1[6]
B[7] => and1to32:muxB.i_in1[7]
B[8] => and1to32:muxB.i_in1[8]
B[9] => and1to32:muxB.i_in1[9]
B[10] => and1to32:muxB.i_in1[10]
B[11] => and1to32:muxB.i_in1[11]
B[12] => and1to32:muxB.i_in1[12]
B[13] => and1to32:muxB.i_in1[13]
B[14] => and1to32:muxB.i_in1[14]
B[15] => and1to32:muxB.i_in1[15]
B[16] => and1to32:muxB.i_in1[16]
B[17] => and1to32:muxB.i_in1[17]
B[18] => and1to32:muxB.i_in1[18]
B[19] => and1to32:muxB.i_in1[19]
B[20] => and1to32:muxB.i_in1[20]
B[21] => and1to32:muxB.i_in1[21]
B[22] => and1to32:muxB.i_in1[22]
B[23] => and1to32:muxB.i_in1[23]
B[24] => and1to32:muxB.i_in1[24]
B[25] => and1to32:muxB.i_in1[25]
B[26] => and1to32:muxB.i_in1[26]
B[27] => and1to32:muxB.i_in1[27]
B[28] => and1to32:muxB.i_in1[28]
B[29] => and1to32:muxB.i_in1[29]
B[30] => and1to32:muxB.i_in1[30]
B[31] => and1to32:muxB.i_in1[31]
sel => and1to32:muxB.i_in2
sel => and1to32:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in1[8] => and1to1:gen_And:8:and1to1_inst.i_in1
i_in1[9] => and1to1:gen_And:9:and1to1_inst.i_in1
i_in1[10] => and1to1:gen_And:10:and1to1_inst.i_in1
i_in1[11] => and1to1:gen_And:11:and1to1_inst.i_in1
i_in1[12] => and1to1:gen_And:12:and1to1_inst.i_in1
i_in1[13] => and1to1:gen_And:13:and1to1_inst.i_in1
i_in1[14] => and1to1:gen_And:14:and1to1_inst.i_in1
i_in1[15] => and1to1:gen_And:15:and1to1_inst.i_in1
i_in1[16] => and1to1:gen_And:16:and1to1_inst.i_in1
i_in1[17] => and1to1:gen_And:17:and1to1_inst.i_in1
i_in1[18] => and1to1:gen_And:18:and1to1_inst.i_in1
i_in1[19] => and1to1:gen_And:19:and1to1_inst.i_in1
i_in1[20] => and1to1:gen_And:20:and1to1_inst.i_in1
i_in1[21] => and1to1:gen_And:21:and1to1_inst.i_in1
i_in1[22] => and1to1:gen_And:22:and1to1_inst.i_in1
i_in1[23] => and1to1:gen_And:23:and1to1_inst.i_in1
i_in1[24] => and1to1:gen_And:24:and1to1_inst.i_in1
i_in1[25] => and1to1:gen_And:25:and1to1_inst.i_in1
i_in1[26] => and1to1:gen_And:26:and1to1_inst.i_in1
i_in1[27] => and1to1:gen_And:27:and1to1_inst.i_in1
i_in1[28] => and1to1:gen_And:28:and1to1_inst.i_in1
i_in1[29] => and1to1:gen_And:29:and1to1_inst.i_in1
i_in1[30] => and1to1:gen_And:30:and1to1_inst.i_in1
i_in1[31] => and1to1:gen_And:31:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:8:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:9:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:10:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:11:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:12:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:13:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:14:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:15:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:16:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:17:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:18:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:19:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:20:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:21:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:22:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:23:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:24:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:25:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:26:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:27:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:28:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:29:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:30:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:31:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out
o_out[8] <= and1to1:gen_And:8:and1to1_inst.o_out
o_out[9] <= and1to1:gen_And:9:and1to1_inst.o_out
o_out[10] <= and1to1:gen_And:10:and1to1_inst.o_out
o_out[11] <= and1to1:gen_And:11:and1to1_inst.o_out
o_out[12] <= and1to1:gen_And:12:and1to1_inst.o_out
o_out[13] <= and1to1:gen_And:13:and1to1_inst.o_out
o_out[14] <= and1to1:gen_And:14:and1to1_inst.o_out
o_out[15] <= and1to1:gen_And:15:and1to1_inst.o_out
o_out[16] <= and1to1:gen_And:16:and1to1_inst.o_out
o_out[17] <= and1to1:gen_And:17:and1to1_inst.o_out
o_out[18] <= and1to1:gen_And:18:and1to1_inst.o_out
o_out[19] <= and1to1:gen_And:19:and1to1_inst.o_out
o_out[20] <= and1to1:gen_And:20:and1to1_inst.o_out
o_out[21] <= and1to1:gen_And:21:and1to1_inst.o_out
o_out[22] <= and1to1:gen_And:22:and1to1_inst.o_out
o_out[23] <= and1to1:gen_And:23:and1to1_inst.o_out
o_out[24] <= and1to1:gen_And:24:and1to1_inst.o_out
o_out[25] <= and1to1:gen_And:25:and1to1_inst.o_out
o_out[26] <= and1to1:gen_And:26:and1to1_inst.o_out
o_out[27] <= and1to1:gen_And:27:and1to1_inst.o_out
o_out[28] <= and1to1:gen_And:28:and1to1_inst.o_out
o_out[29] <= and1to1:gen_And:29:and1to1_inst.o_out
o_out[30] <= and1to1:gen_And:30:and1to1_inst.o_out
o_out[31] <= and1to1:gen_And:31:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:8:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:9:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:10:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:11:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:12:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:13:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:14:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:15:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:16:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:17:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:18:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:19:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:20:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:21:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:22:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:23:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:24:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:25:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:26:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:27:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:28:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:29:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:30:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxA|and1to1:\gen_And:31:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in1[8] => and1to1:gen_And:8:and1to1_inst.i_in1
i_in1[9] => and1to1:gen_And:9:and1to1_inst.i_in1
i_in1[10] => and1to1:gen_And:10:and1to1_inst.i_in1
i_in1[11] => and1to1:gen_And:11:and1to1_inst.i_in1
i_in1[12] => and1to1:gen_And:12:and1to1_inst.i_in1
i_in1[13] => and1to1:gen_And:13:and1to1_inst.i_in1
i_in1[14] => and1to1:gen_And:14:and1to1_inst.i_in1
i_in1[15] => and1to1:gen_And:15:and1to1_inst.i_in1
i_in1[16] => and1to1:gen_And:16:and1to1_inst.i_in1
i_in1[17] => and1to1:gen_And:17:and1to1_inst.i_in1
i_in1[18] => and1to1:gen_And:18:and1to1_inst.i_in1
i_in1[19] => and1to1:gen_And:19:and1to1_inst.i_in1
i_in1[20] => and1to1:gen_And:20:and1to1_inst.i_in1
i_in1[21] => and1to1:gen_And:21:and1to1_inst.i_in1
i_in1[22] => and1to1:gen_And:22:and1to1_inst.i_in1
i_in1[23] => and1to1:gen_And:23:and1to1_inst.i_in1
i_in1[24] => and1to1:gen_And:24:and1to1_inst.i_in1
i_in1[25] => and1to1:gen_And:25:and1to1_inst.i_in1
i_in1[26] => and1to1:gen_And:26:and1to1_inst.i_in1
i_in1[27] => and1to1:gen_And:27:and1to1_inst.i_in1
i_in1[28] => and1to1:gen_And:28:and1to1_inst.i_in1
i_in1[29] => and1to1:gen_And:29:and1to1_inst.i_in1
i_in1[30] => and1to1:gen_And:30:and1to1_inst.i_in1
i_in1[31] => and1to1:gen_And:31:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:8:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:9:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:10:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:11:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:12:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:13:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:14:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:15:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:16:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:17:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:18:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:19:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:20:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:21:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:22:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:23:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:24:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:25:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:26:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:27:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:28:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:29:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:30:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:31:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out
o_out[8] <= and1to1:gen_And:8:and1to1_inst.o_out
o_out[9] <= and1to1:gen_And:9:and1to1_inst.o_out
o_out[10] <= and1to1:gen_And:10:and1to1_inst.o_out
o_out[11] <= and1to1:gen_And:11:and1to1_inst.o_out
o_out[12] <= and1to1:gen_And:12:and1to1_inst.o_out
o_out[13] <= and1to1:gen_And:13:and1to1_inst.o_out
o_out[14] <= and1to1:gen_And:14:and1to1_inst.o_out
o_out[15] <= and1to1:gen_And:15:and1to1_inst.o_out
o_out[16] <= and1to1:gen_And:16:and1to1_inst.o_out
o_out[17] <= and1to1:gen_And:17:and1to1_inst.o_out
o_out[18] <= and1to1:gen_And:18:and1to1_inst.o_out
o_out[19] <= and1to1:gen_And:19:and1to1_inst.o_out
o_out[20] <= and1to1:gen_And:20:and1to1_inst.o_out
o_out[21] <= and1to1:gen_And:21:and1to1_inst.o_out
o_out[22] <= and1to1:gen_And:22:and1to1_inst.o_out
o_out[23] <= and1to1:gen_And:23:and1to1_inst.o_out
o_out[24] <= and1to1:gen_And:24:and1to1_inst.o_out
o_out[25] <= and1to1:gen_And:25:and1to1_inst.o_out
o_out[26] <= and1to1:gen_And:26:and1to1_inst.o_out
o_out[27] <= and1to1:gen_And:27:and1to1_inst.o_out
o_out[28] <= and1to1:gen_And:28:and1to1_inst.o_out
o_out[29] <= and1to1:gen_And:29:and1to1_inst.o_out
o_out[30] <= and1to1:gen_And:30:and1to1_inst.o_out
o_out[31] <= and1to1:gen_And:31:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:8:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:9:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:10:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:11:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:12:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:13:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:14:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:15:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:16:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:17:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:18:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:19:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:20:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:21:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:22:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:23:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:24:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:25:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:26:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:27:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:28:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:29:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:30:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:BranchMulti|and1to32:muxB|and1to1:\gen_And:31:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux
A[0] => and1to32:muxA.i_in1[0]
A[1] => and1to32:muxA.i_in1[1]
A[2] => and1to32:muxA.i_in1[2]
A[3] => and1to32:muxA.i_in1[3]
A[4] => and1to32:muxA.i_in1[4]
A[5] => and1to32:muxA.i_in1[5]
A[6] => and1to32:muxA.i_in1[6]
A[7] => and1to32:muxA.i_in1[7]
A[8] => and1to32:muxA.i_in1[8]
A[9] => and1to32:muxA.i_in1[9]
A[10] => and1to32:muxA.i_in1[10]
A[11] => and1to32:muxA.i_in1[11]
A[12] => and1to32:muxA.i_in1[12]
A[13] => and1to32:muxA.i_in1[13]
A[14] => and1to32:muxA.i_in1[14]
A[15] => and1to32:muxA.i_in1[15]
A[16] => and1to32:muxA.i_in1[16]
A[17] => and1to32:muxA.i_in1[17]
A[18] => and1to32:muxA.i_in1[18]
A[19] => and1to32:muxA.i_in1[19]
A[20] => and1to32:muxA.i_in1[20]
A[21] => and1to32:muxA.i_in1[21]
A[22] => and1to32:muxA.i_in1[22]
A[23] => and1to32:muxA.i_in1[23]
A[24] => and1to32:muxA.i_in1[24]
A[25] => and1to32:muxA.i_in1[25]
A[26] => and1to32:muxA.i_in1[26]
A[27] => and1to32:muxA.i_in1[27]
A[28] => and1to32:muxA.i_in1[28]
A[29] => and1to32:muxA.i_in1[29]
A[30] => and1to32:muxA.i_in1[30]
A[31] => and1to32:muxA.i_in1[31]
B[0] => and1to32:muxB.i_in1[0]
B[1] => and1to32:muxB.i_in1[1]
B[2] => and1to32:muxB.i_in1[2]
B[3] => and1to32:muxB.i_in1[3]
B[4] => and1to32:muxB.i_in1[4]
B[5] => and1to32:muxB.i_in1[5]
B[6] => and1to32:muxB.i_in1[6]
B[7] => and1to32:muxB.i_in1[7]
B[8] => and1to32:muxB.i_in1[8]
B[9] => and1to32:muxB.i_in1[9]
B[10] => and1to32:muxB.i_in1[10]
B[11] => and1to32:muxB.i_in1[11]
B[12] => and1to32:muxB.i_in1[12]
B[13] => and1to32:muxB.i_in1[13]
B[14] => and1to32:muxB.i_in1[14]
B[15] => and1to32:muxB.i_in1[15]
B[16] => and1to32:muxB.i_in1[16]
B[17] => and1to32:muxB.i_in1[17]
B[18] => and1to32:muxB.i_in1[18]
B[19] => and1to32:muxB.i_in1[19]
B[20] => and1to32:muxB.i_in1[20]
B[21] => and1to32:muxB.i_in1[21]
B[22] => and1to32:muxB.i_in1[22]
B[23] => and1to32:muxB.i_in1[23]
B[24] => and1to32:muxB.i_in1[24]
B[25] => and1to32:muxB.i_in1[25]
B[26] => and1to32:muxB.i_in1[26]
B[27] => and1to32:muxB.i_in1[27]
B[28] => and1to32:muxB.i_in1[28]
B[29] => and1to32:muxB.i_in1[29]
B[30] => and1to32:muxB.i_in1[30]
B[31] => and1to32:muxB.i_in1[31]
sel => and1to32:muxB.i_in2
sel => and1to32:muxA.i_in2
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in1[8] => and1to1:gen_And:8:and1to1_inst.i_in1
i_in1[9] => and1to1:gen_And:9:and1to1_inst.i_in1
i_in1[10] => and1to1:gen_And:10:and1to1_inst.i_in1
i_in1[11] => and1to1:gen_And:11:and1to1_inst.i_in1
i_in1[12] => and1to1:gen_And:12:and1to1_inst.i_in1
i_in1[13] => and1to1:gen_And:13:and1to1_inst.i_in1
i_in1[14] => and1to1:gen_And:14:and1to1_inst.i_in1
i_in1[15] => and1to1:gen_And:15:and1to1_inst.i_in1
i_in1[16] => and1to1:gen_And:16:and1to1_inst.i_in1
i_in1[17] => and1to1:gen_And:17:and1to1_inst.i_in1
i_in1[18] => and1to1:gen_And:18:and1to1_inst.i_in1
i_in1[19] => and1to1:gen_And:19:and1to1_inst.i_in1
i_in1[20] => and1to1:gen_And:20:and1to1_inst.i_in1
i_in1[21] => and1to1:gen_And:21:and1to1_inst.i_in1
i_in1[22] => and1to1:gen_And:22:and1to1_inst.i_in1
i_in1[23] => and1to1:gen_And:23:and1to1_inst.i_in1
i_in1[24] => and1to1:gen_And:24:and1to1_inst.i_in1
i_in1[25] => and1to1:gen_And:25:and1to1_inst.i_in1
i_in1[26] => and1to1:gen_And:26:and1to1_inst.i_in1
i_in1[27] => and1to1:gen_And:27:and1to1_inst.i_in1
i_in1[28] => and1to1:gen_And:28:and1to1_inst.i_in1
i_in1[29] => and1to1:gen_And:29:and1to1_inst.i_in1
i_in1[30] => and1to1:gen_And:30:and1to1_inst.i_in1
i_in1[31] => and1to1:gen_And:31:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:8:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:9:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:10:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:11:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:12:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:13:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:14:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:15:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:16:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:17:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:18:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:19:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:20:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:21:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:22:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:23:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:24:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:25:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:26:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:27:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:28:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:29:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:30:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:31:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out
o_out[8] <= and1to1:gen_And:8:and1to1_inst.o_out
o_out[9] <= and1to1:gen_And:9:and1to1_inst.o_out
o_out[10] <= and1to1:gen_And:10:and1to1_inst.o_out
o_out[11] <= and1to1:gen_And:11:and1to1_inst.o_out
o_out[12] <= and1to1:gen_And:12:and1to1_inst.o_out
o_out[13] <= and1to1:gen_And:13:and1to1_inst.o_out
o_out[14] <= and1to1:gen_And:14:and1to1_inst.o_out
o_out[15] <= and1to1:gen_And:15:and1to1_inst.o_out
o_out[16] <= and1to1:gen_And:16:and1to1_inst.o_out
o_out[17] <= and1to1:gen_And:17:and1to1_inst.o_out
o_out[18] <= and1to1:gen_And:18:and1to1_inst.o_out
o_out[19] <= and1to1:gen_And:19:and1to1_inst.o_out
o_out[20] <= and1to1:gen_And:20:and1to1_inst.o_out
o_out[21] <= and1to1:gen_And:21:and1to1_inst.o_out
o_out[22] <= and1to1:gen_And:22:and1to1_inst.o_out
o_out[23] <= and1to1:gen_And:23:and1to1_inst.o_out
o_out[24] <= and1to1:gen_And:24:and1to1_inst.o_out
o_out[25] <= and1to1:gen_And:25:and1to1_inst.o_out
o_out[26] <= and1to1:gen_And:26:and1to1_inst.o_out
o_out[27] <= and1to1:gen_And:27:and1to1_inst.o_out
o_out[28] <= and1to1:gen_And:28:and1to1_inst.o_out
o_out[29] <= and1to1:gen_And:29:and1to1_inst.o_out
o_out[30] <= and1to1:gen_And:30:and1to1_inst.o_out
o_out[31] <= and1to1:gen_And:31:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:8:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:9:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:10:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:11:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:12:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:13:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:14:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:15:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:16:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:17:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:18:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:19:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:20:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:21:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:22:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:23:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:24:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:25:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:26:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:27:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:28:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:29:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:30:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxA|and1to1:\gen_And:31:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in1[8] => and1to1:gen_And:8:and1to1_inst.i_in1
i_in1[9] => and1to1:gen_And:9:and1to1_inst.i_in1
i_in1[10] => and1to1:gen_And:10:and1to1_inst.i_in1
i_in1[11] => and1to1:gen_And:11:and1to1_inst.i_in1
i_in1[12] => and1to1:gen_And:12:and1to1_inst.i_in1
i_in1[13] => and1to1:gen_And:13:and1to1_inst.i_in1
i_in1[14] => and1to1:gen_And:14:and1to1_inst.i_in1
i_in1[15] => and1to1:gen_And:15:and1to1_inst.i_in1
i_in1[16] => and1to1:gen_And:16:and1to1_inst.i_in1
i_in1[17] => and1to1:gen_And:17:and1to1_inst.i_in1
i_in1[18] => and1to1:gen_And:18:and1to1_inst.i_in1
i_in1[19] => and1to1:gen_And:19:and1to1_inst.i_in1
i_in1[20] => and1to1:gen_And:20:and1to1_inst.i_in1
i_in1[21] => and1to1:gen_And:21:and1to1_inst.i_in1
i_in1[22] => and1to1:gen_And:22:and1to1_inst.i_in1
i_in1[23] => and1to1:gen_And:23:and1to1_inst.i_in1
i_in1[24] => and1to1:gen_And:24:and1to1_inst.i_in1
i_in1[25] => and1to1:gen_And:25:and1to1_inst.i_in1
i_in1[26] => and1to1:gen_And:26:and1to1_inst.i_in1
i_in1[27] => and1to1:gen_And:27:and1to1_inst.i_in1
i_in1[28] => and1to1:gen_And:28:and1to1_inst.i_in1
i_in1[29] => and1to1:gen_And:29:and1to1_inst.i_in1
i_in1[30] => and1to1:gen_And:30:and1to1_inst.i_in1
i_in1[31] => and1to1:gen_And:31:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:8:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:9:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:10:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:11:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:12:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:13:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:14:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:15:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:16:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:17:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:18:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:19:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:20:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:21:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:22:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:23:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:24:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:25:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:26:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:27:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:28:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:29:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:30:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:31:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out
o_out[8] <= and1to1:gen_And:8:and1to1_inst.o_out
o_out[9] <= and1to1:gen_And:9:and1to1_inst.o_out
o_out[10] <= and1to1:gen_And:10:and1to1_inst.o_out
o_out[11] <= and1to1:gen_And:11:and1to1_inst.o_out
o_out[12] <= and1to1:gen_And:12:and1to1_inst.o_out
o_out[13] <= and1to1:gen_And:13:and1to1_inst.o_out
o_out[14] <= and1to1:gen_And:14:and1to1_inst.o_out
o_out[15] <= and1to1:gen_And:15:and1to1_inst.o_out
o_out[16] <= and1to1:gen_And:16:and1to1_inst.o_out
o_out[17] <= and1to1:gen_And:17:and1to1_inst.o_out
o_out[18] <= and1to1:gen_And:18:and1to1_inst.o_out
o_out[19] <= and1to1:gen_And:19:and1to1_inst.o_out
o_out[20] <= and1to1:gen_And:20:and1to1_inst.o_out
o_out[21] <= and1to1:gen_And:21:and1to1_inst.o_out
o_out[22] <= and1to1:gen_And:22:and1to1_inst.o_out
o_out[23] <= and1to1:gen_And:23:and1to1_inst.o_out
o_out[24] <= and1to1:gen_And:24:and1to1_inst.o_out
o_out[25] <= and1to1:gen_And:25:and1to1_inst.o_out
o_out[26] <= and1to1:gen_And:26:and1to1_inst.o_out
o_out[27] <= and1to1:gen_And:27:and1to1_inst.o_out
o_out[28] <= and1to1:gen_And:28:and1to1_inst.o_out
o_out[29] <= and1to1:gen_And:29:and1to1_inst.o_out
o_out[30] <= and1to1:gen_And:30:and1to1_inst.o_out
o_out[31] <= and1to1:gen_And:31:and1to1_inst.o_out


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:8:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:9:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:10:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:11:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:12:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:13:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:14:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:15:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:16:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:17:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:18:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:19:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:20:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:21:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:22:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:23:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:24:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:25:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:26:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:27:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:28:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:29:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:30:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux2to1bit32:JumpMux|and1to32:muxB|and1to1:\gen_And:31:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|combineData:OutMix
RegDst => O[6].DATAIN
Jump => O[5].DATAIN
MemRead => O[4].DATAIN
MemToReg => O[3].DATAIN
ALUSrc => O[2].DATAIN
ALUOp[0] => O[0].DATAIN
ALUOp[1] => O[1].DATAIN
O[0] <= ALUOp[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= ALUOp[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Jump.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= <GND>


|ProcessorMIPS|mux8to1:OutputMux
i_sel[0] => comb.IN0
i_sel[0] => comb.IN1
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[0] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN0
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[1] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_sel[2] => comb.IN1
i_0in[0] => and1to7:in0.i_in1[0]
i_0in[1] => and1to7:in0.i_in1[1]
i_0in[2] => and1to7:in0.i_in1[2]
i_0in[3] => and1to7:in0.i_in1[3]
i_0in[4] => and1to7:in0.i_in1[4]
i_0in[5] => and1to7:in0.i_in1[5]
i_0in[6] => and1to7:in0.i_in1[6]
i_0in[7] => and1to7:in0.i_in1[7]
i_1in[0] => and1to7:in1.i_in1[0]
i_1in[1] => and1to7:in1.i_in1[1]
i_1in[2] => and1to7:in1.i_in1[2]
i_1in[3] => and1to7:in1.i_in1[3]
i_1in[4] => and1to7:in1.i_in1[4]
i_1in[5] => and1to7:in1.i_in1[5]
i_1in[6] => and1to7:in1.i_in1[6]
i_1in[7] => and1to7:in1.i_in1[7]
i_2in[0] => and1to7:in2.i_in1[0]
i_2in[1] => and1to7:in2.i_in1[1]
i_2in[2] => and1to7:in2.i_in1[2]
i_2in[3] => and1to7:in2.i_in1[3]
i_2in[4] => and1to7:in2.i_in1[4]
i_2in[5] => and1to7:in2.i_in1[5]
i_2in[6] => and1to7:in2.i_in1[6]
i_2in[7] => and1to7:in2.i_in1[7]
i_3in[0] => and1to7:in3.i_in1[0]
i_3in[1] => and1to7:in3.i_in1[1]
i_3in[2] => and1to7:in3.i_in1[2]
i_3in[3] => and1to7:in3.i_in1[3]
i_3in[4] => and1to7:in3.i_in1[4]
i_3in[5] => and1to7:in3.i_in1[5]
i_3in[6] => and1to7:in3.i_in1[6]
i_3in[7] => and1to7:in3.i_in1[7]
i_4in[0] => and1to7:in4.i_in1[0]
i_4in[1] => and1to7:in4.i_in1[1]
i_4in[2] => and1to7:in4.i_in1[2]
i_4in[3] => and1to7:in4.i_in1[3]
i_4in[4] => and1to7:in4.i_in1[4]
i_4in[5] => and1to7:in4.i_in1[5]
i_4in[6] => and1to7:in4.i_in1[6]
i_4in[7] => and1to7:in4.i_in1[7]
i_5in[0] => and1to7:in5.i_in1[0]
i_5in[1] => and1to7:in5.i_in1[1]
i_5in[2] => and1to7:in5.i_in1[2]
i_5in[3] => and1to7:in5.i_in1[3]
i_5in[4] => and1to7:in5.i_in1[4]
i_5in[5] => and1to7:in5.i_in1[5]
i_5in[6] => and1to7:in5.i_in1[6]
i_5in[7] => and1to7:in5.i_in1[7]
i_6in[0] => and1to7:in6.i_in1[0]
i_6in[1] => and1to7:in6.i_in1[1]
i_6in[2] => and1to7:in6.i_in1[2]
i_6in[3] => and1to7:in6.i_in1[3]
i_6in[4] => and1to7:in6.i_in1[4]
i_6in[5] => and1to7:in6.i_in1[5]
i_6in[6] => and1to7:in6.i_in1[6]
i_6in[7] => and1to7:in6.i_in1[7]
i_7in[0] => and1to7:in7.i_in1[0]
i_7in[1] => and1to7:in7.i_in1[1]
i_7in[2] => and1to7:in7.i_in1[2]
i_7in[3] => and1to7:in7.i_in1[3]
i_7in[4] => and1to7:in7.i_in1[4]
i_7in[5] => and1to7:in7.i_in1[5]
i_7in[6] => and1to7:in7.i_in1[6]
i_7in[7] => and1to7:in7.i_in1[7]
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in0|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in1|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in2|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in3|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in4|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in5|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in6|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7
i_in1[0] => and1to1:gen_And:0:and1to1_inst.i_in1
i_in1[1] => and1to1:gen_And:1:and1to1_inst.i_in1
i_in1[2] => and1to1:gen_And:2:and1to1_inst.i_in1
i_in1[3] => and1to1:gen_And:3:and1to1_inst.i_in1
i_in1[4] => and1to1:gen_And:4:and1to1_inst.i_in1
i_in1[5] => and1to1:gen_And:5:and1to1_inst.i_in1
i_in1[6] => and1to1:gen_And:6:and1to1_inst.i_in1
i_in1[7] => and1to1:gen_And:7:and1to1_inst.i_in1
i_in2 => and1to1:gen_And:0:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:1:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:2:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:3:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:4:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:5:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:6:and1to1_inst.i_in2
i_in2 => and1to1:gen_And:7:and1to1_inst.i_in2
o_out[0] <= and1to1:gen_And:0:and1to1_inst.o_out
o_out[1] <= and1to1:gen_And:1:and1to1_inst.o_out
o_out[2] <= and1to1:gen_And:2:and1to1_inst.o_out
o_out[3] <= and1to1:gen_And:3:and1to1_inst.o_out
o_out[4] <= and1to1:gen_And:4:and1to1_inst.o_out
o_out[5] <= and1to1:gen_And:5:and1to1_inst.o_out
o_out[6] <= and1to1:gen_And:6:and1to1_inst.o_out
o_out[7] <= and1to1:gen_And:7:and1to1_inst.o_out


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:0:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:1:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:2:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:3:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:4:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:5:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:6:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessorMIPS|mux8to1:OutputMux|and1to7:in7|and1to1:\gen_And:7:and1to1_inst
i_in1 => o_out.IN0
i_in2 => o_out.IN1
o_out <= o_out.DB_MAX_OUTPUT_PORT_TYPE


