// Generated by stratus_hls 23.02-s004  (100793.100415)
// Wed Jun  4 00:40:00 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_1( in1, in2, in3, out1 );

    input in1;
    input in2;
    input in3;
    output [2:0] out1;
    wire  ioread003;
    wire  tmp18;
    wire  ioread004;
    wire  tmp19;
    wire  tmp20;
    wire  tmp21;
    wire  tmp22;
    wire  tmp23;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_req;
    wire  tmp26;
    wire  tmp25;
    wire  tmp24;

    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p16
    assign out1 = {tmp26, {tmp25, tmp24}};
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p15
    assign tmp26 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p14
    assign tmp25 = gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p13
    assign tmp24 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p12
    assign din_gen_busy_din_m_data_is_invalid_next = tmp23;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p11
    assign tmp23 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p10
    assign gdiv = in1 & tmp22;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p9
    assign tmp22 = tmp21;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p8
    assign tmp21 = ~tmp20;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p7
    assign tmp20 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p6
    assign gnew_req = ioread004 & tmp19;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p5
    assign tmp19 = ioread003 | tmp18;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p4
    assign tmp18 = in1;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p3
    assign ioread004 = in2;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p2
    assign ioread003 = in3;

endmodule


