
build/debug/BMS-Firmware-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ae0  08008190  08008190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800ec70  0800ec70  00007c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee38  0800ee38  00008080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800ee38  0800ee38  00008080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800ee38  0800ee38  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ee38  0800ee38  00007e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800ee40  0800ee40  00007e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800ee48  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000044f0  20000080  0800eec8  00008080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004570  0800eec8  00008570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002da87  00000000  00000000  000080e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005844  00000000  00000000  00035b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00017901  00000000  00000000  0003b3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001e00  00000000  00000000  00052cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a4c  00000000  00000000  00054ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002381f  00000000  00000000  00056504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a8ae  00000000  00000000  00079d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005480  00000000  00000000  000845d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  00089a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008190 <__do_global_dtors_aux>:
 8008190:	b510      	push	{r4, lr}
 8008192:	4c05      	ldr	r4, [pc, #20]	@ (80081a8 <__do_global_dtors_aux+0x18>)
 8008194:	7823      	ldrb	r3, [r4, #0]
 8008196:	b933      	cbnz	r3, 80081a6 <__do_global_dtors_aux+0x16>
 8008198:	4b04      	ldr	r3, [pc, #16]	@ (80081ac <__do_global_dtors_aux+0x1c>)
 800819a:	b113      	cbz	r3, 80081a2 <__do_global_dtors_aux+0x12>
 800819c:	4804      	ldr	r0, [pc, #16]	@ (80081b0 <__do_global_dtors_aux+0x20>)
 800819e:	f3af 8000 	nop.w
 80081a2:	2301      	movs	r3, #1
 80081a4:	7023      	strb	r3, [r4, #0]
 80081a6:	bd10      	pop	{r4, pc}
 80081a8:	20000080 	.word	0x20000080
 80081ac:	00000000 	.word	0x00000000
 80081b0:	0800ec54 	.word	0x0800ec54

080081b4 <frame_dummy>:
 80081b4:	b508      	push	{r3, lr}
 80081b6:	4b03      	ldr	r3, [pc, #12]	@ (80081c4 <frame_dummy+0x10>)
 80081b8:	b11b      	cbz	r3, 80081c2 <frame_dummy+0xe>
 80081ba:	4903      	ldr	r1, [pc, #12]	@ (80081c8 <frame_dummy+0x14>)
 80081bc:	4803      	ldr	r0, [pc, #12]	@ (80081cc <frame_dummy+0x18>)
 80081be:	f3af 8000 	nop.w
 80081c2:	bd08      	pop	{r3, pc}
 80081c4:	00000000 	.word	0x00000000
 80081c8:	20000084 	.word	0x20000084
 80081cc:	0800ec54 	.word	0x0800ec54

080081d0 <CAN_TransmitMessage>:
  * @brief  Transmit single message to CAN hardware
  * @param  msg: Pointer to message structure
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef CAN_TransmitMessage(CAN_Message_t *msg)
{
 80081d0:	b530      	push	{r4, r5, lr}
 80081d2:	b089      	sub	sp, #36	@ 0x24
 80081d4:	4605      	mov	r5, r0
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;
    uint8_t retry_count = 0;
    
    // Configure TX header for extended ID
    TxHeader.ExtId = msg->id;
 80081d6:	6803      	ldr	r3, [r0, #0]
 80081d8:	9303      	str	r3, [sp, #12]
    TxHeader.StdId = 0;
 80081da:	2400      	movs	r4, #0
 80081dc:	9402      	str	r4, [sp, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 80081de:	9405      	str	r4, [sp, #20]
    TxHeader.IDE = CAN_ID_EXT;
 80081e0:	2304      	movs	r3, #4
 80081e2:	9304      	str	r3, [sp, #16]
    TxHeader.DLC = msg->length;
 80081e4:	7b03      	ldrb	r3, [r0, #12]
 80081e6:	9306      	str	r3, [sp, #24]
    TxHeader.TransmitGlobalTime = DISABLE;
 80081e8:	f88d 401c 	strb.w	r4, [sp, #28]
    
    // Attempt transmission with retries
    while (retry_count < CAN_MAX_RETRIES) {
 80081ec:	2c02      	cmp	r4, #2
 80081ee:	d814      	bhi.n	800821a <CAN_TransmitMessage+0x4a>
        status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, msg->data, &TxMailbox);
 80081f0:	ab01      	add	r3, sp, #4
 80081f2:	1d2a      	adds	r2, r5, #4
 80081f4:	a902      	add	r1, sp, #8
 80081f6:	480d      	ldr	r0, [pc, #52]	@ (800822c <CAN_TransmitMessage+0x5c>)
 80081f8:	f003 fa44 	bl	800b684 <HAL_CAN_AddTxMessage>
        
        if (status == HAL_OK) {
 80081fc:	4603      	mov	r3, r0
 80081fe:	b138      	cbz	r0, 8008210 <CAN_TransmitMessage+0x40>
            can_stats.tx_success_count++;
            return HAL_OK;
        }
        
        retry_count++;
 8008200:	3401      	adds	r4, #1
 8008202:	b2e4      	uxtb	r4, r4
        
        // Brief delay before retry (1ms)
        if (retry_count < CAN_MAX_RETRIES) {
 8008204:	2c02      	cmp	r4, #2
 8008206:	d808      	bhi.n	800821a <CAN_TransmitMessage+0x4a>
            osDelay(1);
 8008208:	2001      	movs	r0, #1
 800820a:	f000 fd7b 	bl	8008d04 <osDelay>
 800820e:	e7ed      	b.n	80081ec <CAN_TransmitMessage+0x1c>
            can_stats.tx_success_count++;
 8008210:	4907      	ldr	r1, [pc, #28]	@ (8008230 <CAN_TransmitMessage+0x60>)
 8008212:	680a      	ldr	r2, [r1, #0]
 8008214:	3201      	adds	r2, #1
 8008216:	600a      	str	r2, [r1, #0]
            return HAL_OK;
 8008218:	e004      	b.n	8008224 <CAN_TransmitMessage+0x54>
        }
    }
    
    // All retries failed
    can_stats.tx_error_count++;
 800821a:	4a05      	ldr	r2, [pc, #20]	@ (8008230 <CAN_TransmitMessage+0x60>)
 800821c:	6853      	ldr	r3, [r2, #4]
 800821e:	3301      	adds	r3, #1
 8008220:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
}
 8008224:	4618      	mov	r0, r3
 8008226:	b009      	add	sp, #36	@ 0x24
 8008228:	bd30      	pop	{r4, r5, pc}
 800822a:	bf00      	nop
 800822c:	20003ce8 	.word	0x20003ce8
 8008230:	2000009c 	.word	0x2000009c

08008234 <CAN_ProcessTxQueue>:
/**
  * @brief  Process TX queue and transmit messages
  * @retval None
  */
static void CAN_ProcessTxQueue(void)
{
 8008234:	b500      	push	{lr}
 8008236:	b087      	sub	sp, #28
    CAN_Message_t msg;
    
    // Try to send as many messages as possible
    while (osMessageQueueGet(CANTxQueueHandle, &msg, NULL, 0) == osOK) {
 8008238:	2300      	movs	r3, #0
 800823a:	461a      	mov	r2, r3
 800823c:	a901      	add	r1, sp, #4
 800823e:	4806      	ldr	r0, [pc, #24]	@ (8008258 <CAN_ProcessTxQueue+0x24>)
 8008240:	6800      	ldr	r0, [r0, #0]
 8008242:	f000 fe9b 	bl	8008f7c <osMessageQueueGet>
 8008246:	b920      	cbnz	r0, 8008252 <CAN_ProcessTxQueue+0x1e>
        // Transmit the message
        if (CAN_TransmitMessage(&msg) != HAL_OK) {
 8008248:	a801      	add	r0, sp, #4
 800824a:	f7ff ffc1 	bl	80081d0 <CAN_TransmitMessage>
 800824e:	2800      	cmp	r0, #0
 8008250:	d0f2      	beq.n	8008238 <CAN_ProcessTxQueue+0x4>
            // If transmission failed, could re-queue message here if desired
            // For now, we just count it as an error
            break;  // Stop processing queue if hardware is busy
        }
    }
}
 8008252:	b007      	add	sp, #28
 8008254:	f85d fb04 	ldr.w	pc, [sp], #4
 8008258:	200000bc 	.word	0x200000bc

0800825c <CAN_SendMessage>:
    if (length > 8 || id > 0x1FFFFFFF) {
 800825c:	2a08      	cmp	r2, #8
 800825e:	d82a      	bhi.n	80082b6 <CAN_SendMessage+0x5a>
{
 8008260:	b570      	push	{r4, r5, r6, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	460e      	mov	r6, r1
 8008266:	4614      	mov	r4, r2
 8008268:	461d      	mov	r5, r3
    if (length > 8 || id > 0x1FFFFFFF) {
 800826a:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 800826e:	d302      	bcc.n	8008276 <CAN_SendMessage+0x1a>
        return HAL_ERROR;
 8008270:	2001      	movs	r0, #1
}
 8008272:	b006      	add	sp, #24
 8008274:	bd70      	pop	{r4, r5, r6, pc}
    msg.id = id;
 8008276:	9001      	str	r0, [sp, #4]
    msg.length = length;
 8008278:	f88d 2010 	strb.w	r2, [sp, #16]
    msg.priority = priority;
 800827c:	f88d 3011 	strb.w	r3, [sp, #17]
    msg.timestamp = osKernelGetTickCount();
 8008280:	f000 fcdc 	bl	8008c3c <osKernelGetTickCount>
 8008284:	9005      	str	r0, [sp, #20]
    if (data != NULL && length > 0) {
 8008286:	b106      	cbz	r6, 800828a <CAN_SendMessage+0x2e>
 8008288:	b94c      	cbnz	r4, 800829e <CAN_SendMessage+0x42>
    if (osMessageQueuePut(CANTxQueueHandle, &msg, priority, CAN_TX_TIMEOUT_MS) != osOK) {
 800828a:	2364      	movs	r3, #100	@ 0x64
 800828c:	462a      	mov	r2, r5
 800828e:	a901      	add	r1, sp, #4
 8008290:	480a      	ldr	r0, [pc, #40]	@ (80082bc <CAN_SendMessage+0x60>)
 8008292:	6800      	ldr	r0, [r0, #0]
 8008294:	f000 fe30 	bl	8008ef8 <osMessageQueuePut>
 8008298:	b938      	cbnz	r0, 80082aa <CAN_SendMessage+0x4e>
    return HAL_OK;
 800829a:	2000      	movs	r0, #0
 800829c:	e7e9      	b.n	8008272 <CAN_SendMessage+0x16>
        memcpy(msg.data, data, length);
 800829e:	4622      	mov	r2, r4
 80082a0:	4631      	mov	r1, r6
 80082a2:	a802      	add	r0, sp, #8
 80082a4:	f006 fb98 	bl	800e9d8 <memcpy>
 80082a8:	e7ef      	b.n	800828a <CAN_SendMessage+0x2e>
        can_stats.tx_queue_full_count++;
 80082aa:	4a05      	ldr	r2, [pc, #20]	@ (80082c0 <CAN_SendMessage+0x64>)
 80082ac:	6893      	ldr	r3, [r2, #8]
 80082ae:	3301      	adds	r3, #1
 80082b0:	6093      	str	r3, [r2, #8]
        return HAL_ERROR;
 80082b2:	2001      	movs	r0, #1
 80082b4:	e7dd      	b.n	8008272 <CAN_SendMessage+0x16>
        return HAL_ERROR;
 80082b6:	2001      	movs	r0, #1
}
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	200000bc 	.word	0x200000bc
 80082c0:	2000009c 	.word	0x2000009c

080082c4 <CAN_ResetStatistics>:
  * @brief  Reset CAN statistics
  * @retval None
  */
void CAN_ResetStatistics(void)
{
    memset(&can_stats, 0, sizeof(CAN_Statistics_t));
 80082c4:	4b04      	ldr	r3, [pc, #16]	@ (80082d8 <CAN_ResetStatistics+0x14>)
 80082c6:	2200      	movs	r2, #0
 80082c8:	601a      	str	r2, [r3, #0]
 80082ca:	605a      	str	r2, [r3, #4]
 80082cc:	609a      	str	r2, [r3, #8]
 80082ce:	60da      	str	r2, [r3, #12]
 80082d0:	611a      	str	r2, [r3, #16]
 80082d2:	615a      	str	r2, [r3, #20]
}
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	2000009c 	.word	0x2000009c

080082dc <CAN_Manager_Init>:
{
 80082dc:	b510      	push	{r4, lr}
    CANTxQueueHandle = osMessageQueueNew(CAN_TX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 80082de:	2200      	movs	r2, #0
 80082e0:	2114      	movs	r1, #20
 80082e2:	2040      	movs	r0, #64	@ 0x40
 80082e4:	f000 fdbd 	bl	8008e62 <osMessageQueueNew>
 80082e8:	4b0d      	ldr	r3, [pc, #52]	@ (8008320 <CAN_Manager_Init+0x44>)
 80082ea:	6018      	str	r0, [r3, #0]
    if (CANTxQueueHandle == NULL) {
 80082ec:	b198      	cbz	r0, 8008316 <CAN_Manager_Init+0x3a>
    CANRxQueueHandle = osMessageQueueNew(CAN_RX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 80082ee:	2200      	movs	r2, #0
 80082f0:	2114      	movs	r1, #20
 80082f2:	2020      	movs	r0, #32
 80082f4:	f000 fdb5 	bl	8008e62 <osMessageQueueNew>
 80082f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008324 <CAN_Manager_Init+0x48>)
 80082fa:	6018      	str	r0, [r3, #0]
    if (CANRxQueueHandle == NULL) {
 80082fc:	b170      	cbz	r0, 800831c <CAN_Manager_Init+0x40>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | 
 80082fe:	f248 4112 	movw	r1, #33810	@ 0x8412
 8008302:	4809      	ldr	r0, [pc, #36]	@ (8008328 <CAN_Manager_Init+0x4c>)
 8008304:	f003 fae8 	bl	800b8d8 <HAL_CAN_ActivateNotification>
 8008308:	4604      	mov	r4, r0
 800830a:	b108      	cbz	r0, 8008310 <CAN_Manager_Init+0x34>
        return HAL_ERROR;
 800830c:	2401      	movs	r4, #1
 800830e:	e003      	b.n	8008318 <CAN_Manager_Init+0x3c>
    CAN_ResetStatistics();
 8008310:	f7ff ffd8 	bl	80082c4 <CAN_ResetStatistics>
    return HAL_OK;
 8008314:	e000      	b.n	8008318 <CAN_Manager_Init+0x3c>
        return HAL_ERROR;
 8008316:	2401      	movs	r4, #1
}
 8008318:	4620      	mov	r0, r4
 800831a:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 800831c:	2401      	movs	r4, #1
 800831e:	e7fb      	b.n	8008318 <CAN_Manager_Init+0x3c>
 8008320:	200000bc 	.word	0x200000bc
 8008324:	200000b8 	.word	0x200000b8
 8008328:	20003ce8 	.word	0x20003ce8

0800832c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  CAN RX FIFO 0 message pending callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800832c:	b510      	push	{r4, lr}
 800832e:	b08c      	sub	sp, #48	@ 0x30
    CAN_RxHeaderTypeDef RxHeader;
    CAN_Message_t msg;
    
    // Get message from FIFO
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, msg.data) == HAL_OK) {
 8008330:	ab01      	add	r3, sp, #4
 8008332:	aa05      	add	r2, sp, #20
 8008334:	2100      	movs	r1, #0
 8008336:	f003 fa1a 	bl	800b76e <HAL_CAN_GetRxMessage>
 800833a:	b108      	cbz	r0, 8008340 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
        // Add to RX queue (from ISR context)
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
            can_stats.rx_queue_full_count++;
        }
    }
}
 800833c:	b00c      	add	sp, #48	@ 0x30
 800833e:	bd10      	pop	{r4, pc}
        msg.id = RxHeader.ExtId;
 8008340:	9b06      	ldr	r3, [sp, #24]
 8008342:	9300      	str	r3, [sp, #0]
        msg.length = RxHeader.DLC;
 8008344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008346:	f88d 300c 	strb.w	r3, [sp, #12]
        msg.priority = 0;  // RX messages don't have priority
 800834a:	2400      	movs	r4, #0
 800834c:	f88d 400d 	strb.w	r4, [sp, #13]
        msg.timestamp = osKernelGetTickCount();
 8008350:	f000 fc74 	bl	8008c3c <osKernelGetTickCount>
 8008354:	9004      	str	r0, [sp, #16]
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 8008356:	4623      	mov	r3, r4
 8008358:	4622      	mov	r2, r4
 800835a:	4669      	mov	r1, sp
 800835c:	4805      	ldr	r0, [pc, #20]	@ (8008374 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800835e:	6800      	ldr	r0, [r0, #0]
 8008360:	f000 fdca 	bl	8008ef8 <osMessageQueuePut>
 8008364:	2800      	cmp	r0, #0
 8008366:	d0e9      	beq.n	800833c <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
            can_stats.rx_queue_full_count++;
 8008368:	4a03      	ldr	r2, [pc, #12]	@ (8008378 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800836a:	6913      	ldr	r3, [r2, #16]
 800836c:	3301      	adds	r3, #1
 800836e:	6113      	str	r3, [r2, #16]
}
 8008370:	e7e4      	b.n	800833c <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
 8008372:	bf00      	nop
 8008374:	200000b8 	.word	0x200000b8
 8008378:	2000009c 	.word	0x2000009c

0800837c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  CAN RX FIFO 1 message pending callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800837c:	b510      	push	{r4, lr}
 800837e:	b08c      	sub	sp, #48	@ 0x30
    CAN_RxHeaderTypeDef RxHeader;
    CAN_Message_t msg;
    
    // Get message from FIFO
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, msg.data) == HAL_OK) {
 8008380:	ab01      	add	r3, sp, #4
 8008382:	aa05      	add	r2, sp, #20
 8008384:	2101      	movs	r1, #1
 8008386:	f003 f9f2 	bl	800b76e <HAL_CAN_GetRxMessage>
 800838a:	b108      	cbz	r0, 8008390 <HAL_CAN_RxFifo1MsgPendingCallback+0x14>
        // Add to RX queue (from ISR context)
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
            can_stats.rx_queue_full_count++;
        }
    }
}
 800838c:	b00c      	add	sp, #48	@ 0x30
 800838e:	bd10      	pop	{r4, pc}
        msg.id = RxHeader.ExtId;
 8008390:	9b06      	ldr	r3, [sp, #24]
 8008392:	9300      	str	r3, [sp, #0]
        msg.length = RxHeader.DLC;
 8008394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008396:	f88d 300c 	strb.w	r3, [sp, #12]
        msg.priority = 0;  // RX messages don't have priority
 800839a:	2400      	movs	r4, #0
 800839c:	f88d 400d 	strb.w	r4, [sp, #13]
        msg.timestamp = osKernelGetTickCount();
 80083a0:	f000 fc4c 	bl	8008c3c <osKernelGetTickCount>
 80083a4:	9004      	str	r0, [sp, #16]
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 80083a6:	4623      	mov	r3, r4
 80083a8:	4622      	mov	r2, r4
 80083aa:	4669      	mov	r1, sp
 80083ac:	4805      	ldr	r0, [pc, #20]	@ (80083c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
 80083ae:	6800      	ldr	r0, [r0, #0]
 80083b0:	f000 fda2 	bl	8008ef8 <osMessageQueuePut>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	d0e9      	beq.n	800838c <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
            can_stats.rx_queue_full_count++;
 80083b8:	4a03      	ldr	r2, [pc, #12]	@ (80083c8 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80083ba:	6913      	ldr	r3, [r2, #16]
 80083bc:	3301      	adds	r3, #1
 80083be:	6113      	str	r3, [r2, #16]
}
 80083c0:	e7e4      	b.n	800838c <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
 80083c2:	bf00      	nop
 80083c4:	200000b8 	.word	0x200000b8
 80083c8:	2000009c 	.word	0x2000009c

080083cc <HAL_CAN_ErrorCallback>:
  * @brief  CAN error callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80083cc:	b508      	push	{r3, lr}
    uint32_t error = HAL_CAN_GetError(hcan);
 80083ce:	f003 fbc7 	bl	800bb60 <HAL_CAN_GetError>
    
    // Check for bus-off condition
    if (error & HAL_CAN_ERROR_BOF) {
 80083d2:	f010 0f04 	tst.w	r0, #4
 80083d6:	d100      	bne.n	80083da <HAL_CAN_ErrorCallback+0xe>
        // Attempt to recover from bus-off
        // Note: May need to stop and restart CAN peripheral
    }
    
    // Handle other errors as needed
}
 80083d8:	bd08      	pop	{r3, pc}
        can_stats.bus_off_count++;
 80083da:	4a04      	ldr	r2, [pc, #16]	@ (80083ec <HAL_CAN_ErrorCallback+0x20>)
 80083dc:	6953      	ldr	r3, [r2, #20]
 80083de:	3301      	adds	r3, #1
 80083e0:	6153      	str	r3, [r2, #20]
        ErrorMgr_SetError(ERROR_CAN_BUS_OFF);
 80083e2:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80083e6:	f000 ff3b 	bl	8009260 <ErrorMgr_SetError>
}
 80083ea:	e7f5      	b.n	80083d8 <HAL_CAN_ErrorCallback+0xc>
 80083ec:	2000009c 	.word	0x2000009c

080083f0 <CAN_SendHeartbeat>:
  *         Byte 5: Warning flags summary (any warnings = 0xFF, none = 0x00)
  *         Byte 6-7: Fault count (16-bit)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendHeartbeat(void)
{
 80083f0:	b500      	push	{lr}
 80083f2:	b089      	sub	sp, #36	@ 0x24
    Error_Manager_t status;
    uint8_t heartbeat_data[8];
    
    // Get current error manager status
    ErrorMgr_GetStatus(&status);
 80083f4:	a803      	add	r0, sp, #12
 80083f6:	f000 ff9d 	bl	8009334 <ErrorMgr_GetStatus>
    
    // Pack heartbeat message
    heartbeat_data[0] = (uint8_t)status.state;                    // BMS state
 80083fa:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80083fe:	f88d 3004 	strb.w	r3, [sp, #4]
    heartbeat_data[1] = (uint8_t)(status.error_flags & 0xFF);     // Error byte 0
 8008402:	9b03      	ldr	r3, [sp, #12]
 8008404:	f88d 3005 	strb.w	r3, [sp, #5]
    heartbeat_data[2] = (uint8_t)((status.error_flags >> 8) & 0xFF);   // Error byte 1
 8008408:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800840c:	f88d 2006 	strb.w	r2, [sp, #6]
    heartbeat_data[3] = (uint8_t)((status.error_flags >> 16) & 0xFF);  // Error byte 2
 8008410:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8008414:	f88d 2007 	strb.w	r2, [sp, #7]
    heartbeat_data[4] = (uint8_t)((status.error_flags >> 24) & 0xFF);  // Error byte 3
 8008418:	0e1b      	lsrs	r3, r3, #24
 800841a:	f88d 3008 	strb.w	r3, [sp, #8]
    heartbeat_data[5] = (status.warning_flags != 0) ? 0xFF : 0x00;     // Warning summary
 800841e:	9b04      	ldr	r3, [sp, #16]
 8008420:	b193      	cbz	r3, 8008448 <CAN_SendHeartbeat+0x58>
 8008422:	23ff      	movs	r3, #255	@ 0xff
 8008424:	f88d 3009 	strb.w	r3, [sp, #9]
    heartbeat_data[6] = (uint8_t)(status.fault_count & 0xFF);          // Fault count low byte
 8008428:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800842c:	f88d 300a 	strb.w	r3, [sp, #10]
    heartbeat_data[7] = (uint8_t)((status.fault_count >> 8) & 0xFF);   // Fault count high byte
 8008430:	2300      	movs	r3, #0
 8008432:	f88d 300b 	strb.w	r3, [sp, #11]
    
    // Send heartbeat with high priority
    return CAN_SendMessage(CAN_BMS_HEARTBEAT_ID, heartbeat_data, 8, CAN_PRIORITY_CRITICAL);
 8008436:	2208      	movs	r2, #8
 8008438:	a901      	add	r1, sp, #4
 800843a:	4804      	ldr	r0, [pc, #16]	@ (800844c <CAN_SendHeartbeat+0x5c>)
 800843c:	6800      	ldr	r0, [r0, #0]
 800843e:	f7ff ff0d 	bl	800825c <CAN_SendMessage>
}
 8008442:	b009      	add	sp, #36	@ 0x24
 8008444:	f85d fb04 	ldr.w	pc, [sp], #4
    heartbeat_data[5] = (status.warning_flags != 0) ? 0xFF : 0x00;     // Warning summary
 8008448:	2300      	movs	r3, #0
 800844a:	e7eb      	b.n	8008424 <CAN_SendHeartbeat+0x34>
 800844c:	20000cd4 	.word	0x20000cd4

08008450 <CAN_SendStatistics>:
/**
  * @brief  Send CAN statistics message for diagnostics
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendStatistics(void)
{
 8008450:	b500      	push	{lr}
 8008452:	b083      	sub	sp, #12
    uint8_t stats_data[8];
    
    // Pack CAN statistics message
    // Bytes 0-1: RX message count (16-bit)
    stats_data[0] = (uint8_t)(can_stats.rx_message_count & 0xFF);
 8008454:	4b12      	ldr	r3, [pc, #72]	@ (80084a0 <CAN_SendStatistics+0x50>)
 8008456:	68da      	ldr	r2, [r3, #12]
 8008458:	f88d 2000 	strb.w	r2, [sp]
    stats_data[1] = (uint8_t)((can_stats.rx_message_count >> 8) & 0xFF);
 800845c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8008460:	f88d 2001 	strb.w	r2, [sp, #1]
    
    // Bytes 2-3: TX success count (16-bit)
    stats_data[2] = (uint8_t)(can_stats.tx_success_count & 0xFF);
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	f88d 2002 	strb.w	r2, [sp, #2]
    stats_data[3] = (uint8_t)((can_stats.tx_success_count >> 8) & 0xFF);
 800846a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800846e:	f88d 2003 	strb.w	r2, [sp, #3]
    
    // Byte 4: TX error count
    stats_data[4] = (uint8_t)(can_stats.tx_error_count & 0xFF);
 8008472:	791a      	ldrb	r2, [r3, #4]
 8008474:	f88d 2004 	strb.w	r2, [sp, #4]
    
    // Byte 5: RX queue full count
    stats_data[5] = (uint8_t)(can_stats.rx_queue_full_count & 0xFF);
 8008478:	7c1a      	ldrb	r2, [r3, #16]
 800847a:	f88d 2005 	strb.w	r2, [sp, #5]
    
    // Byte 6: Bus-off count
    stats_data[6] = (uint8_t)(can_stats.bus_off_count & 0xFF);
 800847e:	7d1a      	ldrb	r2, [r3, #20]
 8008480:	f88d 2006 	strb.w	r2, [sp, #6]
    
    // Byte 7: TX queue full count
    stats_data[7] = (uint8_t)(can_stats.tx_queue_full_count & 0xFF);
 8008484:	7a1b      	ldrb	r3, [r3, #8]
 8008486:	f88d 3007 	strb.w	r3, [sp, #7]
    
    // Send statistics with normal priority
    return CAN_SendMessage(CAN_BMS_STATS_ID, stats_data, 8, CAN_PRIORITY_NORMAL);
 800848a:	2302      	movs	r3, #2
 800848c:	2208      	movs	r2, #8
 800848e:	4669      	mov	r1, sp
 8008490:	4804      	ldr	r0, [pc, #16]	@ (80084a4 <CAN_SendStatistics+0x54>)
 8008492:	6800      	ldr	r0, [r0, #0]
 8008494:	f7ff fee2 	bl	800825c <CAN_SendMessage>
}
 8008498:	b003      	add	sp, #12
 800849a:	f85d fb04 	ldr.w	pc, [sp], #4
 800849e:	bf00      	nop
 80084a0:	2000009c 	.word	0x2000009c
 80084a4:	20000cd0 	.word	0x20000cd0

080084a8 <CAN_SendDebugInfo>:
  *         Byte 3: Firmware version patch
  *         Bytes 4-7: Uptime in seconds (32-bit)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendDebugInfo(void)
{
 80084a8:	b570      	push	{r4, r5, r6, lr}
 80084aa:	b082      	sub	sp, #8
    uint8_t debug_data[8];

    // Get current module ID
    extern uint8_t Config_GetModuleID(void);
    uint8_t module_id = Config_GetModuleID();
 80084ac:	f000 fdd2 	bl	8009054 <Config_GetModuleID>
 80084b0:	4606      	mov	r6, r0

    // Get heap memory statistics (in bytes)
    size_t free_heap = xPortGetFreeHeapSize();
 80084b2:	f001 f8a9 	bl	8009608 <xPortGetFreeHeapSize>
 80084b6:	4605      	mov	r5, r0
    size_t min_free_heap = xPortGetMinimumEverFreeHeapSize();
 80084b8:	f001 f8ac 	bl	8009614 <xPortGetMinimumEverFreeHeapSize>
 80084bc:	4604      	mov	r4, r0

    // Get uptime in seconds (convert from milliseconds)
    uint32_t uptime_sec = osKernelGetTickCount() / 1000;
 80084be:	f000 fbbd 	bl	8008c3c <osKernelGetTickCount>
 80084c2:	4a13      	ldr	r2, [pc, #76]	@ (8008510 <CAN_SendDebugInfo+0x68>)
 80084c4:	fba2 2300 	umull	r2, r3, r2, r0

    // Pack debug information message
    debug_data[0] = module_id;                              // Byte 0: Module ID
 80084c8:	f88d 6000 	strb.w	r6, [sp]
    debug_data[1] = (uint8_t)((free_heap >> 8) & 0xFF);     // Byte 1: Free heap MSB (in 256-byte units)
 80084cc:	f3c5 2507 	ubfx	r5, r5, #8, #8
 80084d0:	f88d 5001 	strb.w	r5, [sp, #1]
    debug_data[2] = (uint8_t)((min_free_heap >> 8) & 0xFF); // Byte 2: Min free heap MSB (in 256-byte units)
 80084d4:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80084d8:	f88d 4002 	strb.w	r4, [sp, #2]
    debug_data[3] = 0;                                      // Byte 3: Reserved (could be CPU usage if implemented)
 80084dc:	2200      	movs	r2, #0
 80084de:	f88d 2003 	strb.w	r2, [sp, #3]
    debug_data[4] = (uint8_t)(uptime_sec & 0xFF);           // Byte 4: Uptime LSB
 80084e2:	f3c3 1287 	ubfx	r2, r3, #6, #8
 80084e6:	f88d 2004 	strb.w	r2, [sp, #4]
    debug_data[5] = (uint8_t)((uptime_sec >> 8) & 0xFF);    // Byte 5: Uptime
 80084ea:	f3c3 3287 	ubfx	r2, r3, #14, #8
 80084ee:	f88d 2005 	strb.w	r2, [sp, #5]
    debug_data[6] = (uint8_t)((uptime_sec >> 16) & 0xFF);   // Byte 6: Uptime
 80084f2:	0d9b      	lsrs	r3, r3, #22
 80084f4:	f88d 3006 	strb.w	r3, [sp, #6]
    debug_data[7] = (uint8_t)((uptime_sec >> 24) & 0xFF);   // Byte 7: Uptime MSB
 80084f8:	2300      	movs	r3, #0
 80084fa:	f88d 3007 	strb.w	r3, [sp, #7]

    // Send debug info with high priority
    return CAN_SendMessage(CAN_DEBUG_RESPONSE_ID, debug_data, 8, CAN_PRIORITY_HIGH);
 80084fe:	2301      	movs	r3, #1
 8008500:	2208      	movs	r2, #8
 8008502:	4669      	mov	r1, sp
 8008504:	4803      	ldr	r0, [pc, #12]	@ (8008514 <CAN_SendDebugInfo+0x6c>)
 8008506:	6800      	ldr	r0, [r0, #0]
 8008508:	f7ff fea8 	bl	800825c <CAN_SendMessage>
 800850c:	b002      	add	sp, #8
 800850e:	bd70      	pop	{r4, r5, r6, pc}
 8008510:	10624dd3 	.word	0x10624dd3
 8008514:	20000cc8 	.word	0x20000cc8

08008518 <CAN_ProcessRxMessage>:
{
 8008518:	b538      	push	{r3, r4, r5, lr}
    can_stats.rx_message_count++;
 800851a:	4a11      	ldr	r2, [pc, #68]	@ (8008560 <CAN_ProcessRxMessage+0x48>)
 800851c:	68d3      	ldr	r3, [r2, #12]
 800851e:	3301      	adds	r3, #1
 8008520:	60d3      	str	r3, [r2, #12]
    if (msg->id == CAN_DEBUG_REQUEST_ID) {
 8008522:	6805      	ldr	r5, [r0, #0]
 8008524:	4a0f      	ldr	r2, [pc, #60]	@ (8008564 <CAN_ProcessRxMessage+0x4c>)
 8008526:	4295      	cmp	r5, r2
 8008528:	d012      	beq.n	8008550 <CAN_ProcessRxMessage+0x38>
 800852a:	4604      	mov	r4, r0
    uint8_t rx_module_id = (msg->id >> 12) & 0x0F;
 800852c:	f3c5 3503 	ubfx	r5, r5, #12, #4
    uint8_t our_module_id = Config_GetModuleID();
 8008530:	f000 fd90 	bl	8009054 <Config_GetModuleID>
    if (rx_module_id != our_module_id) {
 8008534:	4285      	cmp	r5, r0
 8008536:	d10a      	bne.n	800854e <CAN_ProcessRxMessage+0x36>
    uint32_t base_id = msg->id & 0xFFFF0FFF;
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
    if (base_id == (CAN_CONFIG_CMD_BASE & 0xFFFF0FFF)) {
 800853e:	4a0a      	ldr	r2, [pc, #40]	@ (8008568 <CAN_ProcessRxMessage+0x50>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d008      	beq.n	8008556 <CAN_ProcessRxMessage+0x3e>
    if (rx_callback != NULL) {
 8008544:	4b09      	ldr	r3, [pc, #36]	@ (800856c <CAN_ProcessRxMessage+0x54>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	b10b      	cbz	r3, 800854e <CAN_ProcessRxMessage+0x36>
        rx_callback(msg);
 800854a:	4620      	mov	r0, r4
 800854c:	4798      	blx	r3
}
 800854e:	bd38      	pop	{r3, r4, r5, pc}
        CAN_SendDebugInfo();
 8008550:	f7ff ffaa 	bl	80084a8 <CAN_SendDebugInfo>
        return;
 8008554:	e7fb      	b.n	800854e <CAN_ProcessRxMessage+0x36>
        Config_ProcessCANCommand(msg->data, msg->length);
 8008556:	7b21      	ldrb	r1, [r4, #12]
 8008558:	1d20      	adds	r0, r4, #4
 800855a:	f000 fe29 	bl	80091b0 <Config_ProcessCANCommand>
        return;
 800855e:	e7f6      	b.n	800854e <CAN_ProcessRxMessage+0x36>
 8008560:	2000009c 	.word	0x2000009c
 8008564:	08f00f10 	.word	0x08f00f10
 8008568:	08f00f00 	.word	0x08f00f00
 800856c:	200000b4 	.word	0x200000b4

08008570 <CAN_ManagerTask>:
{
 8008570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008574:	b086      	sub	sp, #24
    osDelay(100);
 8008576:	2064      	movs	r0, #100	@ 0x64
 8008578:	f000 fbc4 	bl	8008d04 <osDelay>
    last_heartbeat_tick = osKernelGetTickCount();
 800857c:	f000 fb5e 	bl	8008c3c <osKernelGetTickCount>
 8008580:	4680      	mov	r8, r0
    last_stats_tick = osKernelGetTickCount();
 8008582:	f000 fb5b 	bl	8008c3c <osKernelGetTickCount>
 8008586:	4607      	mov	r7, r0
    last_uptime_tick = osKernelGetTickCount();
 8008588:	f000 fb58 	bl	8008c3c <osKernelGetTickCount>
 800858c:	4606      	mov	r6, r0
 800858e:	e020      	b.n	80085d2 <CAN_ManagerTask+0x62>
            CAN_ProcessRxMessage(&rx_msg);
 8008590:	a801      	add	r0, sp, #4
 8008592:	f7ff ffc1 	bl	8008518 <CAN_ProcessRxMessage>
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8008596:	2300      	movs	r3, #0
 8008598:	461a      	mov	r2, r3
 800859a:	a901      	add	r1, sp, #4
 800859c:	4c13      	ldr	r4, [pc, #76]	@ (80085ec <CAN_ManagerTask+0x7c>)
 800859e:	6820      	ldr	r0, [r4, #0]
 80085a0:	f000 fcec 	bl	8008f7c <osMessageQueueGet>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	d0f3      	beq.n	8008590 <CAN_ManagerTask+0x20>
        CAN_ProcessTxQueue();
 80085a8:	f7ff fe44 	bl	8008234 <CAN_ProcessTxQueue>
        if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 80085ac:	eba5 0308 	sub.w	r3, r5, r8
 80085b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085b4:	d211      	bcs.n	80085da <CAN_ManagerTask+0x6a>
        if ((current_tick - last_stats_tick) >= 1000) {
 80085b6:	1beb      	subs	r3, r5, r7
 80085b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085bc:	d211      	bcs.n	80085e2 <CAN_ManagerTask+0x72>
        if ((current_tick - last_uptime_tick) >= 1000) {
 80085be:	1bab      	subs	r3, r5, r6
 80085c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085c4:	d302      	bcc.n	80085cc <CAN_ManagerTask+0x5c>
            ErrorMgr_UpdateUptime();
 80085c6:	f000 fed9 	bl	800937c <ErrorMgr_UpdateUptime>
            last_uptime_tick = current_tick;
 80085ca:	462e      	mov	r6, r5
        osDelay(10);
 80085cc:	200a      	movs	r0, #10
 80085ce:	f000 fb99 	bl	8008d04 <osDelay>
        current_tick = osKernelGetTickCount();
 80085d2:	f000 fb33 	bl	8008c3c <osKernelGetTickCount>
 80085d6:	4605      	mov	r5, r0
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 80085d8:	e7dd      	b.n	8008596 <CAN_ManagerTask+0x26>
            CAN_SendHeartbeat();
 80085da:	f7ff ff09 	bl	80083f0 <CAN_SendHeartbeat>
            last_heartbeat_tick = current_tick;
 80085de:	46a8      	mov	r8, r5
 80085e0:	e7e9      	b.n	80085b6 <CAN_ManagerTask+0x46>
            CAN_SendStatistics();
 80085e2:	f7ff ff35 	bl	8008450 <CAN_SendStatistics>
            last_stats_tick = current_tick;
 80085e6:	462f      	mov	r7, r5
 80085e8:	e7e9      	b.n	80085be <CAN_ManagerTask+0x4e>
 80085ea:	bf00      	nop
 80085ec:	200000b8 	.word	0x200000b8

080085f0 <CellTemp_IsADCEnabled>:
  * @param  adc_index: ADC channel index (0-6)
  * @retval 1 if enabled, 0 if disabled
  */
static uint8_t CellTemp_IsADCEnabled(uint8_t adc_index)
{
    if (adc_index >= NUM_ADC_CHANNELS) {
 80085f0:	2806      	cmp	r0, #6
 80085f2:	d802      	bhi.n	80085fa <CellTemp_IsADCEnabled+0xa>
        return 0;
    }
    return adc_channel_enabled[adc_index];
 80085f4:	4b02      	ldr	r3, [pc, #8]	@ (8008600 <CellTemp_IsADCEnabled+0x10>)
 80085f6:	5c18      	ldrb	r0, [r3, r0]
 80085f8:	4770      	bx	lr
        return 0;
 80085fa:	2000      	movs	r0, #0
}
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	0800ec80 	.word	0x0800ec80

08008604 <CellTemp_ConfigureADCChannel>:
{
 8008604:	b500      	push	{lr}
 8008606:	b087      	sub	sp, #28
    ADC_ChannelConfTypeDef sConfig = {0};
 8008608:	4669      	mov	r1, sp
 800860a:	2300      	movs	r3, #0
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	9301      	str	r3, [sp, #4]
 8008610:	9302      	str	r3, [sp, #8]
 8008612:	9303      	str	r3, [sp, #12]
 8008614:	9304      	str	r3, [sp, #16]
 8008616:	9305      	str	r3, [sp, #20]
    sConfig.Channel = channel;
 8008618:	9000      	str	r0, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800861a:	2306      	movs	r3, #6
 800861c:	9301      	str	r3, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5; // Long sampling for high impedance
 800861e:	2307      	movs	r3, #7
 8008620:	9302      	str	r3, [sp, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008622:	237f      	movs	r3, #127	@ 0x7f
 8008624:	9303      	str	r3, [sp, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008626:	2304      	movs	r3, #4
 8008628:	9304      	str	r3, [sp, #16]
    return HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800862a:	4803      	ldr	r0, [pc, #12]	@ (8008638 <CellTemp_ConfigureADCChannel+0x34>)
 800862c:	f002 fad0 	bl	800abd0 <HAL_ADC_ConfigChannel>
}
 8008630:	b007      	add	sp, #28
 8008632:	f85d fb04 	ldr.w	pc, [sp], #4
 8008636:	bf00      	nop
 8008638:	20003d10 	.word	0x20003d10

0800863c <CellTemp_SendTemperatureMessage>:
  * @param  msg_index: Message index (0-13, for 14 messages total)
  * @param  start_therm_idx: Starting thermistor index
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef CellTemp_SendTemperatureMessage(uint8_t msg_index, uint8_t start_therm_idx)
{
 800863c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800863e:	b083      	sub	sp, #12
 8008640:	4606      	mov	r6, r0
 8008642:	460d      	mov	r5, r1
    uint8_t TxData[8];
    
    // Check if this message corresponds to a disabled ADC channel
    // Each message covers 4 thermistors, determine which ADC channel(s) it uses
    uint8_t first_adc = start_therm_idx / MUX_CHANNELS;
 8008644:	08cc      	lsrs	r4, r1, #3
    uint8_t last_adc = (start_therm_idx + 3) / MUX_CHANNELS;
 8008646:	1ccf      	adds	r7, r1, #3
 8008648:	08ff      	lsrs	r7, r7, #3
    
    // Skip message if all ADC channels for this message are disabled
    uint8_t any_enabled = 0;
    for (uint8_t adc = first_adc; adc <= last_adc && adc < NUM_ADC_CHANNELS; adc++) {
 800864a:	e001      	b.n	8008650 <CellTemp_SendTemperatureMessage+0x14>
 800864c:	3401      	adds	r4, #1
 800864e:	b2e4      	uxtb	r4, r4
 8008650:	42bc      	cmp	r4, r7
 8008652:	d80a      	bhi.n	800866a <CellTemp_SendTemperatureMessage+0x2e>
 8008654:	2c06      	cmp	r4, #6
 8008656:	d806      	bhi.n	8008666 <CellTemp_SendTemperatureMessage+0x2a>
        if (CellTemp_IsADCEnabled(adc)) {
 8008658:	4620      	mov	r0, r4
 800865a:	f7ff ffc9 	bl	80085f0 <CellTemp_IsADCEnabled>
 800865e:	2800      	cmp	r0, #0
 8008660:	d0f4      	beq.n	800864c <CellTemp_SendTemperatureMessage+0x10>
            any_enabled = 1;
 8008662:	2001      	movs	r0, #1
 8008664:	e002      	b.n	800866c <CellTemp_SendTemperatureMessage+0x30>
    uint8_t any_enabled = 0;
 8008666:	2000      	movs	r0, #0
 8008668:	e000      	b.n	800866c <CellTemp_SendTemperatureMessage+0x30>
 800866a:	2000      	movs	r0, #0
            break;
        }
    }
    
    if (!any_enabled) {
 800866c:	2800      	cmp	r0, #0
 800866e:	d03d      	beq.n	80086ec <CellTemp_SendTemperatureMessage+0xb0>
    }
    
    // Prepare CAN message with 4 thermistor readings per message
    // Temperature format: temp_celsius * 10 (0.1Â°C resolution), little endian
    
    for (uint8_t i = 0; i < 4; i++) {
 8008670:	2400      	movs	r4, #0
 8008672:	e00d      	b.n	8008690 <CellTemp_SendTemperatureMessage+0x54>
        uint8_t therm_idx = start_therm_idx + i;
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 8008674:	4b1e      	ldr	r3, [pc, #120]	@ (80086f0 <CellTemp_SendTemperatureMessage+0xb4>)
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
            }
        }
        
        // Pack temperature data (little endian)
        TxData[i * 2] = temp_data & 0xFF;         // LSB
 8008676:	0062      	lsls	r2, r4, #1
 8008678:	a902      	add	r1, sp, #8
 800867a:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800867e:	f801 3c08 	strb.w	r3, [r1, #-8]
        TxData[i * 2 + 1] = (temp_data >> 8) & 0xFF; // MSB
 8008682:	3209      	adds	r2, #9
 8008684:	446a      	add	r2, sp
 8008686:	121b      	asrs	r3, r3, #8
 8008688:	f802 3c08 	strb.w	r3, [r2, #-8]
    for (uint8_t i = 0; i < 4; i++) {
 800868c:	3401      	adds	r4, #1
 800868e:	b2e4      	uxtb	r4, r4
 8008690:	2c03      	cmp	r4, #3
 8008692:	d823      	bhi.n	80086dc <CellTemp_SendTemperatureMessage+0xa0>
        uint8_t therm_idx = start_therm_idx + i;
 8008694:	1967      	adds	r7, r4, r5
 8008696:	b2ff      	uxtb	r7, r7
        if (therm_idx < TOTAL_THERMISTORS) {
 8008698:	2f37      	cmp	r7, #55	@ 0x37
 800869a:	d8eb      	bhi.n	8008674 <CellTemp_SendTemperatureMessage+0x38>
            if (CellTemp_IsADCEnabled(therm_adc) && 
 800869c:	08f8      	lsrs	r0, r7, #3
 800869e:	f7ff ffa7 	bl	80085f0 <CellTemp_IsADCEnabled>
 80086a2:	b1b8      	cbz	r0, 80086d4 <CellTemp_SendTemperatureMessage+0x98>
                temp_state.thermistors[therm_idx].temperature > -126.0f) {
 80086a4:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80086a8:	4b12      	ldr	r3, [pc, #72]	@ (80086f4 <CellTemp_SendTemperatureMessage+0xb8>)
 80086aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086ae:	edd3 7a01 	vldr	s15, [r3, #4]
            if (CellTemp_IsADCEnabled(therm_adc) && 
 80086b2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80086f8 <CellTemp_SendTemperatureMessage+0xbc>
 80086b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086be:	dd0b      	ble.n	80086d8 <CellTemp_SendTemperatureMessage+0x9c>
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
 80086c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80086c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80086cc:	ee17 3a90 	vmov	r3, s15
 80086d0:	b21b      	sxth	r3, r3
 80086d2:	e7d0      	b.n	8008676 <CellTemp_SendTemperatureMessage+0x3a>
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 80086d4:	4b06      	ldr	r3, [pc, #24]	@ (80086f0 <CellTemp_SendTemperatureMessage+0xb4>)
 80086d6:	e7ce      	b.n	8008676 <CellTemp_SendTemperatureMessage+0x3a>
 80086d8:	4b05      	ldr	r3, [pc, #20]	@ (80086f0 <CellTemp_SendTemperatureMessage+0xb4>)
 80086da:	e7cc      	b.n	8008676 <CellTemp_SendTemperatureMessage+0x3a>
    }
    
    // Send via CAN Manager (non-blocking, queued)
    // CAN_TEMP_ID already has module offset applied from Config_Init()
    uint32_t can_id = CAN_TEMP_ID + msg_index;
 80086dc:	4b07      	ldr	r3, [pc, #28]	@ (80086fc <CellTemp_SendTemperatureMessage+0xc0>)
 80086de:	6818      	ldr	r0, [r3, #0]
    return CAN_SendMessage(can_id, TxData, 8, CAN_PRIORITY_NORMAL);
 80086e0:	2302      	movs	r3, #2
 80086e2:	2208      	movs	r2, #8
 80086e4:	4669      	mov	r1, sp
 80086e6:	4430      	add	r0, r6
 80086e8:	f7ff fdb8 	bl	800825c <CAN_SendMessage>
}
 80086ec:	b003      	add	sp, #12
 80086ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086f0:	ffff8000 	.word	0xffff8000
 80086f4:	200000c0 	.word	0x200000c0
 80086f8:	c2fc0000 	.word	0xc2fc0000
 80086fc:	20000cdc 	.word	0x20000cdc

08008700 <CellTemp_Init>:
{
 8008700:	b510      	push	{r4, lr}
    memset(&temp_state, 0, sizeof(temp_monitor_state_t));
 8008702:	f240 524c 	movw	r2, #1356	@ 0x54c
 8008706:	2100      	movs	r1, #0
 8008708:	481a      	ldr	r0, [pc, #104]	@ (8008774 <CellTemp_Init+0x74>)
 800870a:	f006 f932 	bl	800e972 <memset>
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 800870e:	2300      	movs	r3, #0
 8008710:	e019      	b.n	8008746 <CellTemp_Init+0x46>
        temp_state.thermistors[i].adc_index = i / MUX_CHANNELS;
 8008712:	4a18      	ldr	r2, [pc, #96]	@ (8008774 <CellTemp_Init+0x74>)
 8008714:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8008718:	00c8      	lsls	r0, r1, #3
 800871a:	1811      	adds	r1, r2, r0
 800871c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8008720:	f802 c000 	strb.w	ip, [r2, r0]
        temp_state.thermistors[i].mux_channel = i % MUX_CHANNELS;
 8008724:	f003 0007 	and.w	r0, r3, #7
 8008728:	7048      	strb	r0, [r1, #1]
        temp_state.thermistors[i].temperature = -127.0f; // Invalid temperature marker
 800872a:	4813      	ldr	r0, [pc, #76]	@ (8008778 <CellTemp_Init+0x78>)
 800872c:	6048      	str	r0, [r1, #4]
        temp_state.thermistors[i].raw_adc = 0;
 800872e:	2000      	movs	r0, #0
 8008730:	8108      	strh	r0, [r1, #8]
        temp_state.thermistors[i].last_read_time = 0;
 8008732:	60c8      	str	r0, [r1, #12]
        temp_state.thermistors[i].adc_accumulator = 0;
 8008734:	6108      	str	r0, [r1, #16]
        temp_state.thermistors[i].sample_count = 0;
 8008736:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 800873a:	ea4f 01cc 	mov.w	r1, ip, lsl #3
 800873e:	440a      	add	r2, r1
 8008740:	8290      	strh	r0, [r2, #20]
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008742:	3301      	adds	r3, #1
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b37      	cmp	r3, #55	@ 0x37
 8008748:	d9e3      	bls.n	8008712 <CellTemp_Init+0x12>
    HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 800874a:	4c0c      	ldr	r4, [pc, #48]	@ (800877c <CellTemp_Init+0x7c>)
 800874c:	2200      	movs	r2, #0
 800874e:	2102      	movs	r1, #2
 8008750:	4620      	mov	r0, r4
 8008752:	f003 fd65 	bl	800c220 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 8008756:	2200      	movs	r2, #0
 8008758:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800875c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008760:	f003 fd5e 	bl	800c220 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 8008764:	2200      	movs	r2, #0
 8008766:	2120      	movs	r1, #32
 8008768:	4620      	mov	r0, r4
 800876a:	f003 fd59 	bl	800c220 <HAL_GPIO_WritePin>
}
 800876e:	2000      	movs	r0, #0
 8008770:	bd10      	pop	{r4, pc}
 8008772:	bf00      	nop
 8008774:	200000c0 	.word	0x200000c0
 8008778:	c2fe0000 	.word	0xc2fe0000
 800877c:	48000400 	.word	0x48000400

08008780 <CellTemp_ReadADC>:
{
 8008780:	b510      	push	{r4, lr}
    if (CellTemp_ConfigureADCChannel(adc_channel) != HAL_OK) {
 8008782:	f7ff ff3f 	bl	8008604 <CellTemp_ConfigureADCChannel>
 8008786:	b110      	cbz	r0, 800878e <CellTemp_ReadADC+0xe>
        return 0;
 8008788:	2400      	movs	r4, #0
}
 800878a:	4620      	mov	r0, r4
 800878c:	bd10      	pop	{r4, pc}
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 800878e:	480b      	ldr	r0, [pc, #44]	@ (80087bc <CellTemp_ReadADC+0x3c>)
 8008790:	f002 fd24 	bl	800b1dc <HAL_ADC_Start>
 8008794:	b108      	cbz	r0, 800879a <CellTemp_ReadADC+0x1a>
    uint16_t adc_value = 0;
 8008796:	2400      	movs	r4, #0
 8008798:	e7f7      	b.n	800878a <CellTemp_ReadADC+0xa>
        if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800879a:	f04f 31ff 	mov.w	r1, #4294967295
 800879e:	4807      	ldr	r0, [pc, #28]	@ (80087bc <CellTemp_ReadADC+0x3c>)
 80087a0:	f002 f9b8 	bl	800ab14 <HAL_ADC_PollForConversion>
 80087a4:	b120      	cbz	r0, 80087b0 <CellTemp_ReadADC+0x30>
    uint16_t adc_value = 0;
 80087a6:	2400      	movs	r4, #0
        HAL_ADC_Stop(&hadc1);
 80087a8:	4804      	ldr	r0, [pc, #16]	@ (80087bc <CellTemp_ReadADC+0x3c>)
 80087aa:	f002 fda7 	bl	800b2fc <HAL_ADC_Stop>
 80087ae:	e7ec      	b.n	800878a <CellTemp_ReadADC+0xa>
            adc_value = HAL_ADC_GetValue(&hadc1);
 80087b0:	4802      	ldr	r0, [pc, #8]	@ (80087bc <CellTemp_ReadADC+0x3c>)
 80087b2:	f002 fa09 	bl	800abc8 <HAL_ADC_GetValue>
 80087b6:	b284      	uxth	r4, r0
 80087b8:	e7f6      	b.n	80087a8 <CellTemp_ReadADC+0x28>
 80087ba:	bf00      	nop
 80087bc:	20003d10 	.word	0x20003d10

080087c0 <CellTemp_SetMuxChannel>:
    if (channel > 7) {
 80087c0:	2807      	cmp	r0, #7
 80087c2:	d833      	bhi.n	800882c <CellTemp_SetMuxChannel+0x6c>
{
 80087c4:	b510      	push	{r4, lr}
 80087c6:	4604      	mov	r4, r0
    if (channel & 0x01) {
 80087c8:	f010 0f01 	tst.w	r0, #1
 80087cc:	d01a      	beq.n	8008804 <CellTemp_SetMuxChannel+0x44>
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_SET);
 80087ce:	2201      	movs	r2, #1
 80087d0:	2102      	movs	r1, #2
 80087d2:	4817      	ldr	r0, [pc, #92]	@ (8008830 <CellTemp_SetMuxChannel+0x70>)
 80087d4:	f003 fd24 	bl	800c220 <HAL_GPIO_WritePin>
    if (channel & 0x02) {
 80087d8:	f014 0f02 	tst.w	r4, #2
 80087dc:	d018      	beq.n	8008810 <CellTemp_SetMuxChannel+0x50>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_SET);
 80087de:	2201      	movs	r2, #1
 80087e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80087e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80087e8:	f003 fd1a 	bl	800c220 <HAL_GPIO_WritePin>
    if (channel & 0x04) {
 80087ec:	f014 0f04 	tst.w	r4, #4
 80087f0:	d016      	beq.n	8008820 <CellTemp_SetMuxChannel+0x60>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_SET);
 80087f2:	2201      	movs	r2, #1
 80087f4:	2120      	movs	r1, #32
 80087f6:	480e      	ldr	r0, [pc, #56]	@ (8008830 <CellTemp_SetMuxChannel+0x70>)
 80087f8:	f003 fd12 	bl	800c220 <HAL_GPIO_WritePin>
    osDelay(2);
 80087fc:	2002      	movs	r0, #2
 80087fe:	f000 fa81 	bl	8008d04 <osDelay>
}
 8008802:	bd10      	pop	{r4, pc}
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 8008804:	2200      	movs	r2, #0
 8008806:	2102      	movs	r1, #2
 8008808:	4809      	ldr	r0, [pc, #36]	@ (8008830 <CellTemp_SetMuxChannel+0x70>)
 800880a:	f003 fd09 	bl	800c220 <HAL_GPIO_WritePin>
 800880e:	e7e3      	b.n	80087d8 <CellTemp_SetMuxChannel+0x18>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 8008810:	2200      	movs	r2, #0
 8008812:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800881a:	f003 fd01 	bl	800c220 <HAL_GPIO_WritePin>
 800881e:	e7e5      	b.n	80087ec <CellTemp_SetMuxChannel+0x2c>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 8008820:	2200      	movs	r2, #0
 8008822:	2120      	movs	r1, #32
 8008824:	4802      	ldr	r0, [pc, #8]	@ (8008830 <CellTemp_SetMuxChannel+0x70>)
 8008826:	f003 fcfb 	bl	800c220 <HAL_GPIO_WritePin>
 800882a:	e7e7      	b.n	80087fc <CellTemp_SetMuxChannel+0x3c>
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	48000400 	.word	0x48000400

08008834 <CellTemp_CalculateTemperature>:
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8008834:	ee07 0a90 	vmov	s15, r0
 8008838:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800883c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80088e4 <CellTemp_CalculateTemperature+0xb0>
 8008840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008844:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80088e8 <CellTemp_CalculateTemperature+0xb4>
 8008848:	ee67 7a87 	vmul.f32	s15, s15, s14
    if (adc_value < 10) {  // Less than ~8mV indicates disconnected sensor
 800884c:	2809      	cmp	r0, #9
 800884e:	d940      	bls.n	80088d2 <CellTemp_CalculateTemperature+0x9e>
    if (voltage >= 3.29f) {  // Close to 3.3V limit, very high resistance (cold)
 8008850:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80088ec <CellTemp_CalculateTemperature+0xb8>
 8008854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885c:	da36      	bge.n	80088cc <CellTemp_CalculateTemperature+0x98>
        r_thermistor = (voltage * PULLUP_RESISTOR) / (ADC_VREF - voltage);
 800885e:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80088f0 <CellTemp_CalculateTemperature+0xbc>
 8008862:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008866:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80088e8 <CellTemp_CalculateTemperature+0xb4>
 800886a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800886e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    if (r_thermistor <= 0) {
 8008872:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800887a:	d92d      	bls.n	80088d8 <CellTemp_CalculateTemperature+0xa4>
{
 800887c:	b508      	push	{r3, lr}
    float ln_ratio = logf(r_thermistor / THERMISTOR_R25);
 800887e:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 80088f0 <CellTemp_CalculateTemperature+0xbc>
 8008882:	ee87 0a00 	vdiv.f32	s0, s14, s0
 8008886:	f006 f8b5 	bl	800e9f4 <logf>
    float temp_kelvin = 1.0f / ((1.0f / REFERENCE_TEMP_K) + (ln_ratio / THERMISTOR_B_VALUE));
 800888a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80088f4 <CellTemp_CalculateTemperature+0xc0>
 800888e:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8008892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80088f8 <CellTemp_CalculateTemperature+0xc4>
 8008896:	ee77 7a87 	vadd.f32	s15, s15, s14
 800889a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800889e:	ee87 0a27 	vdiv.f32	s0, s14, s15
    float temp_celsius = temp_kelvin - 273.15f;
 80088a2:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80088fc <CellTemp_CalculateTemperature+0xc8>
 80088a6:	ee30 0a67 	vsub.f32	s0, s0, s15
    if (temp_celsius < -40.0f) {
 80088aa:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008900 <CellTemp_CalculateTemperature+0xcc>
 80088ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80088b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088b6:	d412      	bmi.n	80088de <CellTemp_CalculateTemperature+0xaa>
    } else if (temp_celsius > 125.0f) {
 80088b8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8008904 <CellTemp_CalculateTemperature+0xd0>
 80088bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80088c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088c4:	dd0d      	ble.n	80088e2 <CellTemp_CalculateTemperature+0xae>
        temp_celsius = 125.0f;
 80088c6:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8008904 <CellTemp_CalculateTemperature+0xd0>
 80088ca:	e00a      	b.n	80088e2 <CellTemp_CalculateTemperature+0xae>
        r_thermistor = PULLUP_RESISTOR * 100.0f;  // Assume very high resistance
 80088cc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008908 <CellTemp_CalculateTemperature+0xd4>
 80088d0:	e7d4      	b.n	800887c <CellTemp_CalculateTemperature+0x48>
        return -127.0f;  // Return obvious error value
 80088d2:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 800890c <CellTemp_CalculateTemperature+0xd8>
 80088d6:	4770      	bx	lr
        return 125.0f; // Return maximum temperature for very low resistance
 80088d8:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8008904 <CellTemp_CalculateTemperature+0xd0>
}
 80088dc:	4770      	bx	lr
        temp_celsius = -40.0f;
 80088de:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008900 <CellTemp_CalculateTemperature+0xcc>
}
 80088e2:	bd08      	pop	{r3, pc}
 80088e4:	457ff000 	.word	0x457ff000
 80088e8:	40533333 	.word	0x40533333
 80088ec:	40528f5c 	.word	0x40528f5c
 80088f0:	461c4000 	.word	0x461c4000
 80088f4:	45866000 	.word	0x45866000
 80088f8:	3b5bcf0f 	.word	0x3b5bcf0f
 80088fc:	43889333 	.word	0x43889333
 8008900:	c2200000 	.word	0xc2200000
 8008904:	42fa0000 	.word	0x42fa0000
 8008908:	49742400 	.word	0x49742400
 800890c:	c2fe0000 	.word	0xc2fe0000

08008910 <CellTemp_MonitorTask>:
{
 8008910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (CellTemp_Init() != HAL_OK) {
 8008914:	f7ff fef4 	bl	8008700 <CellTemp_Init>
 8008918:	4607      	mov	r7, r0
 800891a:	2800      	cmp	r0, #0
 800891c:	f000 80ca 	beq.w	8008ab4 <CellTemp_MonitorTask+0x1a4>
            osDelay(1000);  // Wait 1 second (1000 ticks at 1ms tick rate)
 8008920:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008924:	f000 f9ee 	bl	8008d04 <osDelay>
        while(1) {
 8008928:	e7fa      	b.n	8008920 <CellTemp_MonitorTask+0x10>
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 800892a:	3401      	adds	r4, #1
 800892c:	b2e4      	uxtb	r4, r4
 800892e:	2c06      	cmp	r4, #6
 8008930:	d813      	bhi.n	800895a <CellTemp_MonitorTask+0x4a>
            if (CellTemp_IsADCEnabled(adc)) {
 8008932:	4620      	mov	r0, r4
 8008934:	f7ff fe5c 	bl	80085f0 <CellTemp_IsADCEnabled>
 8008938:	2800      	cmp	r0, #0
 800893a:	d0f6      	beq.n	800892a <CellTemp_MonitorTask+0x1a>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 800893c:	00e3      	lsls	r3, r4, #3
 800893e:	b2db      	uxtb	r3, r3
 8008940:	4a9c      	ldr	r2, [pc, #624]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008942:	f892 1541 	ldrb.w	r1, [r2, #1345]	@ 0x541
 8008946:	440b      	add	r3, r1
 8008948:	b2db      	uxtb	r3, r3
                temp_state.thermistors[therm_idx].adc_accumulator = 0;
 800894a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800894e:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8008952:	2000      	movs	r0, #0
 8008954:	6108      	str	r0, [r1, #16]
                temp_state.thermistors[therm_idx].sample_count = 0;
 8008956:	8288      	strh	r0, [r1, #20]
 8008958:	e7e7      	b.n	800892a <CellTemp_MonitorTask+0x1a>
        for (uint16_t sample = 0; sample < TEMP_SAMPLES_PER_MUX; sample++) {
 800895a:	2600      	movs	r6, #0
 800895c:	e02b      	b.n	80089b6 <CellTemp_MonitorTask+0xa6>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 800895e:	3401      	adds	r4, #1
 8008960:	b2e4      	uxtb	r4, r4
 8008962:	2c06      	cmp	r4, #6
 8008964:	d822      	bhi.n	80089ac <CellTemp_MonitorTask+0x9c>
                if (CellTemp_IsADCEnabled(adc)) {
 8008966:	4620      	mov	r0, r4
 8008968:	f7ff fe42 	bl	80085f0 <CellTemp_IsADCEnabled>
 800896c:	2800      	cmp	r0, #0
 800896e:	d0f6      	beq.n	800895e <CellTemp_MonitorTask+0x4e>
                    uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 8008970:	00e5      	lsls	r5, r4, #3
 8008972:	b2ed      	uxtb	r5, r5
 8008974:	4b8f      	ldr	r3, [pc, #572]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008976:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 800897a:	441d      	add	r5, r3
 800897c:	b2ed      	uxtb	r5, r5
                    uint16_t adc_value = CellTemp_ReadADC(adc_channels[adc]);
 800897e:	4b8e      	ldr	r3, [pc, #568]	@ (8008bb8 <CellTemp_MonitorTask+0x2a8>)
 8008980:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008984:	f7ff fefc 	bl	8008780 <CellTemp_ReadADC>
                    if (adc_value >= 10) {  // Valid reading threshold
 8008988:	2809      	cmp	r0, #9
 800898a:	d9e8      	bls.n	800895e <CellTemp_MonitorTask+0x4e>
                        therm->adc_accumulator += adc_value;
 800898c:	4a89      	ldr	r2, [pc, #548]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 800898e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8008992:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008996:	6919      	ldr	r1, [r3, #16]
 8008998:	4408      	add	r0, r1
 800899a:	6118      	str	r0, [r3, #16]
                        therm->sample_count++;
 800899c:	8a9b      	ldrh	r3, [r3, #20]
 800899e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089a2:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80089a6:	3301      	adds	r3, #1
 80089a8:	8293      	strh	r3, [r2, #20]
 80089aa:	e7d8      	b.n	800895e <CellTemp_MonitorTask+0x4e>
            osDelay(TEMP_SAMPLE_INTERVAL_MS);
 80089ac:	200a      	movs	r0, #10
 80089ae:	f000 f9a9 	bl	8008d04 <osDelay>
        for (uint16_t sample = 0; sample < TEMP_SAMPLES_PER_MUX; sample++) {
 80089b2:	3601      	adds	r6, #1
 80089b4:	b2b6      	uxth	r6, r6
 80089b6:	2e0b      	cmp	r6, #11
 80089b8:	d801      	bhi.n	80089be <CellTemp_MonitorTask+0xae>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 80089ba:	463c      	mov	r4, r7
 80089bc:	e7d1      	b.n	8008962 <CellTemp_MonitorTask+0x52>
        uint32_t current_time = osKernelGetTickCount();
 80089be:	f000 f93d 	bl	8008c3c <osKernelGetTickCount>
 80089c2:	4606      	mov	r6, r0
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 80089c4:	463c      	mov	r4, r7
 80089c6:	e026      	b.n	8008a16 <CellTemp_MonitorTask+0x106>
                            ErrorMgr_SetError(ERROR_OVER_TEMP);
 80089c8:	2001      	movs	r0, #1
 80089ca:	f000 fc49 	bl	8009260 <ErrorMgr_SetError>
 80089ce:	e020      	b.n	8008a12 <CellTemp_MonitorTask+0x102>
                        ErrorMgr_SetError(ERROR_TEMP_SENSOR_FAULT);
 80089d0:	2004      	movs	r0, #4
 80089d2:	f000 fc45 	bl	8009260 <ErrorMgr_SetError>
 80089d6:	e01c      	b.n	8008a12 <CellTemp_MonitorTask+0x102>
                    therm->raw_adc = 0;
 80089d8:	4b76      	ldr	r3, [pc, #472]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 80089da:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 80089de:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80089e2:	2100      	movs	r1, #0
 80089e4:	8111      	strh	r1, [r2, #8]
                    therm->temperature = -127.0f;
 80089e6:	4613      	mov	r3, r2
 80089e8:	4a74      	ldr	r2, [pc, #464]	@ (8008bbc <CellTemp_MonitorTask+0x2ac>)
 80089ea:	605a      	str	r2, [r3, #4]
                    ErrorMgr_SetError(ERROR_TEMP_SENSOR_FAULT);
 80089ec:	2004      	movs	r0, #4
 80089ee:	f000 fc37 	bl	8009260 <ErrorMgr_SetError>
 80089f2:	e00e      	b.n	8008a12 <CellTemp_MonitorTask+0x102>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 80089f4:	00e3      	lsls	r3, r4, #3
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	4a6e      	ldr	r2, [pc, #440]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 80089fa:	f892 1541 	ldrb.w	r1, [r2, #1345]	@ 0x541
 80089fe:	440b      	add	r3, r1
 8008a00:	b2db      	uxtb	r3, r3
                temp_state.thermistors[therm_idx].temperature = -127.0f;
 8008a02:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8008a06:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8008a0a:	486c      	ldr	r0, [pc, #432]	@ (8008bbc <CellTemp_MonitorTask+0x2ac>)
 8008a0c:	6048      	str	r0, [r1, #4]
                temp_state.thermistors[therm_idx].raw_adc = 0;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	810b      	strh	r3, [r1, #8]
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008a12:	3401      	adds	r4, #1
 8008a14:	b2e4      	uxtb	r4, r4
 8008a16:	2c06      	cmp	r4, #6
 8008a18:	d83c      	bhi.n	8008a94 <CellTemp_MonitorTask+0x184>
            if (CellTemp_IsADCEnabled(adc)) {
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f7ff fde8 	bl	80085f0 <CellTemp_IsADCEnabled>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d0e7      	beq.n	80089f4 <CellTemp_MonitorTask+0xe4>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 8008a24:	00e5      	lsls	r5, r4, #3
 8008a26:	b2ed      	uxtb	r5, r5
 8008a28:	4b62      	ldr	r3, [pc, #392]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008a2a:	f893 2541 	ldrb.w	r2, [r3, #1345]	@ 0x541
 8008a2e:	4415      	add	r5, r2
 8008a30:	b2ed      	uxtb	r5, r5
                if (therm->sample_count > 0) {
 8008a32:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8008a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a3a:	8a9b      	ldrh	r3, [r3, #20]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0cb      	beq.n	80089d8 <CellTemp_MonitorTask+0xc8>
                    therm->raw_adc = (uint16_t)(therm->adc_accumulator / therm->sample_count);
 8008a40:	f8df 9170 	ldr.w	r9, [pc, #368]	@ 8008bb4 <CellTemp_MonitorTask+0x2a4>
 8008a44:	eb09 08c2 	add.w	r8, r9, r2, lsl #3
 8008a48:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8008a4c:	fbb0 f0f3 	udiv	r0, r0, r3
 8008a50:	b280      	uxth	r0, r0
 8008a52:	f8a8 0008 	strh.w	r0, [r8, #8]
                    therm->temperature = CellTemp_CalculateTemperature(therm->raw_adc);
 8008a56:	f7ff feed 	bl	8008834 <CellTemp_CalculateTemperature>
 8008a5a:	ed88 0a01 	vstr	s0, [r8, #4]
                    therm->last_read_time = current_time;
 8008a5e:	f8c8 600c 	str.w	r6, [r8, #12]
                    if (therm->temperature > -126.0f) {  // Valid temperature reading
 8008a62:	eddf 7a57 	vldr	s15, [pc, #348]	@ 8008bc0 <CellTemp_MonitorTask+0x2b0>
 8008a66:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a6e:	ddaf      	ble.n	80089d0 <CellTemp_MonitorTask+0xc0>
                        if (therm->temperature > TEMP_MAX_CELSIUS) {
 8008a70:	eddf 7a54 	vldr	s15, [pc, #336]	@ 8008bc4 <CellTemp_MonitorTask+0x2b4>
 8008a74:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7c:	dca4      	bgt.n	80089c8 <CellTemp_MonitorTask+0xb8>
                        } else if (therm->temperature < TEMP_MIN_CELSIUS) {
 8008a7e:	eefb 7a04 	vmov.f32	s15, #180	@ 0xc1a00000 -20.0
 8008a82:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a8a:	d5c2      	bpl.n	8008a12 <CellTemp_MonitorTask+0x102>
                            ErrorMgr_SetError(ERROR_UNDER_TEMP);
 8008a8c:	2002      	movs	r0, #2
 8008a8e:	f000 fbe7 	bl	8009260 <ErrorMgr_SetError>
 8008a92:	e7be      	b.n	8008a12 <CellTemp_MonitorTask+0x102>
        if (temp_state.current_mux == 3 || temp_state.current_mux == 7) {
 8008a94:	4b47      	ldr	r3, [pc, #284]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008a96:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 8008a9a:	2b03      	cmp	r3, #3
 8008a9c:	d039      	beq.n	8008b12 <CellTemp_MonitorTask+0x202>
 8008a9e:	2b07      	cmp	r3, #7
 8008aa0:	d039      	beq.n	8008b16 <CellTemp_MonitorTask+0x206>
        temp_state.current_mux++;
 8008aa2:	4a44      	ldr	r2, [pc, #272]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008aa4:	f892 3541 	ldrb.w	r3, [r2, #1345]	@ 0x541
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	f882 3541 	strb.w	r3, [r2, #1345]	@ 0x541
        if (temp_state.current_mux >= MUX_CHANNELS) {
 8008ab0:	2b07      	cmp	r3, #7
 8008ab2:	d832      	bhi.n	8008b1a <CellTemp_MonitorTask+0x20a>
        CellTemp_SetMuxChannel(temp_state.current_mux);
 8008ab4:	4b3f      	ldr	r3, [pc, #252]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008ab6:	f893 0541 	ldrb.w	r0, [r3, #1345]	@ 0x541
 8008aba:	f7ff fe81 	bl	80087c0 <CellTemp_SetMuxChannel>
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008abe:	463c      	mov	r4, r7
 8008ac0:	e735      	b.n	800892e <CellTemp_MonitorTask+0x1e>
                        uint8_t msg_idx = adc * 2;
 8008ac2:	0060      	lsls	r0, r4, #1
                        uint8_t start_therm_idx = adc * MUX_CHANNELS;
 8008ac4:	00e1      	lsls	r1, r4, #3
                        CellTemp_SendTemperatureMessage(msg_idx, start_therm_idx);
 8008ac6:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 8008aca:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
 8008ace:	f7ff fdb5 	bl	800863c <CellTemp_SendTemperatureMessage>
                        osDelay(2); // Small delay between messages
 8008ad2:	2002      	movs	r0, #2
 8008ad4:	f000 f916 	bl	8008d04 <osDelay>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008ad8:	3401      	adds	r4, #1
 8008ada:	b2e4      	uxtb	r4, r4
 8008adc:	2c06      	cmp	r4, #6
 8008ade:	d8e0      	bhi.n	8008aa2 <CellTemp_MonitorTask+0x192>
                if (CellTemp_IsADCEnabled(adc)) {
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f7ff fd85 	bl	80085f0 <CellTemp_IsADCEnabled>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d0f6      	beq.n	8008ad8 <CellTemp_MonitorTask+0x1c8>
                    if (temp_state.current_mux == 3) {
 8008aea:	4b32      	ldr	r3, [pc, #200]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008aec:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 8008af0:	2b03      	cmp	r3, #3
 8008af2:	d0e6      	beq.n	8008ac2 <CellTemp_MonitorTask+0x1b2>
                        uint8_t msg_idx = adc * 2 + 1;
 8008af4:	0060      	lsls	r0, r4, #1
 8008af6:	b2c0      	uxtb	r0, r0
 8008af8:	3001      	adds	r0, #1
                        uint8_t start_therm_idx = adc * MUX_CHANNELS + 4;
 8008afa:	00e1      	lsls	r1, r4, #3
 8008afc:	b2c9      	uxtb	r1, r1
 8008afe:	3104      	adds	r1, #4
                        CellTemp_SendTemperatureMessage(msg_idx, start_therm_idx);
 8008b00:	f001 01fc 	and.w	r1, r1, #252	@ 0xfc
 8008b04:	b2c0      	uxtb	r0, r0
 8008b06:	f7ff fd99 	bl	800863c <CellTemp_SendTemperatureMessage>
                        osDelay(2); // Small delay between messages
 8008b0a:	2002      	movs	r0, #2
 8008b0c:	f000 f8fa 	bl	8008d04 <osDelay>
 8008b10:	e7e2      	b.n	8008ad8 <CellTemp_MonitorTask+0x1c8>
 8008b12:	463c      	mov	r4, r7
 8008b14:	e7e2      	b.n	8008adc <CellTemp_MonitorTask+0x1cc>
 8008b16:	463c      	mov	r4, r7
 8008b18:	e7e0      	b.n	8008adc <CellTemp_MonitorTask+0x1cc>
            temp_state.current_mux = 0;
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 2541 	strb.w	r2, [r3, #1345]	@ 0x541
            temp_state.cycle_count++;
 8008b22:	f8d3 2544 	ldr.w	r2, [r3, #1348]	@ 0x544
 8008b26:	3201      	adds	r2, #1
 8008b28:	f8c3 2544 	str.w	r2, [r3, #1348]	@ 0x544
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b2c:	463c      	mov	r4, r7
            uint8_t any_sensor_fault = 0;
 8008b2e:	463d      	mov	r5, r7
            uint8_t any_under_temp = 0;
 8008b30:	46b8      	mov	r8, r7
            uint8_t any_over_temp = 0;
 8008b32:	463e      	mov	r6, r7
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b34:	e002      	b.n	8008b3c <CellTemp_MonitorTask+0x22c>
                        any_sensor_fault = 1;
 8008b36:	2501      	movs	r5, #1
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b38:	3401      	adds	r4, #1
 8008b3a:	b2e4      	uxtb	r4, r4
 8008b3c:	2c37      	cmp	r4, #55	@ 0x37
 8008b3e:	d826      	bhi.n	8008b8e <CellTemp_MonitorTask+0x27e>
                if (CellTemp_IsADCEnabled(therm_adc)) {
 8008b40:	f3c4 00c7 	ubfx	r0, r4, #3, #8
 8008b44:	f7ff fd54 	bl	80085f0 <CellTemp_IsADCEnabled>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d0f5      	beq.n	8008b38 <CellTemp_MonitorTask+0x228>
                    float temp = temp_state.thermistors[i].temperature;
 8008b4c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8008b50:	4b18      	ldr	r3, [pc, #96]	@ (8008bb4 <CellTemp_MonitorTask+0x2a4>)
 8008b52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b56:	edd3 7a01 	vldr	s15, [r3, #4]
                    if (temp <= -126.0f) {
 8008b5a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008bc0 <CellTemp_MonitorTask+0x2b0>
 8008b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b66:	d9e6      	bls.n	8008b36 <CellTemp_MonitorTask+0x226>
                    } else if (temp > TEMP_MAX_CELSIUS) {
 8008b68:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8008bc4 <CellTemp_MonitorTask+0x2b4>
 8008b6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b74:	dc09      	bgt.n	8008b8a <CellTemp_MonitorTask+0x27a>
                    } else if (temp < TEMP_MIN_CELSIUS) {
 8008b76:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8008b7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b82:	d5d9      	bpl.n	8008b38 <CellTemp_MonitorTask+0x228>
                        any_under_temp = 1;
 8008b84:	f04f 0801 	mov.w	r8, #1
 8008b88:	e7d6      	b.n	8008b38 <CellTemp_MonitorTask+0x228>
                        any_over_temp = 1;
 8008b8a:	2601      	movs	r6, #1
 8008b8c:	e7d4      	b.n	8008b38 <CellTemp_MonitorTask+0x228>
            if (!any_over_temp) {
 8008b8e:	b146      	cbz	r6, 8008ba2 <CellTemp_MonitorTask+0x292>
            if (!any_under_temp) {
 8008b90:	f1b8 0f00 	cmp.w	r8, #0
 8008b94:	d009      	beq.n	8008baa <CellTemp_MonitorTask+0x29a>
            if (!any_sensor_fault) {
 8008b96:	2d00      	cmp	r5, #0
 8008b98:	d18c      	bne.n	8008ab4 <CellTemp_MonitorTask+0x1a4>
                ErrorMgr_ClearError(ERROR_TEMP_SENSOR_FAULT);
 8008b9a:	2004      	movs	r0, #4
 8008b9c:	f000 fb86 	bl	80092ac <ErrorMgr_ClearError>
 8008ba0:	e788      	b.n	8008ab4 <CellTemp_MonitorTask+0x1a4>
                ErrorMgr_ClearError(ERROR_OVER_TEMP);
 8008ba2:	2001      	movs	r0, #1
 8008ba4:	f000 fb82 	bl	80092ac <ErrorMgr_ClearError>
 8008ba8:	e7f2      	b.n	8008b90 <CellTemp_MonitorTask+0x280>
                ErrorMgr_ClearError(ERROR_UNDER_TEMP);
 8008baa:	2002      	movs	r0, #2
 8008bac:	f000 fb7e 	bl	80092ac <ErrorMgr_ClearError>
 8008bb0:	e7f1      	b.n	8008b96 <CellTemp_MonitorTask+0x286>
 8008bb2:	bf00      	nop
 8008bb4:	200000c0 	.word	0x200000c0
 8008bb8:	0800ec88 	.word	0x0800ec88
 8008bbc:	c2fe0000 	.word	0xc2fe0000
 8008bc0:	c2fc0000 	.word	0xc2fc0000
 8008bc4:	42700000 	.word	0x42700000

08008bc8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008bc8:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8008bca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008bce:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008bd0:	f005 fb7a 	bl	800e2c8 <xTaskGetSchedulerState>
 8008bd4:	2801      	cmp	r0, #1
 8008bd6:	d100      	bne.n	8008bda <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8008bd8:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 8008bda:	f001 f873 	bl	8009cc4 <xPortSysTickHandler>
}
 8008bde:	e7fb      	b.n	8008bd8 <SysTick_Handler+0x10>

08008be0 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008be0:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008be4:	b92b      	cbnz	r3, 8008bf2 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8008be6:	4b06      	ldr	r3, [pc, #24]	@ (8008c00 <osKernelInitialize+0x20>)
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	b928      	cbnz	r0, 8008bf8 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008bec:	2201      	movs	r2, #1
 8008bee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008bf0:	4770      	bx	lr
    stat = osErrorISR;
 8008bf2:	f06f 0005 	mvn.w	r0, #5
 8008bf6:	4770      	bx	lr
    } else {
      stat = osError;
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	20000cc4 	.word	0x20000cc4

08008c04 <osKernelStart>:
 8008c04:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c08:	b973      	cbnz	r3, 8008c28 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8008c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c34 <osKernelStart+0x30>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d10d      	bne.n	8008c2e <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 8008c12:	b510      	push	{r4, lr}
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c14:	2400      	movs	r4, #0
 8008c16:	4b08      	ldr	r3, [pc, #32]	@ (8008c38 <osKernelStart+0x34>)
 8008c18:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008c1a:	4b06      	ldr	r3, [pc, #24]	@ (8008c34 <osKernelStart+0x30>)
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008c20:	f005 f8a0 	bl	800dd64 <vTaskStartScheduler>
      stat = osOK;
 8008c24:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8008c26:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8008c28:	f06f 0005 	mvn.w	r0, #5
 8008c2c:	4770      	bx	lr
      stat = osError;
 8008c2e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008c32:	4770      	bx	lr
 8008c34:	20000cc4 	.word	0x20000cc4
 8008c38:	e000ed00 	.word	0xe000ed00

08008c3c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008c3c:	b508      	push	{r3, lr}
 8008c3e:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 8008c42:	b113      	cbz	r3, 8008c4a <osKernelGetTickCount+0xe>
    ticks = xTaskGetTickCountFromISR();
 8008c44:	f005 f8e8 	bl	800de18 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
  }

  return (ticks);
}
 8008c48:	bd08      	pop	{r3, pc}
    ticks = xTaskGetTickCount();
 8008c4a:	f005 f8df 	bl	800de0c <xTaskGetTickCount>
  return (ticks);
 8008c4e:	e7fb      	b.n	8008c48 <osKernelGetTickCount+0xc>

08008c50 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c52:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008c54:	2400      	movs	r4, #0
 8008c56:	9405      	str	r4, [sp, #20]
 8008c58:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008c5c:	bb04      	cbnz	r4, 8008ca0 <osThreadNew+0x50>
 8008c5e:	b1f8      	cbz	r0, 8008ca0 <osThreadNew+0x50>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8008c60:	2a00      	cmp	r2, #0
 8008c62:	d034      	beq.n	8008cce <osThreadNew+0x7e>
      if (attr->name != NULL) {
 8008c64:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8008c66:	6993      	ldr	r3, [r2, #24]
 8008c68:	b12b      	cbz	r3, 8008c76 <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 8008c6a:	461e      	mov	r6, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	2b37      	cmp	r3, #55	@ 0x37
 8008c70:	d902      	bls.n	8008c78 <osThreadNew+0x28>
        return (NULL);
 8008c72:	2000      	movs	r0, #0
 8008c74:	e015      	b.n	8008ca2 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;
 8008c76:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008c78:	6853      	ldr	r3, [r2, #4]
 8008c7a:	f013 0f01 	tst.w	r3, #1
 8008c7e:	d13f      	bne.n	8008d00 <osThreadNew+0xb0>
      }

      if (attr->stack_size > 0U) {
 8008c80:	6954      	ldr	r4, [r2, #20]
 8008c82:	b184      	cbz	r4, 8008ca6 <osThreadNew+0x56>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008c84:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c88:	6893      	ldr	r3, [r2, #8]
 8008c8a:	b12b      	cbz	r3, 8008c98 <osThreadNew+0x48>
 8008c8c:	68d7      	ldr	r7, [r2, #12]
 8008c8e:	2f5b      	cmp	r7, #91	@ 0x5b
 8008c90:	d902      	bls.n	8008c98 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c92:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c94:	b107      	cbz	r7, 8008c98 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c96:	b984      	cbnz	r4, 8008cba <osThreadNew+0x6a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008c98:	b143      	cbz	r3, 8008cac <osThreadNew+0x5c>
    mem  = -1;
 8008c9a:	f04f 33ff 	mov.w	r3, #4294967295
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8008c9e:	b30b      	cbz	r3, 8008ce4 <osThreadNew+0x94>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008ca0:	9805      	ldr	r0, [sp, #20]
}
 8008ca2:	b007      	add	sp, #28
 8008ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8008ca6:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 8008caa:	e7ed      	b.n	8008c88 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008cac:	68d3      	ldr	r3, [r2, #12]
 8008cae:	b9a3      	cbnz	r3, 8008cda <osThreadNew+0x8a>
 8008cb0:	6913      	ldr	r3, [r2, #16]
 8008cb2:	b1ab      	cbz	r3, 8008ce0 <osThreadNew+0x90>
    mem  = -1;
 8008cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cb8:	e7f1      	b.n	8008c9e <osThreadNew+0x4e>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008cba:	9302      	str	r3, [sp, #8]
 8008cbc:	9701      	str	r7, [sp, #4]
 8008cbe:	9600      	str	r6, [sp, #0]
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	4662      	mov	r2, ip
 8008cc4:	4629      	mov	r1, r5
 8008cc6:	f004 ffdf 	bl	800dc88 <xTaskCreateStatic>
 8008cca:	9005      	str	r0, [sp, #20]
 8008ccc:	e7e8      	b.n	8008ca0 <osThreadNew+0x50>
    name = NULL;
 8008cce:	4615      	mov	r5, r2
      mem = 0;
 8008cd0:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8008cd2:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 8008cd4:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 8008cd8:	e7e1      	b.n	8008c9e <osThreadNew+0x4e>
    mem  = -1;
 8008cda:	f04f 33ff 	mov.w	r3, #4294967295
 8008cde:	e7de      	b.n	8008c9e <osThreadNew+0x4e>
          mem = 0;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	e7dc      	b.n	8008c9e <osThreadNew+0x4e>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008ce4:	ab05      	add	r3, sp, #20
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	9600      	str	r6, [sp, #0]
 8008cea:	460b      	mov	r3, r1
 8008cec:	fa1f f28c 	uxth.w	r2, ip
 8008cf0:	4629      	mov	r1, r5
 8008cf2:	f005 f804 	bl	800dcfe <xTaskCreate>
 8008cf6:	2801      	cmp	r0, #1
 8008cf8:	d0d2      	beq.n	8008ca0 <osThreadNew+0x50>
            hTask = NULL;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	9305      	str	r3, [sp, #20]
 8008cfe:	e7cf      	b.n	8008ca0 <osThreadNew+0x50>
        return (NULL);
 8008d00:	2000      	movs	r0, #0
 8008d02:	e7ce      	b.n	8008ca2 <osThreadNew+0x52>

08008d04 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008d04:	b508      	push	{r3, lr}
 8008d06:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d0a:	b933      	cbnz	r3, 8008d1a <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8008d0c:	b908      	cbnz	r0, 8008d12 <osDelay+0xe>
    stat = osOK;
 8008d0e:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8008d10:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8008d12:	f005 f991 	bl	800e038 <vTaskDelay>
    stat = osOK;
 8008d16:	2000      	movs	r0, #0
 8008d18:	e7fa      	b.n	8008d10 <osDelay+0xc>
    stat = osErrorISR;
 8008d1a:	f06f 0005 	mvn.w	r0, #5
 8008d1e:	e7f7      	b.n	8008d10 <osDelay+0xc>

08008d20 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008d20:	b570      	push	{r4, r5, r6, lr}
 8008d22:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8008d26:	2e00      	cmp	r6, #0
 8008d28:	d13e      	bne.n	8008da8 <osMutexNew+0x88>
 8008d2a:	4604      	mov	r4, r0
    if (attr != NULL) {
 8008d2c:	b308      	cbz	r0, 8008d72 <osMutexNew+0x52>
      type = attr->attr_bits;
 8008d2e:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008d30:	f013 0601 	ands.w	r6, r3, #1
 8008d34:	d000      	beq.n	8008d38 <osMutexNew+0x18>
      rmtx = 1U;
 8008d36:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008d38:	f013 0f08 	tst.w	r3, #8
 8008d3c:	d137      	bne.n	8008dae <osMutexNew+0x8e>
      mem = -1;

      if (attr != NULL) {
 8008d3e:	b354      	cbz	r4, 8008d96 <osMutexNew+0x76>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008d40:	68a1      	ldr	r1, [r4, #8]
 8008d42:	b111      	cbz	r1, 8008d4a <osMutexNew+0x2a>
 8008d44:	68e3      	ldr	r3, [r4, #12]
 8008d46:	2b4f      	cmp	r3, #79	@ 0x4f
 8008d48:	d81a      	bhi.n	8008d80 <osMutexNew+0x60>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008d4a:	b1a1      	cbz	r1, 8008d76 <osMutexNew+0x56>
      mem = -1;
 8008d4c:	f04f 33ff 	mov.w	r3, #4294967295
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008d50:	bb7b      	cbnz	r3, 8008db2 <osMutexNew+0x92>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008d52:	b326      	cbz	r6, 8008d9e <osMutexNew+0x7e>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008d54:	2004      	movs	r0, #4
 8008d56:	f001 fad2 	bl	800a2fe <xQueueCreateMutex>
 8008d5a:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008d5c:	b32d      	cbz	r5, 8008daa <osMutexNew+0x8a>
        if (attr != NULL) {
 8008d5e:	b104      	cbz	r4, 8008d62 <osMutexNew+0x42>
          name = attr->name;
 8008d60:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8008d62:	4621      	mov	r1, r4
 8008d64:	4628      	mov	r0, r5
 8008d66:	f001 fd65 	bl	800a834 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008d6a:	b1f6      	cbz	r6, 8008daa <osMutexNew+0x8a>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008d6c:	f045 0501 	orr.w	r5, r5, #1
 8008d70:	e01b      	b.n	8008daa <osMutexNew+0x8a>
      type = 0U;
 8008d72:	4633      	mov	r3, r6
 8008d74:	e7e0      	b.n	8008d38 <osMutexNew+0x18>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008d76:	68e3      	ldr	r3, [r4, #12]
 8008d78:	b17b      	cbz	r3, 8008d9a <osMutexNew+0x7a>
      mem = -1;
 8008d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d7e:	e7e7      	b.n	8008d50 <osMutexNew+0x30>
          if (rmtx != 0U) {
 8008d80:	b126      	cbz	r6, 8008d8c <osMutexNew+0x6c>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008d82:	2004      	movs	r0, #4
 8008d84:	f001 fac6 	bl	800a314 <xQueueCreateMutexStatic>
 8008d88:	4605      	mov	r5, r0
 8008d8a:	e7e7      	b.n	8008d5c <osMutexNew+0x3c>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008d8c:	2001      	movs	r0, #1
 8008d8e:	f001 fac1 	bl	800a314 <xQueueCreateMutexStatic>
 8008d92:	4605      	mov	r5, r0
 8008d94:	e7e2      	b.n	8008d5c <osMutexNew+0x3c>
        mem = 0;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e7da      	b.n	8008d50 <osMutexNew+0x30>
            mem = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	e7d8      	b.n	8008d50 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 8008d9e:	2001      	movs	r0, #1
 8008da0:	f001 faad 	bl	800a2fe <xQueueCreateMutex>
 8008da4:	4605      	mov	r5, r0
 8008da6:	e7d9      	b.n	8008d5c <osMutexNew+0x3c>
  hMutex = NULL;
 8008da8:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8008daa:	4628      	mov	r0, r5
 8008dac:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 8008dae:	2500      	movs	r5, #0
 8008db0:	e7fb      	b.n	8008daa <osMutexNew+0x8a>
 8008db2:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 8008db4:	e7f9      	b.n	8008daa <osMutexNew+0x8a>

08008db6 <osMutexAcquire>:
 8008db6:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8008dba:	b9da      	cbnz	r2, 8008df4 <osMutexAcquire+0x3e>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008dbc:	b510      	push	{r4, lr}
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	f020 0001 	bic.w	r0, r0, #1
 8008dc6:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d915      	bls.n	8008dfa <osMutexAcquire+0x44>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8008dce:	b141      	cbz	r1, 8008de2 <osMutexAcquire+0x2c>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008dd0:	4621      	mov	r1, r4
 8008dd2:	f001 fcb7 	bl	800a744 <xQueueTakeMutexRecursive>
 8008dd6:	2801      	cmp	r0, #1
 8008dd8:	d012      	beq.n	8008e00 <osMutexAcquire+0x4a>
        if (timeout != 0U) {
 8008dda:	b19c      	cbz	r4, 8008e04 <osMutexAcquire+0x4e>
          stat = osErrorTimeout;
 8008ddc:	f06f 0001 	mvn.w	r0, #1
 8008de0:	e00f      	b.n	8008e02 <osMutexAcquire+0x4c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008de2:	4621      	mov	r1, r4
 8008de4:	f001 fbdb 	bl	800a59e <xQueueSemaphoreTake>
 8008de8:	2801      	cmp	r0, #1
 8008dea:	d00e      	beq.n	8008e0a <osMutexAcquire+0x54>
        if (timeout != 0U) {
 8008dec:	b17c      	cbz	r4, 8008e0e <osMutexAcquire+0x58>
          stat = osErrorTimeout;
 8008dee:	f06f 0001 	mvn.w	r0, #1
 8008df2:	e006      	b.n	8008e02 <osMutexAcquire+0x4c>
    stat = osErrorISR;
 8008df4:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 8008df8:	4770      	bx	lr
    stat = osErrorParameter;
 8008dfa:	f06f 0003 	mvn.w	r0, #3
 8008dfe:	e000      	b.n	8008e02 <osMutexAcquire+0x4c>
  stat = osOK;
 8008e00:	2000      	movs	r0, #0
}
 8008e02:	bd10      	pop	{r4, pc}
          stat = osErrorResource;
 8008e04:	f06f 0002 	mvn.w	r0, #2
 8008e08:	e7fb      	b.n	8008e02 <osMutexAcquire+0x4c>
  stat = osOK;
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	e7f9      	b.n	8008e02 <osMutexAcquire+0x4c>
          stat = osErrorResource;
 8008e0e:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008e12:	e7f6      	b.n	8008e02 <osMutexAcquire+0x4c>

08008e14 <osMutexRelease>:
 8008e14:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8008e18:	b9ba      	cbnz	r2, 8008e4a <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008e1a:	b508      	push	{r3, lr}
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f020 0001 	bic.w	r0, r0, #1
 8008e22:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d912      	bls.n	8008e50 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8008e2a:	b129      	cbz	r1, 8008e38 <osMutexRelease+0x24>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008e2c:	f001 fa81 	bl	800a332 <xQueueGiveMutexRecursive>
 8008e30:	2801      	cmp	r0, #1
 8008e32:	d110      	bne.n	8008e56 <osMutexRelease+0x42>
  stat = osOK;
 8008e34:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008e36:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008e38:	2300      	movs	r3, #0
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	f001 f98e 	bl	800a15e <xQueueGenericSend>
 8008e42:	2801      	cmp	r0, #1
 8008e44:	d10a      	bne.n	8008e5c <osMutexRelease+0x48>
  stat = osOK;
 8008e46:	2000      	movs	r0, #0
 8008e48:	e7f5      	b.n	8008e36 <osMutexRelease+0x22>
    stat = osErrorISR;
 8008e4a:	f06f 0005 	mvn.w	r0, #5
}
 8008e4e:	4770      	bx	lr
    stat = osErrorParameter;
 8008e50:	f06f 0003 	mvn.w	r0, #3
 8008e54:	e7ef      	b.n	8008e36 <osMutexRelease+0x22>
        stat = osErrorResource;
 8008e56:	f06f 0002 	mvn.w	r0, #2
 8008e5a:	e7ec      	b.n	8008e36 <osMutexRelease+0x22>
        stat = osErrorResource;
 8008e5c:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008e60:	e7e9      	b.n	8008e36 <osMutexRelease+0x22>

08008e62 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008e62:	b570      	push	{r4, r5, r6, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d13a      	bne.n	8008ee4 <osMessageQueueNew+0x82>
 8008e6e:	4614      	mov	r4, r2
 8008e70:	2800      	cmp	r0, #0
 8008e72:	d03b      	beq.n	8008eec <osMessageQueueNew+0x8a>
 8008e74:	2900      	cmp	r1, #0
 8008e76:	d03b      	beq.n	8008ef0 <osMessageQueueNew+0x8e>
    mem = -1;

    if (attr != NULL) {
 8008e78:	b36a      	cbz	r2, 8008ed6 <osMessageQueueNew+0x74>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008e7a:	6893      	ldr	r3, [r2, #8]
 8008e7c:	b14b      	cbz	r3, 8008e92 <osMessageQueueNew+0x30>
 8008e7e:	68d2      	ldr	r2, [r2, #12]
 8008e80:	2a4f      	cmp	r2, #79	@ 0x4f
 8008e82:	d906      	bls.n	8008e92 <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008e84:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008e86:	b122      	cbz	r2, 8008e92 <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008e88:	fb01 f500 	mul.w	r5, r1, r0
 8008e8c:	6966      	ldr	r6, [r4, #20]
 8008e8e:	42ae      	cmp	r6, r5
 8008e90:	d21b      	bcs.n	8008eca <osMessageQueueNew+0x68>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008e92:	b173      	cbz	r3, 8008eb2 <osMessageQueueNew+0x50>
    mem = -1;
 8008e94:	f04f 33ff 	mov.w	r3, #4294967295
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8008e98:	bb63      	cbnz	r3, 8008ef4 <osMessageQueueNew+0x92>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f001 f93b 	bl	800a116 <xQueueGenericCreate>
 8008ea0:	4605      	mov	r5, r0
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008ea2:	b305      	cbz	r5, 8008ee6 <osMessageQueueNew+0x84>
      if (attr != NULL) {
 8008ea4:	b104      	cbz	r4, 8008ea8 <osMessageQueueNew+0x46>
        name = attr->name;
 8008ea6:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8008ea8:	4621      	mov	r1, r4
 8008eaa:	4628      	mov	r0, r5
 8008eac:	f001 fcc2 	bl	800a834 <vQueueAddToRegistry>
 8008eb0:	e019      	b.n	8008ee6 <osMessageQueueNew+0x84>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008eb2:	68e3      	ldr	r3, [r4, #12]
 8008eb4:	b98b      	cbnz	r3, 8008eda <osMessageQueueNew+0x78>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008eb6:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008eb8:	b113      	cbz	r3, 8008ec0 <osMessageQueueNew+0x5e>
    mem = -1;
 8008eba:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebe:	e7eb      	b.n	8008e98 <osMessageQueueNew+0x36>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008ec0:	6963      	ldr	r3, [r4, #20]
 8008ec2:	b16b      	cbz	r3, 8008ee0 <osMessageQueueNew+0x7e>
    mem = -1;
 8008ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec8:	e7e6      	b.n	8008e98 <osMessageQueueNew+0x36>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008eca:	2500      	movs	r5, #0
 8008ecc:	9500      	str	r5, [sp, #0]
 8008ece:	f001 f8d8 	bl	800a082 <xQueueGenericCreateStatic>
 8008ed2:	4605      	mov	r5, r0
 8008ed4:	e7e5      	b.n	8008ea2 <osMessageQueueNew+0x40>
      mem = 0;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	e7de      	b.n	8008e98 <osMessageQueueNew+0x36>
    mem = -1;
 8008eda:	f04f 33ff 	mov.w	r3, #4294967295
 8008ede:	e7db      	b.n	8008e98 <osMessageQueueNew+0x36>
          mem = 0;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e7d9      	b.n	8008e98 <osMessageQueueNew+0x36>
  hQueue = NULL;
 8008ee4:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	b002      	add	sp, #8
 8008eea:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8008eec:	2500      	movs	r5, #0
 8008eee:	e7fa      	b.n	8008ee6 <osMessageQueueNew+0x84>
 8008ef0:	2500      	movs	r5, #0
 8008ef2:	e7f8      	b.n	8008ee6 <osMessageQueueNew+0x84>
 8008ef4:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 8008ef6:	e7f6      	b.n	8008ee6 <osMessageQueueNew+0x84>

08008ef8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008ef8:	b510      	push	{r4, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	461c      	mov	r4, r3
 8008efe:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8008f02:	b1c3      	cbz	r3, 8008f36 <osMessageQueuePut+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008f04:	b318      	cbz	r0, 8008f4e <osMessageQueuePut+0x56>
 8008f06:	b329      	cbz	r1, 8008f54 <osMessageQueuePut+0x5c>
 8008f08:	bb3c      	cbnz	r4, 8008f5a <osMessageQueuePut+0x62>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008f0e:	aa01      	add	r2, sp, #4
 8008f10:	f001 fa2f 	bl	800a372 <xQueueGenericSendFromISR>
 8008f14:	2801      	cmp	r0, #1
 8008f16:	d123      	bne.n	8008f60 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008f18:	9801      	ldr	r0, [sp, #4]
 8008f1a:	b150      	cbz	r0, 8008f32 <osMessageQueuePut+0x3a>
 8008f1c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008f20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f24:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008f28:	f3bf 8f4f 	dsb	sy
 8008f2c:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008f30:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008f32:	b002      	add	sp, #8
 8008f34:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008f36:	b1b0      	cbz	r0, 8008f66 <osMessageQueuePut+0x6e>
 8008f38:	b1c1      	cbz	r1, 8008f6c <osMessageQueuePut+0x74>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	4622      	mov	r2, r4
 8008f3e:	f001 f90e 	bl	800a15e <xQueueGenericSend>
 8008f42:	2801      	cmp	r0, #1
 8008f44:	d015      	beq.n	8008f72 <osMessageQueuePut+0x7a>
        if (timeout != 0U) {
 8008f46:	b1b4      	cbz	r4, 8008f76 <osMessageQueuePut+0x7e>
          stat = osErrorTimeout;
 8008f48:	f06f 0001 	mvn.w	r0, #1
 8008f4c:	e7f1      	b.n	8008f32 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8008f4e:	f06f 0003 	mvn.w	r0, #3
 8008f52:	e7ee      	b.n	8008f32 <osMessageQueuePut+0x3a>
 8008f54:	f06f 0003 	mvn.w	r0, #3
 8008f58:	e7eb      	b.n	8008f32 <osMessageQueuePut+0x3a>
 8008f5a:	f06f 0003 	mvn.w	r0, #3
 8008f5e:	e7e8      	b.n	8008f32 <osMessageQueuePut+0x3a>
        stat = osErrorResource;
 8008f60:	f06f 0002 	mvn.w	r0, #2
 8008f64:	e7e5      	b.n	8008f32 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8008f66:	f06f 0003 	mvn.w	r0, #3
 8008f6a:	e7e2      	b.n	8008f32 <osMessageQueuePut+0x3a>
 8008f6c:	f06f 0003 	mvn.w	r0, #3
 8008f70:	e7df      	b.n	8008f32 <osMessageQueuePut+0x3a>
  stat = osOK;
 8008f72:	2000      	movs	r0, #0
 8008f74:	e7dd      	b.n	8008f32 <osMessageQueuePut+0x3a>
          stat = osErrorResource;
 8008f76:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008f7a:	e7da      	b.n	8008f32 <osMessageQueuePut+0x3a>

08008f7c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	461c      	mov	r4, r3
 8008f82:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8008f86:	b1c3      	cbz	r3, 8008fba <osMessageQueueGet+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008f88:	b310      	cbz	r0, 8008fd0 <osMessageQueueGet+0x54>
 8008f8a:	b321      	cbz	r1, 8008fd6 <osMessageQueueGet+0x5a>
 8008f8c:	bb34      	cbnz	r4, 8008fdc <osMessageQueueGet+0x60>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	9301      	str	r3, [sp, #4]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008f92:	aa01      	add	r2, sp, #4
 8008f94:	f001 fbf6 	bl	800a784 <xQueueReceiveFromISR>
 8008f98:	2801      	cmp	r0, #1
 8008f9a:	d122      	bne.n	8008fe2 <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008f9c:	9801      	ldr	r0, [sp, #4]
 8008f9e:	b150      	cbz	r0, 8008fb6 <osMessageQueueGet+0x3a>
 8008fa0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008fa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fa8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008fb4:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008fb6:	b002      	add	sp, #8
 8008fb8:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008fba:	b1a8      	cbz	r0, 8008fe8 <osMessageQueueGet+0x6c>
 8008fbc:	b1b9      	cbz	r1, 8008fee <osMessageQueueGet+0x72>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008fbe:	4622      	mov	r2, r4
 8008fc0:	f001 fa3e 	bl	800a440 <xQueueReceive>
 8008fc4:	2801      	cmp	r0, #1
 8008fc6:	d015      	beq.n	8008ff4 <osMessageQueueGet+0x78>
        if (timeout != 0U) {
 8008fc8:	b1b4      	cbz	r4, 8008ff8 <osMessageQueueGet+0x7c>
          stat = osErrorTimeout;
 8008fca:	f06f 0001 	mvn.w	r0, #1
 8008fce:	e7f2      	b.n	8008fb6 <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8008fd0:	f06f 0003 	mvn.w	r0, #3
 8008fd4:	e7ef      	b.n	8008fb6 <osMessageQueueGet+0x3a>
 8008fd6:	f06f 0003 	mvn.w	r0, #3
 8008fda:	e7ec      	b.n	8008fb6 <osMessageQueueGet+0x3a>
 8008fdc:	f06f 0003 	mvn.w	r0, #3
 8008fe0:	e7e9      	b.n	8008fb6 <osMessageQueueGet+0x3a>
        stat = osErrorResource;
 8008fe2:	f06f 0002 	mvn.w	r0, #2
 8008fe6:	e7e6      	b.n	8008fb6 <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8008fe8:	f06f 0003 	mvn.w	r0, #3
 8008fec:	e7e3      	b.n	8008fb6 <osMessageQueueGet+0x3a>
 8008fee:	f06f 0003 	mvn.w	r0, #3
 8008ff2:	e7e0      	b.n	8008fb6 <osMessageQueueGet+0x3a>
  stat = osOK;
 8008ff4:	2000      	movs	r0, #0
 8008ff6:	e7de      	b.n	8008fb6 <osMessageQueueGet+0x3a>
          stat = osErrorResource;
 8008ff8:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008ffc:	e7db      	b.n	8008fb6 <osMessageQueueGet+0x3a>
	...

08009000 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009000:	4b03      	ldr	r3, [pc, #12]	@ (8009010 <vApplicationGetIdleTaskMemory+0x10>)
 8009002:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009004:	4b03      	ldr	r3, [pc, #12]	@ (8009014 <vApplicationGetIdleTaskMemory+0x14>)
 8009006:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009008:	2380      	movs	r3, #128	@ 0x80
 800900a:	6013      	str	r3, [r2, #0]
}
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	20000c68 	.word	0x20000c68
 8009014:	20000a68 	.word	0x20000a68

08009018 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009018:	4b03      	ldr	r3, [pc, #12]	@ (8009028 <vApplicationGetTimerTaskMemory+0x10>)
 800901a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800901c:	4b03      	ldr	r3, [pc, #12]	@ (800902c <vApplicationGetTimerTaskMemory+0x14>)
 800901e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009020:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009024:	6013      	str	r3, [r2, #0]
}
 8009026:	4770      	bx	lr
 8009028:	20000a0c 	.word	0x20000a0c
 800902c:	2000060c 	.word	0x2000060c

08009030 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009030:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009034:	4905      	ldr	r1, [pc, #20]	@ (800904c <__NVIC_SystemReset+0x1c>)
 8009036:	68ca      	ldr	r2, [r1, #12]
 8009038:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800903c:	4b04      	ldr	r3, [pc, #16]	@ (8009050 <__NVIC_SystemReset+0x20>)
 800903e:	4313      	orrs	r3, r2
 8009040:	60cb      	str	r3, [r1, #12]
 8009042:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009046:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8009048:	e7fd      	b.n	8009046 <__NVIC_SystemReset+0x16>
 800904a:	bf00      	nop
 800904c:	e000ed00 	.word	0xe000ed00
 8009050:	05fa0004 	.word	0x05fa0004

08009054 <Config_GetModuleID>:
/**
  * @brief  Get current module ID
  * @retval Current module ID (0-15)
  */
uint8_t Config_GetModuleID(void)
{
 8009054:	b510      	push	{r4, lr}
    uint8_t id;
    
    // Thread-safe read
    if (config_mutex != NULL) {
 8009056:	4b08      	ldr	r3, [pc, #32]	@ (8009078 <Config_GetModuleID+0x24>)
 8009058:	6818      	ldr	r0, [r3, #0]
 800905a:	b118      	cbz	r0, 8009064 <Config_GetModuleID+0x10>
        osMutexAcquire(config_mutex, osWaitForever);
 800905c:	f04f 31ff 	mov.w	r1, #4294967295
 8009060:	f7ff fea9 	bl	8008db6 <osMutexAcquire>
    }
    
    id = module_id;
 8009064:	4b05      	ldr	r3, [pc, #20]	@ (800907c <Config_GetModuleID+0x28>)
 8009066:	781c      	ldrb	r4, [r3, #0]
    
    if (config_mutex != NULL) {
 8009068:	4b03      	ldr	r3, [pc, #12]	@ (8009078 <Config_GetModuleID+0x24>)
 800906a:	6818      	ldr	r0, [r3, #0]
 800906c:	b108      	cbz	r0, 8009072 <Config_GetModuleID+0x1e>
        osMutexRelease(config_mutex);
 800906e:	f7ff fed1 	bl	8008e14 <osMutexRelease>
    }
    
    return id;
}
 8009072:	4620      	mov	r0, r4
 8009074:	bd10      	pop	{r4, pc}
 8009076:	bf00      	nop
 8009078:	20000ce0 	.word	0x20000ce0
 800907c:	20000ce4 	.word	0x20000ce4

08009080 <Config_ReadModuleIDFromFlash>:
  * @retval Module ID from flash, or CONFIG_MODULE_ID_DEFAULT if uninitialized
  */
uint8_t Config_ReadModuleIDFromFlash(void)
{
    // Read 32-bit word from flash
    uint32_t flash_value = *(__IO uint32_t*)CONFIG_FLASH_MODULE_ADDR;
 8009080:	4b05      	ldr	r3, [pc, #20]	@ (8009098 <Config_ReadModuleIDFromFlash+0x18>)
 8009082:	6818      	ldr	r0, [r3, #0]
    
    // Check if magic value is present (upper 16 bits)
    if ((flash_value & CONFIG_FLASH_MAGIC_MASK) == CONFIG_FLASH_MAGIC) {
 8009084:	0c02      	lsrs	r2, r0, #16
 8009086:	0412      	lsls	r2, r2, #16
 8009088:	4b04      	ldr	r3, [pc, #16]	@ (800909c <Config_ReadModuleIDFromFlash+0x1c>)
 800908a:	429a      	cmp	r2, r3
 800908c:	d001      	beq.n	8009092 <Config_ReadModuleIDFromFlash+0x12>
            return stored_module_id;
        }
    }
    
    // Flash uninitialized or invalid, return default
    return CONFIG_MODULE_ID_DEFAULT;
 800908e:	2000      	movs	r0, #0
}
 8009090:	4770      	bx	lr
        uint8_t stored_module_id = (uint8_t)(flash_value & CONFIG_FLASH_MODULE_MASK);
 8009092:	f000 000f 	and.w	r0, r0, #15
            return stored_module_id;
 8009096:	4770      	bx	lr
 8009098:	0803c000 	.word	0x0803c000
 800909c:	beef0000 	.word	0xbeef0000

080090a0 <Config_WriteModuleIDToFlash>:
int8_t Config_WriteModuleIDToFlash(uint8_t module_id)
{
    HAL_StatusTypeDef status;
    
    // Validate module ID range
    if (module_id > CONFIG_MODULE_ID_MAX) {
 80090a0:	280f      	cmp	r0, #15
 80090a2:	d826      	bhi.n	80090f2 <Config_WriteModuleIDToFlash+0x52>
{
 80090a4:	b510      	push	{r4, lr}
 80090a6:	b086      	sub	sp, #24
        return -1;
    }
    
    // Prepare flash value: magic + module ID
    uint32_t flash_value = CONFIG_FLASH_MAGIC | (uint32_t)module_id;
 80090a8:	f040 443e 	orr.w	r4, r0, #3187671040	@ 0xbe000000
 80090ac:	f444 046f 	orr.w	r4, r4, #15663104	@ 0xef0000
    
    // Unlock flash
    status = HAL_FLASH_Unlock();
 80090b0:	f002 fe62 	bl	800bd78 <HAL_FLASH_Unlock>
    if (status != HAL_OK) {
 80090b4:	bb00      	cbnz	r0, 80090f8 <Config_WriteModuleIDToFlash+0x58>
    }
    
    // Erase the page containing our address
    // STM32L432 has 2KB pages, need to erase page before writing
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error = 0;
 80090b6:	2300      	movs	r3, #0
 80090b8:	9301      	str	r3, [sp, #4]
    
    // Calculate page number (page size = 2048 bytes = 0x800)
    uint32_t page_address = CONFIG_FLASH_MODULE_ADDR;
    uint32_t page_number = (page_address - FLASH_BASE) / FLASH_PAGE_SIZE;
    
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80090ba:	9302      	str	r3, [sp, #8]
    erase_init.Page = page_number;
 80090bc:	2378      	movs	r3, #120	@ 0x78
 80090be:	9304      	str	r3, [sp, #16]
    erase_init.NbPages = 1;
 80090c0:	2301      	movs	r3, #1
 80090c2:	9305      	str	r3, [sp, #20]
    
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80090c4:	a901      	add	r1, sp, #4
 80090c6:	a802      	add	r0, sp, #8
 80090c8:	f002 ff5a 	bl	800bf80 <HAL_FLASHEx_Erase>
    if (status != HAL_OK) {
 80090cc:	b960      	cbnz	r0, 80090e8 <Config_WriteModuleIDToFlash+0x48>
    
    // Program the double-word (64-bit) - STM32L4 requires double-word programming
    // We'll write our 32-bit value twice to make 64 bits
    uint64_t data = ((uint64_t)flash_value << 32) | (uint64_t)flash_value;
    
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, CONFIG_FLASH_MODULE_ADDR, data);
 80090ce:	4622      	mov	r2, r4
 80090d0:	4623      	mov	r3, r4
 80090d2:	490c      	ldr	r1, [pc, #48]	@ (8009104 <Config_WriteModuleIDToFlash+0x64>)
 80090d4:	2000      	movs	r0, #0
 80090d6:	f002 fea5 	bl	800be24 <HAL_FLASH_Program>
 80090da:	4604      	mov	r4, r0
    
    // Lock flash
    HAL_FLASH_Lock();
 80090dc:	f002 fe64 	bl	800bda8 <HAL_FLASH_Lock>
    
    return (status == HAL_OK) ? 0 : -1;
 80090e0:	b96c      	cbnz	r4, 80090fe <Config_WriteModuleIDToFlash+0x5e>
 80090e2:	2000      	movs	r0, #0
}
 80090e4:	b006      	add	sp, #24
 80090e6:	bd10      	pop	{r4, pc}
        HAL_FLASH_Lock();
 80090e8:	f002 fe5e 	bl	800bda8 <HAL_FLASH_Lock>
        return -1;
 80090ec:	f04f 30ff 	mov.w	r0, #4294967295
 80090f0:	e7f8      	b.n	80090e4 <Config_WriteModuleIDToFlash+0x44>
        return -1;
 80090f2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80090f6:	4770      	bx	lr
        return -1;
 80090f8:	f04f 30ff 	mov.w	r0, #4294967295
 80090fc:	e7f2      	b.n	80090e4 <Config_WriteModuleIDToFlash+0x44>
    return (status == HAL_OK) ? 0 : -1;
 80090fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009102:	e7ef      	b.n	80090e4 <Config_WriteModuleIDToFlash+0x44>
 8009104:	0803c000 	.word	0x0803c000

08009108 <Config_SetModuleID>:
    if (module_id_new > CONFIG_MODULE_ID_MAX) {
 8009108:	280f      	cmp	r0, #15
 800910a:	d803      	bhi.n	8009114 <Config_SetModuleID+0xc>
{
 800910c:	b508      	push	{r3, lr}
    int8_t result = Config_WriteModuleIDToFlash(module_id_new);
 800910e:	f7ff ffc7 	bl	80090a0 <Config_WriteModuleIDToFlash>
}
 8009112:	bd08      	pop	{r3, pc}
        return -1;
 8009114:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009118:	4770      	bx	lr
	...

0800911c <Config_InitCANIDs>:
  * @brief  Initialize all CAN IDs with module offset
  * @note   Called during Config_Init() after module ID is read
  * @retval None
  */
void Config_InitCANIDs(void)
{
 800911c:	b508      	push	{r3, lr}
    uint8_t mod_id = Config_GetModuleID();
 800911e:	f7ff ff99 	bl	8009054 <Config_GetModuleID>
    
    // Initialize all CAN IDs with module offset
    CAN_TEMP_ID = CAN_ID(CAN_TEMP_BASE, mod_id);
 8009122:	0300      	lsls	r0, r0, #12
 8009124:	f040 630f 	orr.w	r3, r0, #149946368	@ 0x8f00000
 8009128:	4a0b      	ldr	r2, [pc, #44]	@ (8009158 <Config_InitCANIDs+0x3c>)
 800912a:	6013      	str	r3, [r2, #0]
    CAN_TEMP_RAW_ID = CAN_ID(CAN_TEMP_RAW_BASE, mod_id);
 800912c:	f443 7180 	orr.w	r1, r3, #256	@ 0x100
 8009130:	4a0a      	ldr	r2, [pc, #40]	@ (800915c <Config_InitCANIDs+0x40>)
 8009132:	6011      	str	r1, [r2, #0]
    CAN_BMS_HEARTBEAT_ID = CAN_ID(CAN_BMS_HEARTBEAT_BASE, mod_id);
 8009134:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009138:	4a09      	ldr	r2, [pc, #36]	@ (8009160 <Config_InitCANIDs+0x44>)
 800913a:	6013      	str	r3, [r2, #0]
    CAN_BMS_STATS_ID = CAN_ID(CAN_BMS_STATS_BASE, mod_id);
 800913c:	4b09      	ldr	r3, [pc, #36]	@ (8009164 <Config_InitCANIDs+0x48>)
 800913e:	4303      	orrs	r3, r0
 8009140:	4a09      	ldr	r2, [pc, #36]	@ (8009168 <Config_InitCANIDs+0x4c>)
 8009142:	6013      	str	r3, [r2, #0]
    CAN_CONFIG_ACK_ID = CAN_ID(CAN_CONFIG_ACK_BASE, mod_id);
 8009144:	4b09      	ldr	r3, [pc, #36]	@ (800916c <Config_InitCANIDs+0x50>)
 8009146:	4303      	orrs	r3, r0
 8009148:	4a09      	ldr	r2, [pc, #36]	@ (8009170 <Config_InitCANIDs+0x54>)
 800914a:	6013      	str	r3, [r2, #0]
    CAN_DEBUG_RESPONSE_ID = CAN_ID(CAN_DEBUG_RESPONSE_BASE, mod_id);
 800914c:	4b09      	ldr	r3, [pc, #36]	@ (8009174 <Config_InitCANIDs+0x58>)
 800914e:	4303      	orrs	r3, r0
 8009150:	4a09      	ldr	r2, [pc, #36]	@ (8009178 <Config_InitCANIDs+0x5c>)
 8009152:	6013      	str	r3, [r2, #0]
}
 8009154:	bd08      	pop	{r3, pc}
 8009156:	bf00      	nop
 8009158:	20000cdc 	.word	0x20000cdc
 800915c:	20000cd8 	.word	0x20000cd8
 8009160:	20000cd4 	.word	0x20000cd4
 8009164:	08f00301 	.word	0x08f00301
 8009168:	20000cd0 	.word	0x20000cd0
 800916c:	08f00f01 	.word	0x08f00f01
 8009170:	20000ccc 	.word	0x20000ccc
 8009174:	08f00f11 	.word	0x08f00f11
 8009178:	20000cc8 	.word	0x20000cc8

0800917c <Config_Init>:
{
 800917c:	b500      	push	{lr}
 800917e:	b085      	sub	sp, #20
    const osMutexAttr_t mutex_attr = {
 8009180:	4b08      	ldr	r3, [pc, #32]	@ (80091a4 <Config_Init+0x28>)
 8009182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009184:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    config_mutex = osMutexNew(&mutex_attr);
 8009188:	4668      	mov	r0, sp
 800918a:	f7ff fdc9 	bl	8008d20 <osMutexNew>
 800918e:	4b06      	ldr	r3, [pc, #24]	@ (80091a8 <Config_Init+0x2c>)
 8009190:	6018      	str	r0, [r3, #0]
    module_id = Config_ReadModuleIDFromFlash();
 8009192:	f7ff ff75 	bl	8009080 <Config_ReadModuleIDFromFlash>
 8009196:	4b05      	ldr	r3, [pc, #20]	@ (80091ac <Config_Init+0x30>)
 8009198:	7018      	strb	r0, [r3, #0]
    Config_InitCANIDs();
 800919a:	f7ff ffbf 	bl	800911c <Config_InitCANIDs>
}
 800919e:	b005      	add	sp, #20
 80091a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80091a4:	0800ec70 	.word	0x0800ec70
 80091a8:	20000ce0 	.word	0x20000ce0
 80091ac:	20000ce4 	.word	0x20000ce4

080091b0 <Config_ProcessCANCommand>:
  * @retval None
  * @note   Sends acknowledgement message, then resets device if successful
  */
void Config_ProcessCANCommand(uint8_t *data, uint8_t length)
{
    if (data == NULL || length < 2) {
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d036      	beq.n	8009222 <Config_ProcessCANCommand+0x72>
 80091b4:	2901      	cmp	r1, #1
 80091b6:	d934      	bls.n	8009222 <Config_ProcessCANCommand+0x72>
{
 80091b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091ba:	b083      	sub	sp, #12
        return;
    }
    
    uint8_t command = data[0];
 80091bc:	7804      	ldrb	r4, [r0, #0]
    uint8_t value = data[1];
 80091be:	7845      	ldrb	r5, [r0, #1]
    uint8_t ack_data[8] = {0};
 80091c0:	2300      	movs	r3, #0
 80091c2:	9300      	str	r3, [sp, #0]
 80091c4:	9301      	str	r3, [sp, #4]
    uint8_t status = CONFIG_STATUS_FAIL;
    
    switch (command) {
 80091c6:	2c01      	cmp	r4, #1
 80091c8:	d001      	beq.n	80091ce <Config_ProcessCANCommand+0x1e>
            
        default:
            // Unknown command, ignore (no ACK sent)
            break;
    }
}
 80091ca:	b003      	add	sp, #12
 80091cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint8_t old_module_id = Config_GetModuleID();
 80091ce:	f7ff ff41 	bl	8009054 <Config_GetModuleID>
 80091d2:	4606      	mov	r6, r0
            int8_t result = Config_SetModuleID(value);
 80091d4:	4628      	mov	r0, r5
 80091d6:	f7ff ff97 	bl	8009108 <Config_SetModuleID>
            if (result == 0) {
 80091da:	4607      	mov	r7, r0
 80091dc:	b9f8      	cbnz	r0, 800921e <Config_ProcessCANCommand+0x6e>
                status = CONFIG_STATUS_RESET_REQUIRED; // Success - reset needed
 80091de:	2302      	movs	r3, #2
            ack_data[0] = command;
 80091e0:	f88d 4000 	strb.w	r4, [sp]
            ack_data[1] = status;
 80091e4:	f88d 3001 	strb.w	r3, [sp, #1]
            ack_data[2] = old_module_id;
 80091e8:	f88d 6002 	strb.w	r6, [sp, #2]
            ack_data[3] = value;
 80091ec:	f88d 5003 	strb.w	r5, [sp, #3]
            ack_data[4] = 0x00;
 80091f0:	2300      	movs	r3, #0
 80091f2:	f88d 3004 	strb.w	r3, [sp, #4]
            ack_data[5] = 0x00;
 80091f6:	f88d 3005 	strb.w	r3, [sp, #5]
            ack_data[6] = 0x00;
 80091fa:	f88d 3006 	strb.w	r3, [sp, #6]
            ack_data[7] = 0x00;
 80091fe:	f88d 3007 	strb.w	r3, [sp, #7]
            CAN_SendMessage(CAN_CONFIG_ACK_ID, ack_data, 8, 1);
 8009202:	2301      	movs	r3, #1
 8009204:	2208      	movs	r2, #8
 8009206:	4669      	mov	r1, sp
 8009208:	4806      	ldr	r0, [pc, #24]	@ (8009224 <Config_ProcessCANCommand+0x74>)
 800920a:	6800      	ldr	r0, [r0, #0]
 800920c:	f7ff f826 	bl	800825c <CAN_SendMessage>
            if (result == 0) {
 8009210:	2f00      	cmp	r7, #0
 8009212:	d1da      	bne.n	80091ca <Config_ProcessCANCommand+0x1a>
                osDelay(100); // Give time for CAN message to transmit
 8009214:	2064      	movs	r0, #100	@ 0x64
 8009216:	f7ff fd75 	bl	8008d04 <osDelay>
                NVIC_SystemReset(); // Reset the microcontroller
 800921a:	f7ff ff09 	bl	8009030 <__NVIC_SystemReset>
                status = CONFIG_STATUS_FAIL;
 800921e:	4623      	mov	r3, r4
 8009220:	e7de      	b.n	80091e0 <Config_ProcessCANCommand+0x30>
 8009222:	4770      	bx	lr
 8009224:	20000ccc 	.word	0x20000ccc

08009228 <ErrorMgr_Init>:
/**
  * @brief  Initialize error manager
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef ErrorMgr_Init(void)
{
 8009228:	b510      	push	{r4, lr}
    // Initialize error manager structure
    memset(&error_mgr, 0, sizeof(Error_Manager_t));
 800922a:	4c0a      	ldr	r4, [pc, #40]	@ (8009254 <ErrorMgr_Init+0x2c>)
 800922c:	2300      	movs	r3, #0
 800922e:	6023      	str	r3, [r4, #0]
 8009230:	6063      	str	r3, [r4, #4]
 8009232:	60a3      	str	r3, [r4, #8]
 8009234:	60e3      	str	r3, [r4, #12]
 8009236:	6123      	str	r3, [r4, #16]
    
    // Set initial state
    error_mgr.state = BMS_STATE_INIT;
    error_mgr.uptime_seconds = 0;
    error_mgr.fault_count = 0;
    error_mgr.last_heartbeat = osKernelGetTickCount();
 8009238:	f7ff fd00 	bl	8008c3c <osKernelGetTickCount>
 800923c:	6120      	str	r0, [r4, #16]
    
    // Create mutex for thread-safe access
    error_mutex = osMutexNew(&error_mutex_attributes);
 800923e:	4806      	ldr	r0, [pc, #24]	@ (8009258 <ErrorMgr_Init+0x30>)
 8009240:	f7ff fd6e 	bl	8008d20 <osMutexNew>
 8009244:	4b05      	ldr	r3, [pc, #20]	@ (800925c <ErrorMgr_Init+0x34>)
 8009246:	6018      	str	r0, [r3, #0]
    if (error_mutex == NULL) {
 8009248:	b108      	cbz	r0, 800924e <ErrorMgr_Init+0x26>
        return HAL_ERROR;
    }
    
    return HAL_OK;
 800924a:	2000      	movs	r0, #0
}
 800924c:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 800924e:	2001      	movs	r0, #1
 8009250:	e7fc      	b.n	800924c <ErrorMgr_Init+0x24>
 8009252:	bf00      	nop
 8009254:	20000cec 	.word	0x20000cec
 8009258:	0800ed1c 	.word	0x0800ed1c
 800925c:	20000ce8 	.word	0x20000ce8

08009260 <ErrorMgr_SetError>:
  * @brief  Set an error flag
  * @param  error_flag: Error flag bit to set
  * @retval None
  */
void ErrorMgr_SetError(uint32_t error_flag)
{
 8009260:	b510      	push	{r4, lr}
 8009262:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009264:	f04f 31ff 	mov.w	r1, #4294967295
 8009268:	4b0d      	ldr	r3, [pc, #52]	@ (80092a0 <ErrorMgr_SetError+0x40>)
 800926a:	6818      	ldr	r0, [r3, #0]
 800926c:	f7ff fda3 	bl	8008db6 <osMutexAcquire>
 8009270:	b9a0      	cbnz	r0, 800929c <ErrorMgr_SetError+0x3c>
        // Check if this is a new error
        if (!(error_mgr.error_flags & error_flag)) {
 8009272:	4b0c      	ldr	r3, [pc, #48]	@ (80092a4 <ErrorMgr_SetError+0x44>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4223      	tst	r3, r4
 8009278:	d109      	bne.n	800928e <ErrorMgr_SetError+0x2e>
            error_mgr.fault_count++;
 800927a:	490a      	ldr	r1, [pc, #40]	@ (80092a4 <ErrorMgr_SetError+0x44>)
 800927c:	7a4a      	ldrb	r2, [r1, #9]
 800927e:	3201      	adds	r2, #1
 8009280:	724a      	strb	r2, [r1, #9]
            
            // Auto-transition to error state if critical errors occur
            if (error_flag & (ERROR_OVER_TEMP | ERROR_UNDER_VOLTAGE | 
 8009282:	4a09      	ldr	r2, [pc, #36]	@ (80092a8 <ErrorMgr_SetError+0x48>)
 8009284:	4214      	tst	r4, r2
 8009286:	d002      	beq.n	800928e <ErrorMgr_SetError+0x2e>
                              ERROR_OVER_VOLTAGE | ERROR_SHORT_CIRCUIT)) {
                error_mgr.state = BMS_STATE_ERROR;
 8009288:	460a      	mov	r2, r1
 800928a:	2105      	movs	r1, #5
 800928c:	7211      	strb	r1, [r2, #8]
            }
        }
        
        error_mgr.error_flags |= error_flag;
 800928e:	4323      	orrs	r3, r4
 8009290:	4a04      	ldr	r2, [pc, #16]	@ (80092a4 <ErrorMgr_SetError+0x44>)
 8009292:	6013      	str	r3, [r2, #0]
        osMutexRelease(error_mutex);
 8009294:	4b02      	ldr	r3, [pc, #8]	@ (80092a0 <ErrorMgr_SetError+0x40>)
 8009296:	6818      	ldr	r0, [r3, #0]
 8009298:	f7ff fdbc 	bl	8008e14 <osMutexRelease>
    }
}
 800929c:	bd10      	pop	{r4, pc}
 800929e:	bf00      	nop
 80092a0:	20000ce8 	.word	0x20000ce8
 80092a4:	20000cec 	.word	0x20000cec
 80092a8:	00080301 	.word	0x00080301

080092ac <ErrorMgr_ClearError>:
  * @brief  Clear an error flag
  * @param  error_flag: Error flag bit to clear
  * @retval None
  */
void ErrorMgr_ClearError(uint32_t error_flag)
{
 80092ac:	b510      	push	{r4, lr}
 80092ae:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 80092b0:	f04f 31ff 	mov.w	r1, #4294967295
 80092b4:	4b0b      	ldr	r3, [pc, #44]	@ (80092e4 <ErrorMgr_ClearError+0x38>)
 80092b6:	6818      	ldr	r0, [r3, #0]
 80092b8:	f7ff fd7d 	bl	8008db6 <osMutexAcquire>
 80092bc:	b960      	cbnz	r0, 80092d8 <ErrorMgr_ClearError+0x2c>
        error_mgr.error_flags &= ~error_flag;
 80092be:	4a0a      	ldr	r2, [pc, #40]	@ (80092e8 <ErrorMgr_ClearError+0x3c>)
 80092c0:	6813      	ldr	r3, [r2, #0]
 80092c2:	ea23 0304 	bic.w	r3, r3, r4
 80092c6:	6013      	str	r3, [r2, #0]
        
        // If no errors remain and in error state, transition to idle
        if (error_mgr.error_flags == 0 && error_mgr.state == BMS_STATE_ERROR) {
 80092c8:	b913      	cbnz	r3, 80092d0 <ErrorMgr_ClearError+0x24>
 80092ca:	7a13      	ldrb	r3, [r2, #8]
 80092cc:	2b05      	cmp	r3, #5
 80092ce:	d004      	beq.n	80092da <ErrorMgr_ClearError+0x2e>
            error_mgr.state = BMS_STATE_IDLE;
        }
        
        osMutexRelease(error_mutex);
 80092d0:	4b04      	ldr	r3, [pc, #16]	@ (80092e4 <ErrorMgr_ClearError+0x38>)
 80092d2:	6818      	ldr	r0, [r3, #0]
 80092d4:	f7ff fd9e 	bl	8008e14 <osMutexRelease>
    }
}
 80092d8:	bd10      	pop	{r4, pc}
            error_mgr.state = BMS_STATE_IDLE;
 80092da:	4613      	mov	r3, r2
 80092dc:	2201      	movs	r2, #1
 80092de:	721a      	strb	r2, [r3, #8]
 80092e0:	e7f6      	b.n	80092d0 <ErrorMgr_ClearError+0x24>
 80092e2:	bf00      	nop
 80092e4:	20000ce8 	.word	0x20000ce8
 80092e8:	20000cec 	.word	0x20000cec

080092ec <ErrorMgr_SetState>:
  * @brief  Set BMS state
  * @param  state: New BMS state
  * @retval None
  */
void ErrorMgr_SetState(BMS_State_t state)
{
 80092ec:	b510      	push	{r4, lr}
 80092ee:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 80092f0:	f04f 31ff 	mov.w	r1, #4294967295
 80092f4:	4b0d      	ldr	r3, [pc, #52]	@ (800932c <ErrorMgr_SetState+0x40>)
 80092f6:	6818      	ldr	r0, [r3, #0]
 80092f8:	f7ff fd5d 	bl	8008db6 <osMutexAcquire>
 80092fc:	b980      	cbnz	r0, 8009320 <ErrorMgr_SetState+0x34>
        // Don't allow transition out of error state if errors exist
        if (error_mgr.state == BMS_STATE_ERROR && error_mgr.error_flags != 0) {
 80092fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009330 <ErrorMgr_SetState+0x44>)
 8009300:	7a1b      	ldrb	r3, [r3, #8]
 8009302:	2b05      	cmp	r3, #5
 8009304:	d106      	bne.n	8009314 <ErrorMgr_SetState+0x28>
 8009306:	4b0a      	ldr	r3, [pc, #40]	@ (8009330 <ErrorMgr_SetState+0x44>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	b11b      	cbz	r3, 8009314 <ErrorMgr_SetState+0x28>
            // Only allow error state transitions
            if (state != BMS_STATE_ERROR && state != BMS_STATE_SHUTDOWN) {
 800930c:	1f63      	subs	r3, r4, #5
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b01      	cmp	r3, #1
 8009312:	d806      	bhi.n	8009322 <ErrorMgr_SetState+0x36>
                osMutexRelease(error_mutex);
                return;
            }
        }
        
        error_mgr.state = state;
 8009314:	4b06      	ldr	r3, [pc, #24]	@ (8009330 <ErrorMgr_SetState+0x44>)
 8009316:	721c      	strb	r4, [r3, #8]
        osMutexRelease(error_mutex);
 8009318:	4b04      	ldr	r3, [pc, #16]	@ (800932c <ErrorMgr_SetState+0x40>)
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	f7ff fd7a 	bl	8008e14 <osMutexRelease>
    }
}
 8009320:	bd10      	pop	{r4, pc}
                osMutexRelease(error_mutex);
 8009322:	4b02      	ldr	r3, [pc, #8]	@ (800932c <ErrorMgr_SetState+0x40>)
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	f7ff fd75 	bl	8008e14 <osMutexRelease>
                return;
 800932a:	e7f9      	b.n	8009320 <ErrorMgr_SetState+0x34>
 800932c:	20000ce8 	.word	0x20000ce8
 8009330:	20000cec 	.word	0x20000cec

08009334 <ErrorMgr_GetStatus>:
  * @param  mgr: Pointer to structure to fill
  * @retval None
  */
void ErrorMgr_GetStatus(Error_Manager_t *mgr)
{
    if (mgr == NULL) {
 8009334:	b1e8      	cbz	r0, 8009372 <ErrorMgr_GetStatus+0x3e>
{
 8009336:	b538      	push	{r3, r4, r5, lr}
 8009338:	4604      	mov	r4, r0
        return;
    }

    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 800933a:	f04f 31ff 	mov.w	r1, #4294967295
 800933e:	4b0d      	ldr	r3, [pc, #52]	@ (8009374 <ErrorMgr_GetStatus+0x40>)
 8009340:	6818      	ldr	r0, [r3, #0]
 8009342:	f7ff fd38 	bl	8008db6 <osMutexAcquire>
 8009346:	b100      	cbz	r0, 800934a <ErrorMgr_GetStatus+0x16>
            mgr->state = BMS_STATE_ERROR;
        }
        
        osMutexRelease(error_mutex);
    }
}/**
 8009348:	bd38      	pop	{r3, r4, r5, pc}
        memcpy(mgr, &error_mgr, sizeof(Error_Manager_t));
 800934a:	4d0b      	ldr	r5, [pc, #44]	@ (8009378 <ErrorMgr_GetStatus+0x44>)
 800934c:	46ac      	mov	ip, r5
 800934e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009352:	6020      	str	r0, [r4, #0]
 8009354:	6061      	str	r1, [r4, #4]
 8009356:	60a2      	str	r2, [r4, #8]
 8009358:	60e3      	str	r3, [r4, #12]
 800935a:	f8dc 0000 	ldr.w	r0, [ip]
 800935e:	6120      	str	r0, [r4, #16]
        if (error_mgr.fault_count > 0) {
 8009360:	7a6b      	ldrb	r3, [r5, #9]
 8009362:	b10b      	cbz	r3, 8009368 <ErrorMgr_GetStatus+0x34>
            mgr->state = BMS_STATE_ERROR;
 8009364:	2305      	movs	r3, #5
 8009366:	7223      	strb	r3, [r4, #8]
        osMutexRelease(error_mutex);
 8009368:	4b02      	ldr	r3, [pc, #8]	@ (8009374 <ErrorMgr_GetStatus+0x40>)
 800936a:	6818      	ldr	r0, [r3, #0]
 800936c:	f7ff fd52 	bl	8008e14 <osMutexRelease>
 8009370:	e7ea      	b.n	8009348 <ErrorMgr_GetStatus+0x14>
 8009372:	4770      	bx	lr
 8009374:	20000ce8 	.word	0x20000ce8
 8009378:	20000cec 	.word	0x20000cec

0800937c <ErrorMgr_UpdateUptime>:
  * @brief  Update system uptime (call every second)
  * @retval None
  */
void ErrorMgr_UpdateUptime(void)
{
 800937c:	b508      	push	{r3, lr}
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 800937e:	f04f 31ff 	mov.w	r1, #4294967295
 8009382:	4b07      	ldr	r3, [pc, #28]	@ (80093a0 <ErrorMgr_UpdateUptime+0x24>)
 8009384:	6818      	ldr	r0, [r3, #0]
 8009386:	f7ff fd16 	bl	8008db6 <osMutexAcquire>
 800938a:	b100      	cbz	r0, 800938e <ErrorMgr_UpdateUptime+0x12>
        error_mgr.uptime_seconds++;
        osMutexRelease(error_mutex);
    }
}
 800938c:	bd08      	pop	{r3, pc}
        error_mgr.uptime_seconds++;
 800938e:	4a05      	ldr	r2, [pc, #20]	@ (80093a4 <ErrorMgr_UpdateUptime+0x28>)
 8009390:	68d3      	ldr	r3, [r2, #12]
 8009392:	3301      	adds	r3, #1
 8009394:	60d3      	str	r3, [r2, #12]
        osMutexRelease(error_mutex);
 8009396:	4b02      	ldr	r3, [pc, #8]	@ (80093a0 <ErrorMgr_UpdateUptime+0x24>)
 8009398:	6818      	ldr	r0, [r3, #0]
 800939a:	f7ff fd3b 	bl	8008e14 <osMutexRelease>
}
 800939e:	e7f5      	b.n	800938c <ErrorMgr_UpdateUptime+0x10>
 80093a0:	20000ce8 	.word	0x20000ce8
 80093a4:	20000cec 	.word	0x20000cec

080093a8 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80093a8:	4a13      	ldr	r2, [pc, #76]	@ (80093f8 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80093aa:	f012 0f07 	tst.w	r2, #7
 80093ae:	d01f      	beq.n	80093f0 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80093b0:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093b2:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80093b6:	f5c1 533b 	rsb	r3, r1, #11968	@ 0x2ec0
 80093ba:	3320      	adds	r3, #32
 80093bc:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093be:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80093c0:	480e      	ldr	r0, [pc, #56]	@ (80093fc <prvHeapInit+0x54>)
 80093c2:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093c4:	2100      	movs	r1, #0
 80093c6:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093c8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80093ca:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093cc:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80093d0:	480b      	ldr	r0, [pc, #44]	@ (8009400 <prvHeapInit+0x58>)
 80093d2:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80093d4:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093d6:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093d8:	1a99      	subs	r1, r3, r2
 80093da:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093dc:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093de:	4b09      	ldr	r3, [pc, #36]	@ (8009404 <prvHeapInit+0x5c>)
 80093e0:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093e2:	4b09      	ldr	r3, [pc, #36]	@ (8009408 <prvHeapInit+0x60>)
 80093e4:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093e6:	4b09      	ldr	r3, [pc, #36]	@ (800940c <prvHeapInit+0x64>)
 80093e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80093ec:	601a      	str	r2, [r3, #0]
}
 80093ee:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80093f0:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80093f4:	e7e4      	b.n	80093c0 <prvHeapInit+0x18>
 80093f6:	bf00      	nop
 80093f8:	20000d20 	.word	0x20000d20
 80093fc:	20000d18 	.word	0x20000d18
 8009400:	20000d14 	.word	0x20000d14
 8009404:	20000d0c 	.word	0x20000d0c
 8009408:	20000d10 	.word	0x20000d10
 800940c:	20000d00 	.word	0x20000d00

08009410 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009410:	4b16      	ldr	r3, [pc, #88]	@ (800946c <prvInsertBlockIntoFreeList+0x5c>)
 8009412:	461a      	mov	r2, r3
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4283      	cmp	r3, r0
 8009418:	d3fb      	bcc.n	8009412 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800941a:	6851      	ldr	r1, [r2, #4]
 800941c:	eb02 0c01 	add.w	ip, r2, r1
 8009420:	4584      	cmp	ip, r0
 8009422:	d009      	beq.n	8009438 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009424:	6841      	ldr	r1, [r0, #4]
 8009426:	eb00 0c01 	add.w	ip, r0, r1
 800942a:	4563      	cmp	r3, ip
 800942c:	d009      	beq.n	8009442 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800942e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009430:	4290      	cmp	r0, r2
 8009432:	d019      	beq.n	8009468 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009434:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8009436:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009438:	6840      	ldr	r0, [r0, #4]
 800943a:	4401      	add	r1, r0
 800943c:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 800943e:	4610      	mov	r0, r2
 8009440:	e7f0      	b.n	8009424 <prvInsertBlockIntoFreeList+0x14>
{
 8009442:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009444:	4c0a      	ldr	r4, [pc, #40]	@ (8009470 <prvInsertBlockIntoFreeList+0x60>)
 8009446:	6824      	ldr	r4, [r4, #0]
 8009448:	42a3      	cmp	r3, r4
 800944a:	d00b      	beq.n	8009464 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	4419      	add	r1, r3
 8009450:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009452:	6813      	ldr	r3, [r2, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8009458:	4290      	cmp	r0, r2
 800945a:	d000      	beq.n	800945e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800945c:	6010      	str	r0, [r2, #0]
	}
}
 800945e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009462:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009464:	6004      	str	r4, [r0, #0]
 8009466:	e7f7      	b.n	8009458 <prvInsertBlockIntoFreeList+0x48>
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	20000d18 	.word	0x20000d18
 8009470:	20000d14 	.word	0x20000d14

08009474 <pvPortMalloc>:
{
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8009478:	f004 fcc0 	bl	800ddfc <vTaskSuspendAll>
		if( pxEnd == NULL )
 800947c:	4b3d      	ldr	r3, [pc, #244]	@ (8009574 <pvPortMalloc+0x100>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	b1ab      	cbz	r3, 80094ae <pvPortMalloc+0x3a>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009482:	4b3d      	ldr	r3, [pc, #244]	@ (8009578 <pvPortMalloc+0x104>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	421c      	tst	r4, r3
 8009488:	d114      	bne.n	80094b4 <pvPortMalloc+0x40>
			if( xWantedSize > 0 )
 800948a:	2c00      	cmp	r4, #0
 800948c:	d06a      	beq.n	8009564 <pvPortMalloc+0xf0>
				xWantedSize += xHeapStructSize;
 800948e:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009492:	f014 0f07 	tst.w	r4, #7
 8009496:	d002      	beq.n	800949e <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009498:	f022 0207 	bic.w	r2, r2, #7
 800949c:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800949e:	b1d2      	cbz	r2, 80094d6 <pvPortMalloc+0x62>
 80094a0:	4b36      	ldr	r3, [pc, #216]	@ (800957c <pvPortMalloc+0x108>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d31a      	bcc.n	80094de <pvPortMalloc+0x6a>
				pxBlock = xStart.pxNextFreeBlock;
 80094a8:	4935      	ldr	r1, [pc, #212]	@ (8009580 <pvPortMalloc+0x10c>)
 80094aa:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80094ac:	e01d      	b.n	80094ea <pvPortMalloc+0x76>
			prvHeapInit();
 80094ae:	f7ff ff7b 	bl	80093a8 <prvHeapInit>
 80094b2:	e7e6      	b.n	8009482 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
 80094b4:	f004 fd44 	bl	800df40 <xTaskResumeAll>
void *pvReturn = NULL;
 80094b8:	2500      	movs	r5, #0
			vApplicationMallocFailedHook();
 80094ba:	f000 f953 	bl	8009764 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80094be:	f015 0f07 	tst.w	r5, #7
 80094c2:	d055      	beq.n	8009570 <pvPortMalloc+0xfc>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80094c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	e7fe      	b.n	80094d4 <pvPortMalloc+0x60>
	( void ) xTaskResumeAll();
 80094d6:	f004 fd33 	bl	800df40 <xTaskResumeAll>
void *pvReturn = NULL;
 80094da:	2500      	movs	r5, #0
 80094dc:	e7ed      	b.n	80094ba <pvPortMalloc+0x46>
	( void ) xTaskResumeAll();
 80094de:	f004 fd2f 	bl	800df40 <xTaskResumeAll>
void *pvReturn = NULL;
 80094e2:	2500      	movs	r5, #0
 80094e4:	e7e9      	b.n	80094ba <pvPortMalloc+0x46>
					pxPreviousBlock = pxBlock;
 80094e6:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80094e8:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80094ea:	6863      	ldr	r3, [r4, #4]
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d202      	bcs.n	80094f6 <pvPortMalloc+0x82>
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1f7      	bne.n	80094e6 <pvPortMalloc+0x72>
				if( pxBlock != pxEnd )
 80094f6:	4b1f      	ldr	r3, [pc, #124]	@ (8009574 <pvPortMalloc+0x100>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	42a3      	cmp	r3, r4
 80094fc:	d014      	beq.n	8009528 <pvPortMalloc+0xb4>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80094fe:	680d      	ldr	r5, [r1, #0]
 8009500:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009502:	6823      	ldr	r3, [r4, #0]
 8009504:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009506:	6863      	ldr	r3, [r4, #4]
 8009508:	1a9b      	subs	r3, r3, r2
 800950a:	2b10      	cmp	r3, #16
 800950c:	d914      	bls.n	8009538 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800950e:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009510:	f010 0f07 	tst.w	r0, #7
 8009514:	d00c      	beq.n	8009530 <pvPortMalloc+0xbc>
 8009516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951a:	f383 8811 	msr	BASEPRI, r3
 800951e:	f3bf 8f6f 	isb	sy
 8009522:	f3bf 8f4f 	dsb	sy
 8009526:	e7fe      	b.n	8009526 <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 8009528:	f004 fd0a 	bl	800df40 <xTaskResumeAll>
void *pvReturn = NULL;
 800952c:	2500      	movs	r5, #0
 800952e:	e7c4      	b.n	80094ba <pvPortMalloc+0x46>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009530:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009532:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009534:	f7ff ff6c 	bl	8009410 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009538:	6862      	ldr	r2, [r4, #4]
 800953a:	4910      	ldr	r1, [pc, #64]	@ (800957c <pvPortMalloc+0x108>)
 800953c:	680b      	ldr	r3, [r1, #0]
 800953e:	1a9b      	subs	r3, r3, r2
 8009540:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009542:	4910      	ldr	r1, [pc, #64]	@ (8009584 <pvPortMalloc+0x110>)
 8009544:	6809      	ldr	r1, [r1, #0]
 8009546:	428b      	cmp	r3, r1
 8009548:	d201      	bcs.n	800954e <pvPortMalloc+0xda>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800954a:	490e      	ldr	r1, [pc, #56]	@ (8009584 <pvPortMalloc+0x110>)
 800954c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800954e:	4b0a      	ldr	r3, [pc, #40]	@ (8009578 <pvPortMalloc+0x104>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4313      	orrs	r3, r2
 8009554:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009556:	2300      	movs	r3, #0
 8009558:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800955a:	4a0b      	ldr	r2, [pc, #44]	@ (8009588 <pvPortMalloc+0x114>)
 800955c:	6813      	ldr	r3, [r2, #0]
 800955e:	3301      	adds	r3, #1
 8009560:	6013      	str	r3, [r2, #0]
 8009562:	e000      	b.n	8009566 <pvPortMalloc+0xf2>
void *pvReturn = NULL;
 8009564:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8009566:	f004 fceb 	bl	800df40 <xTaskResumeAll>
		if( pvReturn == NULL )
 800956a:	2d00      	cmp	r5, #0
 800956c:	d1a7      	bne.n	80094be <pvPortMalloc+0x4a>
 800956e:	e7a4      	b.n	80094ba <pvPortMalloc+0x46>
}
 8009570:	4628      	mov	r0, r5
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	20000d14 	.word	0x20000d14
 8009578:	20000d00 	.word	0x20000d00
 800957c:	20000d10 	.word	0x20000d10
 8009580:	20000d18 	.word	0x20000d18
 8009584:	20000d0c 	.word	0x20000d0c
 8009588:	20000d08 	.word	0x20000d08

0800958c <vPortFree>:
	if( pv != NULL )
 800958c:	2800      	cmp	r0, #0
 800958e:	d034      	beq.n	80095fa <vPortFree+0x6e>
{
 8009590:	b538      	push	{r3, r4, r5, lr}
 8009592:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8009594:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009598:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800959c:	4a17      	ldr	r2, [pc, #92]	@ (80095fc <vPortFree+0x70>)
 800959e:	6812      	ldr	r2, [r2, #0]
 80095a0:	4213      	tst	r3, r2
 80095a2:	d108      	bne.n	80095b6 <vPortFree+0x2a>
 80095a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	e7fe      	b.n	80095b4 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80095b6:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80095ba:	b141      	cbz	r1, 80095ce <vPortFree+0x42>
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	e7fe      	b.n	80095cc <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80095ce:	ea23 0302 	bic.w	r3, r3, r2
 80095d2:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80095d6:	f004 fc11 	bl	800ddfc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80095da:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80095de:	4a08      	ldr	r2, [pc, #32]	@ (8009600 <vPortFree+0x74>)
 80095e0:	6813      	ldr	r3, [r2, #0]
 80095e2:	440b      	add	r3, r1
 80095e4:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80095e6:	4628      	mov	r0, r5
 80095e8:	f7ff ff12 	bl	8009410 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80095ec:	4a05      	ldr	r2, [pc, #20]	@ (8009604 <vPortFree+0x78>)
 80095ee:	6813      	ldr	r3, [r2, #0]
 80095f0:	3301      	adds	r3, #1
 80095f2:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 80095f4:	f004 fca4 	bl	800df40 <xTaskResumeAll>
}
 80095f8:	bd38      	pop	{r3, r4, r5, pc}
 80095fa:	4770      	bx	lr
 80095fc:	20000d00 	.word	0x20000d00
 8009600:	20000d10 	.word	0x20000d10
 8009604:	20000d04 	.word	0x20000d04

08009608 <xPortGetFreeHeapSize>:
}
 8009608:	4b01      	ldr	r3, [pc, #4]	@ (8009610 <xPortGetFreeHeapSize+0x8>)
 800960a:	6818      	ldr	r0, [r3, #0]
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	20000d10 	.word	0x20000d10

08009614 <xPortGetMinimumEverFreeHeapSize>:
}
 8009614:	4b01      	ldr	r3, [pc, #4]	@ (800961c <xPortGetMinimumEverFreeHeapSize+0x8>)
 8009616:	6818      	ldr	r0, [r3, #0]
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	20000d0c 	.word	0x20000d0c

08009620 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009620:	f100 0308 	add.w	r3, r0, #8
 8009624:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009626:	f04f 32ff 	mov.w	r2, #4294967295
 800962a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800962c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800962e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009634:	4770      	bx	lr

08009636 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009636:	2300      	movs	r3, #0
 8009638:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800963a:	4770      	bx	lr

0800963c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800963c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800963e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009640:	689a      	ldr	r2, [r3, #8]
 8009642:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009644:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009646:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009648:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800964a:	6803      	ldr	r3, [r0, #0]
 800964c:	3301      	adds	r3, #1
 800964e:	6003      	str	r3, [r0, #0]
}
 8009650:	4770      	bx	lr

08009652 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009652:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009654:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009656:	f1b5 3fff 	cmp.w	r5, #4294967295
 800965a:	d011      	beq.n	8009680 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800965c:	f100 0308 	add.w	r3, r0, #8
 8009660:	461c      	mov	r4, r3
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	42aa      	cmp	r2, r5
 8009668:	d9fa      	bls.n	8009660 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800966a:	6863      	ldr	r3, [r4, #4]
 800966c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800966e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009670:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8009672:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009674:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8009676:	6803      	ldr	r3, [r0, #0]
 8009678:	3301      	adds	r3, #1
 800967a:	6003      	str	r3, [r0, #0]
}
 800967c:	bc30      	pop	{r4, r5}
 800967e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8009680:	6904      	ldr	r4, [r0, #16]
 8009682:	e7f2      	b.n	800966a <vListInsert+0x18>

08009684 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009684:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009686:	6841      	ldr	r1, [r0, #4]
 8009688:	6882      	ldr	r2, [r0, #8]
 800968a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800968c:	6841      	ldr	r1, [r0, #4]
 800968e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	4282      	cmp	r2, r0
 8009694:	d006      	beq.n	80096a4 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009696:	2200      	movs	r2, #0
 8009698:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	3a01      	subs	r2, #1
 800969e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80096a0:	6818      	ldr	r0, [r3, #0]
}
 80096a2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80096a4:	6882      	ldr	r2, [r0, #8]
 80096a6:	605a      	str	r2, [r3, #4]
 80096a8:	e7f5      	b.n	8009696 <uxListRemove+0x12>
	...

080096ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80096ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ae:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096b0:	ad03      	add	r5, sp, #12
 80096b2:	2400      	movs	r4, #0
 80096b4:	9403      	str	r4, [sp, #12]
 80096b6:	9404      	str	r4, [sp, #16]
 80096b8:	9405      	str	r4, [sp, #20]
 80096ba:	9406      	str	r4, [sp, #24]
 80096bc:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80096be:	4b20      	ldr	r3, [pc, #128]	@ (8009740 <MX_GPIO_Init+0x94>)
 80096c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096c2:	f042 0201 	orr.w	r2, r2, #1
 80096c6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80096c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096ca:	f002 0201 	and.w	r2, r2, #1
 80096ce:	9201      	str	r2, [sp, #4]
 80096d0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80096d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096d4:	f042 0202 	orr.w	r2, r2, #2
 80096d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80096da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096dc:	f003 0302 	and.w	r3, r3, #2
 80096e0:	9302      	str	r3, [sp, #8]
 80096e2:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin, GPIO_PIN_RESET);
 80096e4:	4e17      	ldr	r6, [pc, #92]	@ (8009744 <MX_GPIO_Init+0x98>)
 80096e6:	4622      	mov	r2, r4
 80096e8:	2162      	movs	r1, #98	@ 0x62
 80096ea:	4630      	mov	r0, r6
 80096ec:	f002 fd98 	bl	800c220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MUX_SIG2_GPIO_Port, MUX_SIG2_Pin, GPIO_PIN_RESET);
 80096f0:	4622      	mov	r2, r4
 80096f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80096f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80096fa:	f002 fd91 	bl	800c220 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MUX_SIG1_Pin MUX_SIG3_Pin BMS_RESET_Pin */
  GPIO_InitStruct.Pin = MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin;
 80096fe:	2362      	movs	r3, #98	@ 0x62
 8009700:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009702:	2701      	movs	r7, #1
 8009704:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009706:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009708:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800970a:	4629      	mov	r1, r5
 800970c:	4630      	mov	r0, r6
 800970e:	f002 fcaf 	bl	800c070 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX_SIG2_Pin */
  GPIO_InitStruct.Pin = MUX_SIG2_Pin;
 8009712:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009716:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009718:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800971a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800971c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(MUX_SIG2_GPIO_Port, &GPIO_InitStruct);
 800971e:	4629      	mov	r1, r5
 8009720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009724:	f002 fca4 	bl	800c070 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_IN_Pin */
  GPIO_InitStruct.Pin = ALERT_IN_Pin;
 8009728:	2380      	movs	r3, #128	@ 0x80
 800972a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800972c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8009730:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009732:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(ALERT_IN_GPIO_Port, &GPIO_InitStruct);
 8009734:	4629      	mov	r1, r5
 8009736:	4630      	mov	r0, r6
 8009738:	f002 fc9a 	bl	800c070 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800973c:	b009      	add	sp, #36	@ 0x24
 800973e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009740:	40021000 	.word	0x40021000
 8009744:	48000400 	.word	0x48000400

08009748 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8009748:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800974a:	2001      	movs	r0, #1
 800974c:	f7ff fada 	bl	8008d04 <osDelay>
  for(;;)
 8009750:	e7fb      	b.n	800974a <StartDefaultTask+0x2>

08009752 <ReadCellVoltage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellVoltage */
void ReadCellVoltage(void *argument)
{
 8009752:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellVoltage */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8009754:	2001      	movs	r0, #1
 8009756:	f7ff fad5 	bl	8008d04 <osDelay>
  for(;;)
 800975a:	e7fb      	b.n	8009754 <ReadCellVoltage+0x2>

0800975c <ReadCellTemps>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellTemps */
void ReadCellTemps(void *argument)
{
 800975c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellTemps */
  /* Call the cell temperature monitoring task */
  CellTemp_MonitorTask(argument);
 800975e:	f7ff f8d7 	bl	8008910 <CellTemp_MonitorTask>
  /* USER CODE END ReadCellTemps */
}
 8009762:	bd08      	pop	{r3, pc}

08009764 <vApplicationMallocFailedHook>:
{
 8009764:	b500      	push	{lr}
 8009766:	b083      	sub	sp, #12
 8009768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800976c:	f383 8811 	msr	BASEPRI, r3
 8009770:	f3bf 8f6f 	isb	sy
 8009774:	f3bf 8f4f 	dsb	sy
    HAL_GPIO_TogglePin(GPIOB, MUX_SIG1_Pin);
 8009778:	2102      	movs	r1, #2
 800977a:	4806      	ldr	r0, [pc, #24]	@ (8009794 <vApplicationMallocFailedHook+0x30>)
 800977c:	f002 fd55 	bl	800c22a <HAL_GPIO_TogglePin>
    for(volatile uint32_t i = 0; i < 100000; i++);  // Busy wait
 8009780:	2300      	movs	r3, #0
 8009782:	9301      	str	r3, [sp, #4]
 8009784:	9a01      	ldr	r2, [sp, #4]
 8009786:	4b04      	ldr	r3, [pc, #16]	@ (8009798 <vApplicationMallocFailedHook+0x34>)
 8009788:	429a      	cmp	r2, r3
 800978a:	d8f5      	bhi.n	8009778 <vApplicationMallocFailedHook+0x14>
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	3301      	adds	r3, #1
 8009790:	9301      	str	r3, [sp, #4]
 8009792:	e7f7      	b.n	8009784 <vApplicationMallocFailedHook+0x20>
 8009794:	48000400 	.word	0x48000400
 8009798:	0001869f 	.word	0x0001869f

0800979c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800979c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800979e:	6802      	ldr	r2, [r0, #0]
 80097a0:	4b03      	ldr	r3, [pc, #12]	@ (80097b0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d000      	beq.n	80097a8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80097a6:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80097a8:	f001 f890 	bl	800a8cc <HAL_IncTick>
}
 80097ac:	e7fb      	b.n	80097a6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80097ae:	bf00      	nop
 80097b0:	40001000 	.word	0x40001000

080097b4 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80097b4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80097b6:	e7fe      	b.n	80097b6 <Error_Handler+0x2>

080097b8 <MX_ADC1_Init>:
{
 80097b8:	b500      	push	{lr}
 80097ba:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 80097bc:	2300      	movs	r3, #0
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	9302      	str	r3, [sp, #8]
 80097c4:	9303      	str	r3, [sp, #12]
 80097c6:	9304      	str	r3, [sp, #16]
 80097c8:	9305      	str	r3, [sp, #20]
  hadc1.Instance = ADC1;
 80097ca:	4818      	ldr	r0, [pc, #96]	@ (800982c <MX_ADC1_Init+0x74>)
 80097cc:	4a18      	ldr	r2, [pc, #96]	@ (8009830 <MX_ADC1_Init+0x78>)
 80097ce:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80097d0:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80097d2:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80097d4:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80097d6:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80097d8:	2204      	movs	r2, #4
 80097da:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80097dc:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80097de:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 80097e0:	2201      	movs	r2, #1
 80097e2:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80097e4:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80097e8:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80097ea:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80097ec:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80097f0:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80097f2:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80097f6:	f001 f8a9 	bl	800a94c <HAL_ADC_Init>
 80097fa:	b998      	cbnz	r0, 8009824 <MX_ADC1_Init+0x6c>
  sConfig.Channel = ADC_CHANNEL_5;  // ADC1 (PA0) - first thermistor channel
 80097fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009834 <MX_ADC1_Init+0x7c>)
 80097fe:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009800:	2306      	movs	r3, #6
 8009802:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;  // Longer sampling for high impedance thermistors
 8009804:	2307      	movs	r3, #7
 8009806:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009808:	237f      	movs	r3, #127	@ 0x7f
 800980a:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800980c:	2304      	movs	r3, #4
 800980e:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8009810:	2300      	movs	r3, #0
 8009812:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009814:	4669      	mov	r1, sp
 8009816:	4805      	ldr	r0, [pc, #20]	@ (800982c <MX_ADC1_Init+0x74>)
 8009818:	f001 f9da 	bl	800abd0 <HAL_ADC_ConfigChannel>
 800981c:	b920      	cbnz	r0, 8009828 <MX_ADC1_Init+0x70>
}
 800981e:	b007      	add	sp, #28
 8009820:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8009824:	f7ff ffc6 	bl	80097b4 <Error_Handler>
    Error_Handler();
 8009828:	f7ff ffc4 	bl	80097b4 <Error_Handler>
 800982c:	20003d10 	.word	0x20003d10
 8009830:	50040000 	.word	0x50040000
 8009834:	14f00020 	.word	0x14f00020

08009838 <MX_CAN1_Init>:
{
 8009838:	b500      	push	{lr}
 800983a:	b08b      	sub	sp, #44	@ 0x2c
  hcan1.Instance = CAN1;
 800983c:	4818      	ldr	r0, [pc, #96]	@ (80098a0 <MX_CAN1_Init+0x68>)
 800983e:	4b19      	ldr	r3, [pc, #100]	@ (80098a4 <MX_CAN1_Init+0x6c>)
 8009840:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 10;
 8009842:	230a      	movs	r3, #10
 8009844:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8009846:	2300      	movs	r3, #0
 8009848:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800984a:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800984c:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8009850:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8009852:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009856:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8009858:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800985a:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800985c:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800985e:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8009860:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8009862:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8009864:	f001 fdb7 	bl	800b3d6 <HAL_CAN_Init>
 8009868:	b9a8      	cbnz	r0, 8009896 <MX_CAN1_Init+0x5e>
  filterConfig.FilterBank = 0;
 800986a:	2300      	movs	r3, #0
 800986c:	9305      	str	r3, [sp, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800986e:	9306      	str	r3, [sp, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8009870:	2201      	movs	r2, #1
 8009872:	9207      	str	r2, [sp, #28]
  filterConfig.FilterIdHigh = 0x0000;
 8009874:	9300      	str	r3, [sp, #0]
  filterConfig.FilterIdLow = 0x0004;   // Only IDE bit set (extended ID)
 8009876:	2104      	movs	r1, #4
 8009878:	9101      	str	r1, [sp, #4]
  filterConfig.FilterMaskIdHigh = 0x0000;  // Don't care about any ID bits
 800987a:	9302      	str	r3, [sp, #8]
  filterConfig.FilterMaskIdLow = 0x0004;   // But we DO care about IDE bit (only extended)
 800987c:	9103      	str	r1, [sp, #12]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800987e:	9304      	str	r3, [sp, #16]
  filterConfig.FilterActivation = ENABLE;
 8009880:	9208      	str	r2, [sp, #32]
  filterConfig.SlaveStartFilterBank = 14;
 8009882:	230e      	movs	r3, #14
 8009884:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan1, &filterConfig) != HAL_OK)
 8009886:	4669      	mov	r1, sp
 8009888:	4805      	ldr	r0, [pc, #20]	@ (80098a0 <MX_CAN1_Init+0x68>)
 800988a:	f001 fe4a 	bl	800b522 <HAL_CAN_ConfigFilter>
 800988e:	b920      	cbnz	r0, 800989a <MX_CAN1_Init+0x62>
}
 8009890:	b00b      	add	sp, #44	@ 0x2c
 8009892:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8009896:	f7ff ff8d 	bl	80097b4 <Error_Handler>
    Error_Handler();
 800989a:	f7ff ff8b 	bl	80097b4 <Error_Handler>
 800989e:	bf00      	nop
 80098a0:	20003ce8 	.word	0x20003ce8
 80098a4:	40006400 	.word	0x40006400

080098a8 <MX_CRC_Init>:
{
 80098a8:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 80098aa:	4808      	ldr	r0, [pc, #32]	@ (80098cc <MX_CRC_Init+0x24>)
 80098ac:	4b08      	ldr	r3, [pc, #32]	@ (80098d0 <MX_CRC_Init+0x28>)
 80098ae:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80098b0:	2300      	movs	r3, #0
 80098b2:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80098b4:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80098b6:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80098b8:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80098ba:	2301      	movs	r3, #1
 80098bc:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80098be:	f002 f9b9 	bl	800bc34 <HAL_CRC_Init>
 80098c2:	b900      	cbnz	r0, 80098c6 <MX_CRC_Init+0x1e>
}
 80098c4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80098c6:	f7ff ff75 	bl	80097b4 <Error_Handler>
 80098ca:	bf00      	nop
 80098cc:	20003cc4 	.word	0x20003cc4
 80098d0:	40023000 	.word	0x40023000

080098d4 <MX_I2C1_Init>:
{
 80098d4:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 80098d6:	4811      	ldr	r0, [pc, #68]	@ (800991c <MX_I2C1_Init+0x48>)
 80098d8:	4b11      	ldr	r3, [pc, #68]	@ (8009920 <MX_I2C1_Init+0x4c>)
 80098da:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80098dc:	4b11      	ldr	r3, [pc, #68]	@ (8009924 <MX_I2C1_Init+0x50>)
 80098de:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80098e0:	2300      	movs	r3, #0
 80098e2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80098e4:	2201      	movs	r2, #1
 80098e6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80098e8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80098ea:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80098ec:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80098ee:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80098f0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80098f2:	f002 fca3 	bl	800c23c <HAL_I2C_Init>
 80098f6:	b950      	cbnz	r0, 800990e <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80098f8:	2100      	movs	r1, #0
 80098fa:	4808      	ldr	r0, [pc, #32]	@ (800991c <MX_I2C1_Init+0x48>)
 80098fc:	f002 fd02 	bl	800c304 <HAL_I2CEx_ConfigAnalogFilter>
 8009900:	b938      	cbnz	r0, 8009912 <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009902:	2100      	movs	r1, #0
 8009904:	4805      	ldr	r0, [pc, #20]	@ (800991c <MX_I2C1_Init+0x48>)
 8009906:	f002 fd2a 	bl	800c35e <HAL_I2CEx_ConfigDigitalFilter>
 800990a:	b920      	cbnz	r0, 8009916 <MX_I2C1_Init+0x42>
}
 800990c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800990e:	f7ff ff51 	bl	80097b4 <Error_Handler>
    Error_Handler();
 8009912:	f7ff ff4f 	bl	80097b4 <Error_Handler>
    Error_Handler();
 8009916:	f7ff ff4d 	bl	80097b4 <Error_Handler>
 800991a:	bf00      	nop
 800991c:	20003c70 	.word	0x20003c70
 8009920:	40005400 	.word	0x40005400
 8009924:	00503d58 	.word	0x00503d58

08009928 <MX_I2C3_Init>:
{
 8009928:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 800992a:	4811      	ldr	r0, [pc, #68]	@ (8009970 <MX_I2C3_Init+0x48>)
 800992c:	4b11      	ldr	r3, [pc, #68]	@ (8009974 <MX_I2C3_Init+0x4c>)
 800992e:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8009930:	4b11      	ldr	r3, [pc, #68]	@ (8009978 <MX_I2C3_Init+0x50>)
 8009932:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8009934:	2300      	movs	r3, #0
 8009936:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009938:	2201      	movs	r2, #1
 800993a:	60c2      	str	r2, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800993c:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800993e:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009940:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009942:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009944:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8009946:	f002 fc79 	bl	800c23c <HAL_I2C_Init>
 800994a:	b950      	cbnz	r0, 8009962 <MX_I2C3_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800994c:	2100      	movs	r1, #0
 800994e:	4808      	ldr	r0, [pc, #32]	@ (8009970 <MX_I2C3_Init+0x48>)
 8009950:	f002 fcd8 	bl	800c304 <HAL_I2CEx_ConfigAnalogFilter>
 8009954:	b938      	cbnz	r0, 8009966 <MX_I2C3_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8009956:	2100      	movs	r1, #0
 8009958:	4805      	ldr	r0, [pc, #20]	@ (8009970 <MX_I2C3_Init+0x48>)
 800995a:	f002 fd00 	bl	800c35e <HAL_I2CEx_ConfigDigitalFilter>
 800995e:	b920      	cbnz	r0, 800996a <MX_I2C3_Init+0x42>
}
 8009960:	bd08      	pop	{r3, pc}
    Error_Handler();
 8009962:	f7ff ff27 	bl	80097b4 <Error_Handler>
    Error_Handler();
 8009966:	f7ff ff25 	bl	80097b4 <Error_Handler>
    Error_Handler();
 800996a:	f7ff ff23 	bl	80097b4 <Error_Handler>
 800996e:	bf00      	nop
 8009970:	20003c1c 	.word	0x20003c1c
 8009974:	40005c00 	.word	0x40005c00
 8009978:	00503d58 	.word	0x00503d58

0800997c <SystemClock_Config>:
{
 800997c:	b500      	push	{lr}
 800997e:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009980:	2244      	movs	r2, #68	@ 0x44
 8009982:	2100      	movs	r1, #0
 8009984:	a805      	add	r0, sp, #20
 8009986:	f004 fff4 	bl	800e972 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800998a:	2300      	movs	r3, #0
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	9301      	str	r3, [sp, #4]
 8009990:	9302      	str	r3, [sp, #8]
 8009992:	9303      	str	r3, [sp, #12]
 8009994:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8009996:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800999a:	f002 fe9d 	bl	800c6d8 <HAL_PWREx_ControlVoltageScaling>
 800999e:	bb18      	cbnz	r0, 80099e8 <SystemClock_Config+0x6c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80099a0:	2302      	movs	r3, #2
 80099a2:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80099a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099a8:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80099aa:	2210      	movs	r2, #16
 80099ac:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80099ae:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80099b0:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80099b2:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80099b4:	2214      	movs	r2, #20
 80099b6:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80099b8:	2207      	movs	r2, #7
 80099ba:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80099bc:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80099be:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80099c0:	a805      	add	r0, sp, #20
 80099c2:	f002 ff6d 	bl	800c8a0 <HAL_RCC_OscConfig>
 80099c6:	b988      	cbnz	r0, 80099ec <SystemClock_Config+0x70>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80099c8:	230f      	movs	r3, #15
 80099ca:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80099cc:	2303      	movs	r3, #3
 80099ce:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80099d0:	2300      	movs	r3, #0
 80099d2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80099d4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80099d6:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80099d8:	2104      	movs	r1, #4
 80099da:	4668      	mov	r0, sp
 80099dc:	f003 fa96 	bl	800cf0c <HAL_RCC_ClockConfig>
 80099e0:	b930      	cbnz	r0, 80099f0 <SystemClock_Config+0x74>
}
 80099e2:	b017      	add	sp, #92	@ 0x5c
 80099e4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80099e8:	f7ff fee4 	bl	80097b4 <Error_Handler>
    Error_Handler();
 80099ec:	f7ff fee2 	bl	80097b4 <Error_Handler>
    Error_Handler();  
 80099f0:	f7ff fee0 	bl	80097b4 <Error_Handler>

080099f4 <main>:
{
 80099f4:	b508      	push	{r3, lr}
 80099f6:	b672      	cpsid	i
  SysTick->CTRL = 0;
 80099f8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80099fc:	2200      	movs	r2, #0
 80099fe:	611a      	str	r2, [r3, #16]
  SysTick->LOAD = 0;
 8009a00:	615a      	str	r2, [r3, #20]
  SysTick->VAL = 0;
 8009a02:	619a      	str	r2, [r3, #24]
  HAL_Init();
 8009a04:	f000 ff53 	bl	800a8ae <HAL_Init>
  SystemClock_Config();
 8009a08:	f7ff ffb8 	bl	800997c <SystemClock_Config>
  MX_GPIO_Init();
 8009a0c:	f7ff fe4e 	bl	80096ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8009a10:	f7ff fed2 	bl	80097b8 <MX_ADC1_Init>
  MX_CAN1_Init();
 8009a14:	f7ff ff10 	bl	8009838 <MX_CAN1_Init>
  MX_CRC_Init();
 8009a18:	f7ff ff46 	bl	80098a8 <MX_CRC_Init>
  MX_I2C1_Init();
 8009a1c:	f7ff ff5a 	bl	80098d4 <MX_I2C1_Init>
  MX_I2C3_Init();
 8009a20:	f7ff ff82 	bl	8009928 <MX_I2C3_Init>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8009a24:	217f      	movs	r1, #127	@ 0x7f
 8009a26:	4825      	ldr	r0, [pc, #148]	@ (8009abc <main+0xc8>)
 8009a28:	f001 fc89 	bl	800b33e <HAL_ADCEx_Calibration_Start>
 8009a2c:	b108      	cbz	r0, 8009a32 <main+0x3e>
    Error_Handler();
 8009a2e:	f7ff fec1 	bl	80097b4 <Error_Handler>
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8009a32:	4823      	ldr	r0, [pc, #140]	@ (8009ac0 <main+0xcc>)
 8009a34:	f001 fdf8 	bl	800b628 <HAL_CAN_Start>
 8009a38:	b108      	cbz	r0, 8009a3e <main+0x4a>
    Error_Handler();
 8009a3a:	f7ff febb 	bl	80097b4 <Error_Handler>
  osKernelInitialize();
 8009a3e:	f7ff f8cf 	bl	8008be0 <osKernelInitialize>
  I2C1Handle = osMutexNew(&I2C1_attributes);
 8009a42:	4820      	ldr	r0, [pc, #128]	@ (8009ac4 <main+0xd0>)
 8009a44:	f7ff f96c 	bl	8008d20 <osMutexNew>
 8009a48:	4b1f      	ldr	r3, [pc, #124]	@ (8009ac8 <main+0xd4>)
 8009a4a:	6018      	str	r0, [r3, #0]
  I2C3Handle = osMutexNew(&I2C3_attributes);
 8009a4c:	481f      	ldr	r0, [pc, #124]	@ (8009acc <main+0xd8>)
 8009a4e:	f7ff f967 	bl	8008d20 <osMutexNew>
 8009a52:	4b1f      	ldr	r3, [pc, #124]	@ (8009ad0 <main+0xdc>)
 8009a54:	6018      	str	r0, [r3, #0]
  CANHandle = osMutexNew(&CAN_attributes);
 8009a56:	481f      	ldr	r0, [pc, #124]	@ (8009ad4 <main+0xe0>)
 8009a58:	f7ff f962 	bl	8008d20 <osMutexNew>
 8009a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8009ad8 <main+0xe4>)
 8009a5e:	6018      	str	r0, [r3, #0]
  Config_Init();
 8009a60:	f7ff fb8c 	bl	800917c <Config_Init>
  if (ErrorMgr_Init() != HAL_OK)
 8009a64:	f7ff fbe0 	bl	8009228 <ErrorMgr_Init>
 8009a68:	b108      	cbz	r0, 8009a6e <main+0x7a>
    Error_Handler();
 8009a6a:	f7ff fea3 	bl	80097b4 <Error_Handler>
  if (CAN_Manager_Init() != HAL_OK)
 8009a6e:	f7fe fc35 	bl	80082dc <CAN_Manager_Init>
 8009a72:	b108      	cbz	r0, 8009a78 <main+0x84>
    Error_Handler();
 8009a74:	f7ff fe9e 	bl	80097b4 <Error_Handler>
  ErrorMgr_SetState(BMS_STATE_IDLE);
 8009a78:	2001      	movs	r0, #1
 8009a7a:	f7ff fc37 	bl	80092ec <ErrorMgr_SetState>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8009a7e:	4a17      	ldr	r2, [pc, #92]	@ (8009adc <main+0xe8>)
 8009a80:	2100      	movs	r1, #0
 8009a82:	4817      	ldr	r0, [pc, #92]	@ (8009ae0 <main+0xec>)
 8009a84:	f7ff f8e4 	bl	8008c50 <osThreadNew>
 8009a88:	4b16      	ldr	r3, [pc, #88]	@ (8009ae4 <main+0xf0>)
 8009a8a:	6018      	str	r0, [r3, #0]
  CellVoltageHandle = osThreadNew(ReadCellVoltage, NULL, &CellVoltage_attributes);
 8009a8c:	4a16      	ldr	r2, [pc, #88]	@ (8009ae8 <main+0xf4>)
 8009a8e:	2100      	movs	r1, #0
 8009a90:	4816      	ldr	r0, [pc, #88]	@ (8009aec <main+0xf8>)
 8009a92:	f7ff f8dd 	bl	8008c50 <osThreadNew>
 8009a96:	4b16      	ldr	r3, [pc, #88]	@ (8009af0 <main+0xfc>)
 8009a98:	6018      	str	r0, [r3, #0]
  CellTemperatureHandle = osThreadNew(ReadCellTemps, NULL, &CellTemperature_attributes);
 8009a9a:	4a16      	ldr	r2, [pc, #88]	@ (8009af4 <main+0x100>)
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	4816      	ldr	r0, [pc, #88]	@ (8009af8 <main+0x104>)
 8009aa0:	f7ff f8d6 	bl	8008c50 <osThreadNew>
 8009aa4:	4b15      	ldr	r3, [pc, #84]	@ (8009afc <main+0x108>)
 8009aa6:	6018      	str	r0, [r3, #0]
  CANManagerHandle = osThreadNew(CAN_ManagerTask, NULL, &CANManager_attributes);
 8009aa8:	4a15      	ldr	r2, [pc, #84]	@ (8009b00 <main+0x10c>)
 8009aaa:	2100      	movs	r1, #0
 8009aac:	4815      	ldr	r0, [pc, #84]	@ (8009b04 <main+0x110>)
 8009aae:	f7ff f8cf 	bl	8008c50 <osThreadNew>
 8009ab2:	4b15      	ldr	r3, [pc, #84]	@ (8009b08 <main+0x114>)
 8009ab4:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8009ab6:	f7ff f8a5 	bl	8008c04 <osKernelStart>
  while (1)
 8009aba:	e7fe      	b.n	8009aba <main+0xc6>
 8009abc:	20003d10 	.word	0x20003d10
 8009ac0:	20003ce8 	.word	0x20003ce8
 8009ac4:	0800ed4c 	.word	0x0800ed4c
 8009ac8:	20003c08 	.word	0x20003c08
 8009acc:	0800ed3c 	.word	0x0800ed3c
 8009ad0:	20003c04 	.word	0x20003c04
 8009ad4:	0800ed2c 	.word	0x0800ed2c
 8009ad8:	20003c00 	.word	0x20003c00
 8009adc:	0800edc8 	.word	0x0800edc8
 8009ae0:	08009749 	.word	0x08009749
 8009ae4:	20003c18 	.word	0x20003c18
 8009ae8:	0800eda4 	.word	0x0800eda4
 8009aec:	08009753 	.word	0x08009753
 8009af0:	20003c14 	.word	0x20003c14
 8009af4:	0800ed80 	.word	0x0800ed80
 8009af8:	0800975d 	.word	0x0800975d
 8009afc:	20003c10 	.word	0x20003c10
 8009b00:	0800ed5c 	.word	0x0800ed5c
 8009b04:	08008571 	.word	0x08008571
 8009b08:	20003c0c 	.word	0x20003c0c

08009b0c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b0c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b12:	4b0d      	ldr	r3, [pc, #52]	@ (8009b48 <prvTaskExitError+0x3c>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1a:	d008      	beq.n	8009b2e <prvTaskExitError+0x22>
 8009b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	e7fe      	b.n	8009b2c <prvTaskExitError+0x20>
 8009b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b32:	f383 8811 	msr	BASEPRI, r3
 8009b36:	f3bf 8f6f 	isb	sy
 8009b3a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b3e:	9b01      	ldr	r3, [sp, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d0fc      	beq.n	8009b3e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b44:	b002      	add	sp, #8
 8009b46:	4770      	bx	lr
 8009b48:	20000000 	.word	0x20000000

08009b4c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009b4c:	4808      	ldr	r0, [pc, #32]	@ (8009b70 <prvPortStartFirstTask+0x24>)
 8009b4e:	6800      	ldr	r0, [r0, #0]
 8009b50:	6800      	ldr	r0, [r0, #0]
 8009b52:	f380 8808 	msr	MSP, r0
 8009b56:	f04f 0000 	mov.w	r0, #0
 8009b5a:	f380 8814 	msr	CONTROL, r0
 8009b5e:	b662      	cpsie	i
 8009b60:	b661      	cpsie	f
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	df00      	svc	0
 8009b6c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009b6e:	0000      	.short	0x0000
 8009b70:	e000ed08 	.word	0xe000ed08

08009b74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009b74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009b84 <vPortEnableVFP+0x10>
 8009b78:	6801      	ldr	r1, [r0, #0]
 8009b7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009b7e:	6001      	str	r1, [r0, #0]
 8009b80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009b82:	0000      	.short	0x0000
 8009b84:	e000ed88 	.word	0xe000ed88

08009b88 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009b88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b8c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009b90:	f021 0101 	bic.w	r1, r1, #1
 8009b94:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009b98:	4b05      	ldr	r3, [pc, #20]	@ (8009bb0 <pxPortInitialiseStack+0x28>)
 8009b9a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009b9e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ba2:	f06f 0302 	mvn.w	r3, #2
 8009ba6:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8009baa:	3844      	subs	r0, #68	@ 0x44
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	08009b0d 	.word	0x08009b0d
	...

08009bc0 <SVC_Handler>:
	__asm volatile (
 8009bc0:	4b07      	ldr	r3, [pc, #28]	@ (8009be0 <pxCurrentTCBConst2>)
 8009bc2:	6819      	ldr	r1, [r3, #0]
 8009bc4:	6808      	ldr	r0, [r1, #0]
 8009bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bca:	f380 8809 	msr	PSP, r0
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f04f 0000 	mov.w	r0, #0
 8009bd6:	f380 8811 	msr	BASEPRI, r0
 8009bda:	4770      	bx	lr
 8009bdc:	f3af 8000 	nop.w

08009be0 <pxCurrentTCBConst2>:
 8009be0:	20004308 	.word	0x20004308

08009be4 <vPortEnterCritical>:
 8009be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8009c24 <vPortEnterCritical+0x40>)
 8009bf6:	6813      	ldr	r3, [r2, #0]
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d000      	beq.n	8009c02 <vPortEnterCritical+0x1e>
}
 8009c00:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c02:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009c06:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8009c0a:	f013 0fff 	tst.w	r3, #255	@ 0xff
 8009c0e:	d0f7      	beq.n	8009c00 <vPortEnterCritical+0x1c>
 8009c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c14:	f383 8811 	msr	BASEPRI, r3
 8009c18:	f3bf 8f6f 	isb	sy
 8009c1c:	f3bf 8f4f 	dsb	sy
 8009c20:	e7fe      	b.n	8009c20 <vPortEnterCritical+0x3c>
 8009c22:	bf00      	nop
 8009c24:	20000000 	.word	0x20000000

08009c28 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009c28:	4b09      	ldr	r3, [pc, #36]	@ (8009c50 <vPortExitCritical+0x28>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	b943      	cbnz	r3, 8009c40 <vPortExitCritical+0x18>
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	e7fe      	b.n	8009c3e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009c40:	3b01      	subs	r3, #1
 8009c42:	4a03      	ldr	r2, [pc, #12]	@ (8009c50 <vPortExitCritical+0x28>)
 8009c44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c46:	b90b      	cbnz	r3, 8009c4c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009c48:	f383 8811 	msr	BASEPRI, r3
}
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop
 8009c50:	20000000 	.word	0x20000000
	...

08009c60 <PendSV_Handler>:
	__asm volatile
 8009c60:	f3ef 8009 	mrs	r0, PSP
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	4b15      	ldr	r3, [pc, #84]	@ (8009cc0 <pxCurrentTCBConst>)
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	f01e 0f10 	tst.w	lr, #16
 8009c70:	bf08      	it	eq
 8009c72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009c76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c7a:	6010      	str	r0, [r2, #0]
 8009c7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009c80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009c84:	f380 8811 	msr	BASEPRI, r0
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f004 f9f8 	bl	800e084 <vTaskSwitchContext>
 8009c94:	f04f 0000 	mov.w	r0, #0
 8009c98:	f380 8811 	msr	BASEPRI, r0
 8009c9c:	bc09      	pop	{r0, r3}
 8009c9e:	6819      	ldr	r1, [r3, #0]
 8009ca0:	6808      	ldr	r0, [r1, #0]
 8009ca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca6:	f01e 0f10 	tst.w	lr, #16
 8009caa:	bf08      	it	eq
 8009cac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009cb0:	f380 8809 	msr	PSP, r0
 8009cb4:	f3bf 8f6f 	isb	sy
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	f3af 8000 	nop.w

08009cc0 <pxCurrentTCBConst>:
 8009cc0:	20004308 	.word	0x20004308

08009cc4 <xPortSysTickHandler>:
{
 8009cc4:	b508      	push	{r3, lr}
	__asm volatile
 8009cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cca:	f383 8811 	msr	BASEPRI, r3
 8009cce:	f3bf 8f6f 	isb	sy
 8009cd2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8009cd6:	f004 f8a7 	bl	800de28 <xTaskIncrementTick>
 8009cda:	b128      	cbz	r0, 8009ce8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009cdc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009ce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ce4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8009ce8:	2300      	movs	r3, #0
 8009cea:	f383 8811 	msr	BASEPRI, r3
}
 8009cee:	bd08      	pop	{r3, pc}

08009cf0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009cf0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009cf8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009cfa:	4b05      	ldr	r3, [pc, #20]	@ (8009d10 <vPortSetupTimerInterrupt+0x20>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4905      	ldr	r1, [pc, #20]	@ (8009d14 <vPortSetupTimerInterrupt+0x24>)
 8009d00:	fba1 1303 	umull	r1, r3, r1, r3
 8009d04:	099b      	lsrs	r3, r3, #6
 8009d06:	3b01      	subs	r3, #1
 8009d08:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009d0a:	2307      	movs	r3, #7
 8009d0c:	6113      	str	r3, [r2, #16]
}
 8009d0e:	4770      	bx	lr
 8009d10:	2000002c 	.word	0x2000002c
 8009d14:	10624dd3 	.word	0x10624dd3

08009d18 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d18:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009d1c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8009d20:	4b3d      	ldr	r3, [pc, #244]	@ (8009e18 <xPortStartScheduler+0x100>)
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d01c      	beq.n	8009d60 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d26:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009d2a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8009d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8009e1c <xPortStartScheduler+0x104>)
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d01e      	beq.n	8009d72 <xPortStartScheduler+0x5a>
{
 8009d34:	b530      	push	{r4, r5, lr}
 8009d36:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d38:	4b39      	ldr	r3, [pc, #228]	@ (8009e20 <xPortStartScheduler+0x108>)
 8009d3a:	781a      	ldrb	r2, [r3, #0]
 8009d3c:	b2d2      	uxtb	r2, r2
 8009d3e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d40:	22ff      	movs	r2, #255	@ 0xff
 8009d42:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d4c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009d50:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d54:	4a33      	ldr	r2, [pc, #204]	@ (8009e24 <xPortStartScheduler+0x10c>)
 8009d56:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d58:	4b33      	ldr	r3, [pc, #204]	@ (8009e28 <xPortStartScheduler+0x110>)
 8009d5a:	2207      	movs	r2, #7
 8009d5c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d5e:	e01b      	b.n	8009d98 <xPortStartScheduler+0x80>
	__asm volatile
 8009d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d64:	f383 8811 	msr	BASEPRI, r3
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d70:	e7fe      	b.n	8009d70 <xPortStartScheduler+0x58>
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	f383 8811 	msr	BASEPRI, r3
 8009d7a:	f3bf 8f6f 	isb	sy
 8009d7e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d82:	e7fe      	b.n	8009d82 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8009d84:	4a28      	ldr	r2, [pc, #160]	@ (8009e28 <xPortStartScheduler+0x110>)
 8009d86:	6813      	ldr	r3, [r2, #0]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d8c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009d90:	005b      	lsls	r3, r3, #1
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d98:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009d9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009da0:	d1f0      	bne.n	8009d84 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009da2:	4b21      	ldr	r3, [pc, #132]	@ (8009e28 <xPortStartScheduler+0x110>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d008      	beq.n	8009dbc <xPortStartScheduler+0xa4>
 8009daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dae:	f383 8811 	msr	BASEPRI, r3
 8009db2:	f3bf 8f6f 	isb	sy
 8009db6:	f3bf 8f4f 	dsb	sy
 8009dba:	e7fe      	b.n	8009dba <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dbc:	021b      	lsls	r3, r3, #8
 8009dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8009e28 <xPortStartScheduler+0x110>)
 8009dc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009dc2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009dc6:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009dc8:	9b01      	ldr	r3, [sp, #4]
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	4a14      	ldr	r2, [pc, #80]	@ (8009e20 <xPortStartScheduler+0x108>)
 8009dce:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009dd0:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8009dd4:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8009dd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ddc:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009de0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8009de4:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009de8:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8009dec:	f7ff ff80 	bl	8009cf0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8009df0:	2500      	movs	r5, #0
 8009df2:	4b0e      	ldr	r3, [pc, #56]	@ (8009e2c <xPortStartScheduler+0x114>)
 8009df4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8009df6:	f7ff febd 	bl	8009b74 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009dfa:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8009dfe:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009e02:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8009e06:	f7ff fea1 	bl	8009b4c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009e0a:	f004 f93b 	bl	800e084 <vTaskSwitchContext>
	prvTaskExitError();
 8009e0e:	f7ff fe7d 	bl	8009b0c <prvTaskExitError>
}
 8009e12:	4628      	mov	r0, r5
 8009e14:	b003      	add	sp, #12
 8009e16:	bd30      	pop	{r4, r5, pc}
 8009e18:	410fc271 	.word	0x410fc271
 8009e1c:	410fc270 	.word	0x410fc270
 8009e20:	e000e400 	.word	0xe000e400
 8009e24:	20003d78 	.word	0x20003d78
 8009e28:	20003d74 	.word	0x20003d74
 8009e2c:	20000000 	.word	0x20000000

08009e30 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009e30:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009e34:	2b0f      	cmp	r3, #15
 8009e36:	d90e      	bls.n	8009e56 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009e38:	4a11      	ldr	r2, [pc, #68]	@ (8009e80 <vPortValidateInterruptPriority+0x50>)
 8009e3a:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e3c:	4b11      	ldr	r3, [pc, #68]	@ (8009e84 <vPortValidateInterruptPriority+0x54>)
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d208      	bcs.n	8009e56 <vPortValidateInterruptPriority+0x26>
 8009e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	e7fe      	b.n	8009e54 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e56:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009e5a:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8009e5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e62:	4a09      	ldr	r2, [pc, #36]	@ (8009e88 <vPortValidateInterruptPriority+0x58>)
 8009e64:	6812      	ldr	r2, [r2, #0]
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d908      	bls.n	8009e7c <vPortValidateInterruptPriority+0x4c>
 8009e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6e:	f383 8811 	msr	BASEPRI, r3
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	e7fe      	b.n	8009e7a <vPortValidateInterruptPriority+0x4a>
	}
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	e000e3f0 	.word	0xe000e3f0
 8009e84:	20003d78 	.word	0x20003d78
 8009e88:	20003d74 	.word	0x20003d74

08009e8c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009e8c:	4603      	mov	r3, r0
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009e8e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009e90:	b118      	cbz	r0, 8009e9a <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e94:	6818      	ldr	r0, [r3, #0]
 8009e96:	f1c0 0038 	rsb	r0, r0, #56	@ 0x38
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 8009e9a:	4770      	bx	lr

08009e9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009e9c:	b510      	push	{r4, lr}
 8009e9e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ea0:	f7ff fea0 	bl	8009be4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009ea4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009ea6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d004      	beq.n	8009eb6 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8009eac:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8009eae:	f7ff febb 	bl	8009c28 <vPortExitCritical>

	return xReturn;
}
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009eb6:	2401      	movs	r4, #1
 8009eb8:	e7f9      	b.n	8009eae <prvIsQueueFull+0x12>

08009eba <prvIsQueueEmpty>:
{
 8009eba:	b510      	push	{r4, lr}
 8009ebc:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009ebe:	f7ff fe91 	bl	8009be4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009ec2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009ec4:	b923      	cbnz	r3, 8009ed0 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8009ec6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009ec8:	f7ff feae 	bl	8009c28 <vPortExitCritical>
}
 8009ecc:	4620      	mov	r0, r4
 8009ece:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8009ed0:	2400      	movs	r4, #0
 8009ed2:	e7f9      	b.n	8009ec8 <prvIsQueueEmpty+0xe>

08009ed4 <prvCopyDataToQueue>:
{
 8009ed4:	b570      	push	{r4, r5, r6, lr}
 8009ed6:	4604      	mov	r4, r0
 8009ed8:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009eda:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009edc:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8009ede:	b95a      	cbnz	r2, 8009ef8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ee0:	6803      	ldr	r3, [r0, #0]
 8009ee2:	b11b      	cbz	r3, 8009eec <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8009ee4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ee6:	3601      	adds	r6, #1
 8009ee8:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 8009eea:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009eec:	6880      	ldr	r0, [r0, #8]
 8009eee:	f004 fa47 	bl	800e380 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	60a3      	str	r3, [r4, #8]
 8009ef6:	e7f6      	b.n	8009ee6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8009ef8:	b96d      	cbnz	r5, 8009f16 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009efa:	6840      	ldr	r0, [r0, #4]
 8009efc:	f004 fd6c 	bl	800e9d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f00:	6863      	ldr	r3, [r4, #4]
 8009f02:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8009f04:	4413      	add	r3, r2
 8009f06:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f08:	68a2      	ldr	r2, [r4, #8]
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d319      	bcc.n	8009f42 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8009f12:	4628      	mov	r0, r5
 8009f14:	e7e7      	b.n	8009ee6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009f16:	68c0      	ldr	r0, [r0, #12]
 8009f18:	f004 fd5e 	bl	800e9d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009f1c:	68e3      	ldr	r3, [r4, #12]
 8009f1e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8009f20:	4251      	negs	r1, r2
 8009f22:	1a9b      	subs	r3, r3, r2
 8009f24:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f26:	6822      	ldr	r2, [r4, #0]
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d202      	bcs.n	8009f32 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009f2c:	68a3      	ldr	r3, [r4, #8]
 8009f2e:	440b      	add	r3, r1
 8009f30:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8009f32:	2d02      	cmp	r5, #2
 8009f34:	d001      	beq.n	8009f3a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8009f36:	2000      	movs	r0, #0
 8009f38:	e7d5      	b.n	8009ee6 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f3a:	b126      	cbz	r6, 8009f46 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8009f3c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8009f3e:	2000      	movs	r0, #0
 8009f40:	e7d1      	b.n	8009ee6 <prvCopyDataToQueue+0x12>
 8009f42:	4628      	mov	r0, r5
 8009f44:	e7cf      	b.n	8009ee6 <prvCopyDataToQueue+0x12>
 8009f46:	2000      	movs	r0, #0
 8009f48:	e7cd      	b.n	8009ee6 <prvCopyDataToQueue+0x12>

08009f4a <prvCopyDataFromQueue>:
{
 8009f4a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f4c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8009f4e:	b16a      	cbz	r2, 8009f6c <prvCopyDataFromQueue+0x22>
{
 8009f50:	b510      	push	{r4, lr}
 8009f52:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f54:	68d9      	ldr	r1, [r3, #12]
 8009f56:	4411      	add	r1, r2
 8009f58:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f5a:	689c      	ldr	r4, [r3, #8]
 8009f5c:	42a1      	cmp	r1, r4
 8009f5e:	d301      	bcc.n	8009f64 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f60:	6819      	ldr	r1, [r3, #0]
 8009f62:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f64:	68d9      	ldr	r1, [r3, #12]
 8009f66:	f004 fd37 	bl	800e9d8 <memcpy>
}
 8009f6a:	bd10      	pop	{r4, pc}
 8009f6c:	4770      	bx	lr

08009f6e <prvUnlockQueue>:
{
 8009f6e:	b538      	push	{r3, r4, r5, lr}
 8009f70:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8009f72:	f7ff fe37 	bl	8009be4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009f76:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8009f7a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f7c:	e001      	b.n	8009f82 <prvUnlockQueue+0x14>
			--cTxLock;
 8009f7e:	3c01      	subs	r4, #1
 8009f80:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f82:	2c00      	cmp	r4, #0
 8009f84:	dd0a      	ble.n	8009f9c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f86:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8009f88:	b143      	cbz	r3, 8009f9c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f8a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8009f8e:	f004 f8f9 	bl	800e184 <xTaskRemoveFromEventList>
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d0f3      	beq.n	8009f7e <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8009f96:	f004 f98b 	bl	800e2b0 <vTaskMissedYield>
 8009f9a:	e7f0      	b.n	8009f7e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8009f9c:	23ff      	movs	r3, #255	@ 0xff
 8009f9e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8009fa2:	f7ff fe41 	bl	8009c28 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009fa6:	f7ff fe1d 	bl	8009be4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009faa:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8009fae:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fb0:	e001      	b.n	8009fb6 <prvUnlockQueue+0x48>
				--cRxLock;
 8009fb2:	3c01      	subs	r4, #1
 8009fb4:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fb6:	2c00      	cmp	r4, #0
 8009fb8:	dd0a      	ble.n	8009fd0 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fba:	692b      	ldr	r3, [r5, #16]
 8009fbc:	b143      	cbz	r3, 8009fd0 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fbe:	f105 0010 	add.w	r0, r5, #16
 8009fc2:	f004 f8df 	bl	800e184 <xTaskRemoveFromEventList>
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	d0f3      	beq.n	8009fb2 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8009fca:	f004 f971 	bl	800e2b0 <vTaskMissedYield>
 8009fce:	e7f0      	b.n	8009fb2 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8009fd0:	23ff      	movs	r3, #255	@ 0xff
 8009fd2:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8009fd6:	f7ff fe27 	bl	8009c28 <vPortExitCritical>
}
 8009fda:	bd38      	pop	{r3, r4, r5, pc}

08009fdc <xQueueGenericReset>:
{
 8009fdc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8009fde:	b1e0      	cbz	r0, 800a01a <xQueueGenericReset+0x3e>
 8009fe0:	460d      	mov	r5, r1
 8009fe2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009fe4:	f7ff fdfe 	bl	8009be4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8009fec:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8009fee:	fb01 3002 	mla	r0, r1, r2, r3
 8009ff2:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ff8:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ffa:	3a01      	subs	r2, #1
 8009ffc:	fb02 3301 	mla	r3, r2, r1, r3
 800a000:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a002:	23ff      	movs	r3, #255	@ 0xff
 800a004:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a008:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800a00c:	b9fd      	cbnz	r5, 800a04e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a00e:	6923      	ldr	r3, [r4, #16]
 800a010:	b963      	cbnz	r3, 800a02c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 800a012:	f7ff fe09 	bl	8009c28 <vPortExitCritical>
}
 800a016:	2001      	movs	r0, #1
 800a018:	bd38      	pop	{r3, r4, r5, pc}
 800a01a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01e:	f383 8811 	msr	BASEPRI, r3
 800a022:	f3bf 8f6f 	isb	sy
 800a026:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800a02a:	e7fe      	b.n	800a02a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a02c:	f104 0010 	add.w	r0, r4, #16
 800a030:	f004 f8a8 	bl	800e184 <xTaskRemoveFromEventList>
 800a034:	2800      	cmp	r0, #0
 800a036:	d0ec      	beq.n	800a012 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800a038:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a03c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a040:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a044:	f3bf 8f4f 	dsb	sy
 800a048:	f3bf 8f6f 	isb	sy
 800a04c:	e7e1      	b.n	800a012 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a04e:	f104 0010 	add.w	r0, r4, #16
 800a052:	f7ff fae5 	bl	8009620 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a056:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a05a:	f7ff fae1 	bl	8009620 <vListInitialise>
 800a05e:	e7d8      	b.n	800a012 <xQueueGenericReset+0x36>

0800a060 <prvInitialiseNewQueue>:
{
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	461d      	mov	r5, r3
 800a064:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800a066:	460b      	mov	r3, r1
 800a068:	b949      	cbnz	r1, 800a07e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a06a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800a06c:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a06e:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a070:	2101      	movs	r1, #1
 800a072:	4620      	mov	r0, r4
 800a074:	f7ff ffb2 	bl	8009fdc <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800a078:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 800a07c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a07e:	6022      	str	r2, [r4, #0]
 800a080:	e7f4      	b.n	800a06c <prvInitialiseNewQueue+0xc>

0800a082 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a082:	b940      	cbnz	r0, 800a096 <xQueueGenericCreateStatic+0x14>
 800a084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a088:	f383 8811 	msr	BASEPRI, r3
 800a08c:	f3bf 8f6f 	isb	sy
 800a090:	f3bf 8f4f 	dsb	sy
 800a094:	e7fe      	b.n	800a094 <xQueueGenericCreateStatic+0x12>
	{
 800a096:	b510      	push	{r4, lr}
 800a098:	b084      	sub	sp, #16
 800a09a:	461c      	mov	r4, r3
 800a09c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 800a09e:	b153      	cbz	r3, 800a0b6 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a0a0:	b192      	cbz	r2, 800a0c8 <xQueueGenericCreateStatic+0x46>
 800a0a2:	b989      	cbnz	r1, 800a0c8 <xQueueGenericCreateStatic+0x46>
 800a0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a8:	f383 8811 	msr	BASEPRI, r3
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	e7fe      	b.n	800a0b4 <xQueueGenericCreateStatic+0x32>
 800a0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ba:	f383 8811 	msr	BASEPRI, r3
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 800a0c6:	e7fe      	b.n	800a0c6 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a0c8:	b16a      	cbz	r2, 800a0e6 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a0ca:	2350      	movs	r3, #80	@ 0x50
 800a0cc:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a0ce:	9b03      	ldr	r3, [sp, #12]
 800a0d0:	2b50      	cmp	r3, #80	@ 0x50
 800a0d2:	d013      	beq.n	800a0fc <xQueueGenericCreateStatic+0x7a>
 800a0d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d8:	f383 8811 	msr	BASEPRI, r3
 800a0dc:	f3bf 8f6f 	isb	sy
 800a0e0:	f3bf 8f4f 	dsb	sy
 800a0e4:	e7fe      	b.n	800a0e4 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a0e6:	2900      	cmp	r1, #0
 800a0e8:	d0ef      	beq.n	800a0ca <xQueueGenericCreateStatic+0x48>
 800a0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ee:	f383 8811 	msr	BASEPRI, r3
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	e7fe      	b.n	800a0fa <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a0fc:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a0fe:	2301      	movs	r3, #1
 800a100:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a104:	9400      	str	r4, [sp, #0]
 800a106:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800a10a:	4660      	mov	r0, ip
 800a10c:	f7ff ffa8 	bl	800a060 <prvInitialiseNewQueue>
	}
 800a110:	4620      	mov	r0, r4
 800a112:	b004      	add	sp, #16
 800a114:	bd10      	pop	{r4, pc}

0800a116 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a116:	b940      	cbnz	r0, 800a12a <xQueueGenericCreate+0x14>
 800a118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11c:	f383 8811 	msr	BASEPRI, r3
 800a120:	f3bf 8f6f 	isb	sy
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	e7fe      	b.n	800a128 <xQueueGenericCreate+0x12>
	{
 800a12a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a12c:	b083      	sub	sp, #12
 800a12e:	460d      	mov	r5, r1
 800a130:	4614      	mov	r4, r2
 800a132:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a134:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a138:	3050      	adds	r0, #80	@ 0x50
 800a13a:	f7ff f99b 	bl	8009474 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800a13e:	4607      	mov	r7, r0
 800a140:	b150      	cbz	r0, 800a158 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a142:	2300      	movs	r3, #0
 800a144:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a148:	9000      	str	r0, [sp, #0]
 800a14a:	4623      	mov	r3, r4
 800a14c:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 800a150:	4629      	mov	r1, r5
 800a152:	4630      	mov	r0, r6
 800a154:	f7ff ff84 	bl	800a060 <prvInitialiseNewQueue>
	}
 800a158:	4638      	mov	r0, r7
 800a15a:	b003      	add	sp, #12
 800a15c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a15e <xQueueGenericSend>:
{
 800a15e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a160:	b085      	sub	sp, #20
 800a162:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800a164:	b188      	cbz	r0, 800a18a <xQueueGenericSend+0x2c>
 800a166:	460f      	mov	r7, r1
 800a168:	461d      	mov	r5, r3
 800a16a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a16c:	b1b1      	cbz	r1, 800a19c <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a16e:	2d02      	cmp	r5, #2
 800a170:	d120      	bne.n	800a1b4 <xQueueGenericSend+0x56>
 800a172:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a174:	2b01      	cmp	r3, #1
 800a176:	d01d      	beq.n	800a1b4 <xQueueGenericSend+0x56>
 800a178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17c:	f383 8811 	msr	BASEPRI, r3
 800a180:	f3bf 8f6f 	isb	sy
 800a184:	f3bf 8f4f 	dsb	sy
 800a188:	e7fe      	b.n	800a188 <xQueueGenericSend+0x2a>
 800a18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800a19a:	e7fe      	b.n	800a19a <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a19c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d0e5      	beq.n	800a16e <xQueueGenericSend+0x10>
 800a1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a6:	f383 8811 	msr	BASEPRI, r3
 800a1aa:	f3bf 8f6f 	isb	sy
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	e7fe      	b.n	800a1b2 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1b4:	f004 f888 	bl	800e2c8 <xTaskGetSchedulerState>
 800a1b8:	4606      	mov	r6, r0
 800a1ba:	b958      	cbnz	r0, 800a1d4 <xQueueGenericSend+0x76>
 800a1bc:	9b01      	ldr	r3, [sp, #4]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d048      	beq.n	800a254 <xQueueGenericSend+0xf6>
 800a1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	e7fe      	b.n	800a1d2 <xQueueGenericSend+0x74>
 800a1d4:	2600      	movs	r6, #0
 800a1d6:	e03d      	b.n	800a254 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a1d8:	462a      	mov	r2, r5
 800a1da:	4639      	mov	r1, r7
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f7ff fe79 	bl	8009ed4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a1e2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a1e4:	b97b      	cbnz	r3, 800a206 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 800a1e6:	b148      	cbz	r0, 800a1fc <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 800a1e8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a1ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1f0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800a1fc:	f7ff fd14 	bl	8009c28 <vPortExitCritical>
				return pdPASS;
 800a200:	2001      	movs	r0, #1
}
 800a202:	b005      	add	sp, #20
 800a204:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a206:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a20a:	f003 ffbb 	bl	800e184 <xTaskRemoveFromEventList>
 800a20e:	2800      	cmp	r0, #0
 800a210:	d0f4      	beq.n	800a1fc <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 800a212:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a21a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a21e:	f3bf 8f4f 	dsb	sy
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	e7e9      	b.n	800a1fc <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 800a228:	f7ff fcfe 	bl	8009c28 <vPortExitCritical>
					return errQUEUE_FULL;
 800a22c:	2000      	movs	r0, #0
 800a22e:	e7e8      	b.n	800a202 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a230:	a802      	add	r0, sp, #8
 800a232:	f003 ffed 	bl	800e210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a236:	2601      	movs	r6, #1
 800a238:	e019      	b.n	800a26e <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 800a23a:	2300      	movs	r3, #0
 800a23c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a240:	e021      	b.n	800a286 <xQueueGenericSend+0x128>
 800a242:	2300      	movs	r3, #0
 800a244:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a248:	e023      	b.n	800a292 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 800a24a:	4620      	mov	r0, r4
 800a24c:	f7ff fe8f 	bl	8009f6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a250:	f003 fe76 	bl	800df40 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800a254:	f7ff fcc6 	bl	8009be4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a258:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a25a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d3bb      	bcc.n	800a1d8 <xQueueGenericSend+0x7a>
 800a260:	2d02      	cmp	r5, #2
 800a262:	d0b9      	beq.n	800a1d8 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a264:	9b01      	ldr	r3, [sp, #4]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d0de      	beq.n	800a228 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 800a26a:	2e00      	cmp	r6, #0
 800a26c:	d0e0      	beq.n	800a230 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 800a26e:	f7ff fcdb 	bl	8009c28 <vPortExitCritical>
		vTaskSuspendAll();
 800a272:	f003 fdc3 	bl	800ddfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a276:	f7ff fcb5 	bl	8009be4 <vPortEnterCritical>
 800a27a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a27e:	b252      	sxtb	r2, r2
 800a280:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a284:	d0d9      	beq.n	800a23a <xQueueGenericSend+0xdc>
 800a286:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a28a:	b252      	sxtb	r2, r2
 800a28c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a290:	d0d7      	beq.n	800a242 <xQueueGenericSend+0xe4>
 800a292:	f7ff fcc9 	bl	8009c28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a296:	a901      	add	r1, sp, #4
 800a298:	a802      	add	r0, sp, #8
 800a29a:	f003 ffc5 	bl	800e228 <xTaskCheckForTimeOut>
 800a29e:	b9d8      	cbnz	r0, 800a2d8 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a2a0:	4620      	mov	r0, r4
 800a2a2:	f7ff fdfb 	bl	8009e9c <prvIsQueueFull>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d0cf      	beq.n	800a24a <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a2aa:	9901      	ldr	r1, [sp, #4]
 800a2ac:	f104 0010 	add.w	r0, r4, #16
 800a2b0:	f003 ff34 	bl	800e11c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	f7ff fe5a 	bl	8009f6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a2ba:	f003 fe41 	bl	800df40 <xTaskResumeAll>
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d1c8      	bne.n	800a254 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 800a2c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a2c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ca:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a2ce:	f3bf 8f4f 	dsb	sy
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	e7bd      	b.n	800a254 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f7ff fe48 	bl	8009f6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a2de:	f003 fe2f 	bl	800df40 <xTaskResumeAll>
			return errQUEUE_FULL;
 800a2e2:	2000      	movs	r0, #0
 800a2e4:	e78d      	b.n	800a202 <xQueueGenericSend+0xa4>

0800a2e6 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 800a2e6:	b148      	cbz	r0, 800a2fc <prvInitialiseMutex+0x16>
	{
 800a2e8:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a2ee:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a2f0:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	460a      	mov	r2, r1
 800a2f6:	f7ff ff32 	bl	800a15e <xQueueGenericSend>
	}
 800a2fa:	bd08      	pop	{r3, pc}
 800a2fc:	4770      	bx	lr

0800a2fe <xQueueCreateMutex>:
	{
 800a2fe:	b510      	push	{r4, lr}
 800a300:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a302:	2100      	movs	r1, #0
 800a304:	2001      	movs	r0, #1
 800a306:	f7ff ff06 	bl	800a116 <xQueueGenericCreate>
 800a30a:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a30c:	f7ff ffeb 	bl	800a2e6 <prvInitialiseMutex>
	}
 800a310:	4620      	mov	r0, r4
 800a312:	bd10      	pop	{r4, pc}

0800a314 <xQueueCreateMutexStatic>:
	{
 800a314:	b510      	push	{r4, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a31a:	9000      	str	r0, [sp, #0]
 800a31c:	2200      	movs	r2, #0
 800a31e:	4611      	mov	r1, r2
 800a320:	2001      	movs	r0, #1
 800a322:	f7ff feae 	bl	800a082 <xQueueGenericCreateStatic>
 800a326:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a328:	f7ff ffdd 	bl	800a2e6 <prvInitialiseMutex>
	}
 800a32c:	4620      	mov	r0, r4
 800a32e:	b002      	add	sp, #8
 800a330:	bd10      	pop	{r4, pc}

0800a332 <xQueueGiveMutexRecursive>:
	{
 800a332:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800a334:	b138      	cbz	r0, 800a346 <xQueueGiveMutexRecursive+0x14>
 800a336:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a338:	6885      	ldr	r5, [r0, #8]
 800a33a:	f003 ffbf 	bl	800e2bc <xTaskGetCurrentTaskHandle>
 800a33e:	4285      	cmp	r5, r0
 800a340:	d00a      	beq.n	800a358 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800a342:	2000      	movs	r0, #0
	}
 800a344:	bd38      	pop	{r3, r4, r5, pc}
 800a346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34a:	f383 8811 	msr	BASEPRI, r3
 800a34e:	f3bf 8f6f 	isb	sy
 800a352:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 800a356:	e7fe      	b.n	800a356 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a358:	68e3      	ldr	r3, [r4, #12]
 800a35a:	3b01      	subs	r3, #1
 800a35c:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a35e:	b10b      	cbz	r3, 800a364 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800a360:	2001      	movs	r0, #1
		return xReturn;
 800a362:	e7ef      	b.n	800a344 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a364:	461a      	mov	r2, r3
 800a366:	4619      	mov	r1, r3
 800a368:	4620      	mov	r0, r4
 800a36a:	f7ff fef8 	bl	800a15e <xQueueGenericSend>
			xReturn = pdPASS;
 800a36e:	2001      	movs	r0, #1
 800a370:	e7e8      	b.n	800a344 <xQueueGiveMutexRecursive+0x12>

0800a372 <xQueueGenericSendFromISR>:
{
 800a372:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800a376:	b190      	cbz	r0, 800a39e <xQueueGenericSendFromISR+0x2c>
 800a378:	460f      	mov	r7, r1
 800a37a:	4616      	mov	r6, r2
 800a37c:	461c      	mov	r4, r3
 800a37e:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a380:	b1b1      	cbz	r1, 800a3b0 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a382:	2c02      	cmp	r4, #2
 800a384:	d120      	bne.n	800a3c8 <xQueueGenericSendFromISR+0x56>
 800a386:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d01d      	beq.n	800a3c8 <xQueueGenericSendFromISR+0x56>
 800a38c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	e7fe      	b.n	800a39c <xQueueGenericSendFromISR+0x2a>
 800a39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a2:	f383 8811 	msr	BASEPRI, r3
 800a3a6:	f3bf 8f6f 	isb	sy
 800a3aa:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800a3ae:	e7fe      	b.n	800a3ae <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3b0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d0e5      	beq.n	800a382 <xQueueGenericSendFromISR+0x10>
 800a3b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ba:	f383 8811 	msr	BASEPRI, r3
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f3bf 8f4f 	dsb	sy
 800a3c6:	e7fe      	b.n	800a3c6 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a3c8:	f7ff fd32 	bl	8009e30 <vPortValidateInterruptPriority>
	__asm volatile
 800a3cc:	f3ef 8811 	mrs	r8, BASEPRI
 800a3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a3e0:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 800a3e2:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d306      	bcc.n	800a3f6 <xQueueGenericSendFromISR+0x84>
 800a3e8:	2c02      	cmp	r4, #2
 800a3ea:	d004      	beq.n	800a3f6 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 800a3ec:	2000      	movs	r0, #0
	__asm volatile
 800a3ee:	f388 8811 	msr	BASEPRI, r8
}
 800a3f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 800a3f6:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 800a3fa:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3fe:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a400:	4622      	mov	r2, r4
 800a402:	4639      	mov	r1, r7
 800a404:	4628      	mov	r0, r5
 800a406:	f7ff fd65 	bl	8009ed4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800a40a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a40e:	d006      	beq.n	800a41e <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a410:	f109 0301 	add.w	r3, r9, #1
 800a414:	b25b      	sxtb	r3, r3
 800a416:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 800a41a:	2001      	movs	r0, #1
 800a41c:	e7e7      	b.n	800a3ee <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a41e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800a420:	b90b      	cbnz	r3, 800a426 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 800a422:	2001      	movs	r0, #1
 800a424:	e7e3      	b.n	800a3ee <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a426:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800a42a:	f003 feab 	bl	800e184 <xTaskRemoveFromEventList>
 800a42e:	b118      	cbz	r0, 800a438 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 800a430:	b126      	cbz	r6, 800a43c <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a432:	2001      	movs	r0, #1
 800a434:	6030      	str	r0, [r6, #0]
 800a436:	e7da      	b.n	800a3ee <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 800a438:	2001      	movs	r0, #1
 800a43a:	e7d8      	b.n	800a3ee <xQueueGenericSendFromISR+0x7c>
 800a43c:	2001      	movs	r0, #1
 800a43e:	e7d6      	b.n	800a3ee <xQueueGenericSendFromISR+0x7c>

0800a440 <xQueueReceive>:
{
 800a440:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a442:	b085      	sub	sp, #20
 800a444:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800a446:	b190      	cbz	r0, 800a46e <xQueueReceive+0x2e>
 800a448:	460f      	mov	r7, r1
 800a44a:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a44c:	b1c1      	cbz	r1, 800a480 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a44e:	f003 ff3b 	bl	800e2c8 <xTaskGetSchedulerState>
 800a452:	4606      	mov	r6, r0
 800a454:	bb00      	cbnz	r0, 800a498 <xQueueReceive+0x58>
 800a456:	9b01      	ldr	r3, [sp, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d05e      	beq.n	800a51a <xQueueReceive+0xda>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	e7fe      	b.n	800a46c <xQueueReceive+0x2c>
 800a46e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a472:	f383 8811 	msr	BASEPRI, r3
 800a476:	f3bf 8f6f 	isb	sy
 800a47a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 800a47e:	e7fe      	b.n	800a47e <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a480:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a482:	2b00      	cmp	r3, #0
 800a484:	d0e3      	beq.n	800a44e <xQueueReceive+0xe>
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	e7fe      	b.n	800a496 <xQueueReceive+0x56>
 800a498:	2600      	movs	r6, #0
 800a49a:	e03e      	b.n	800a51a <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a49c:	4639      	mov	r1, r7
 800a49e:	4620      	mov	r0, r4
 800a4a0:	f7ff fd53 	bl	8009f4a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a4a4:	3d01      	subs	r5, #1
 800a4a6:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4a8:	6923      	ldr	r3, [r4, #16]
 800a4aa:	b923      	cbnz	r3, 800a4b6 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 800a4ac:	f7ff fbbc 	bl	8009c28 <vPortExitCritical>
				return pdPASS;
 800a4b0:	2001      	movs	r0, #1
}
 800a4b2:	b005      	add	sp, #20
 800a4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4b6:	f104 0010 	add.w	r0, r4, #16
 800a4ba:	f003 fe63 	bl	800e184 <xTaskRemoveFromEventList>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	d0f4      	beq.n	800a4ac <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 800a4c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a4c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4ca:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	e7e9      	b.n	800a4ac <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 800a4d8:	f7ff fba6 	bl	8009c28 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800a4dc:	2000      	movs	r0, #0
 800a4de:	e7e8      	b.n	800a4b2 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4e0:	a802      	add	r0, sp, #8
 800a4e2:	f003 fe95 	bl	800e210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4e6:	2601      	movs	r6, #1
 800a4e8:	e021      	b.n	800a52e <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a4f0:	e029      	b.n	800a546 <xQueueReceive+0x106>
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a4f8:	e02b      	b.n	800a552 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f7ff fd37 	bl	8009f6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a500:	f003 fd1e 	bl	800df40 <xTaskResumeAll>
 800a504:	e009      	b.n	800a51a <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 800a506:	4620      	mov	r0, r4
 800a508:	f7ff fd31 	bl	8009f6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a50c:	f003 fd18 	bl	800df40 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a510:	4620      	mov	r0, r4
 800a512:	f7ff fcd2 	bl	8009eba <prvIsQueueEmpty>
 800a516:	2800      	cmp	r0, #0
 800a518:	d13f      	bne.n	800a59a <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 800a51a:	f7ff fb63 	bl	8009be4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a51e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a520:	2d00      	cmp	r5, #0
 800a522:	d1bb      	bne.n	800a49c <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a524:	9b01      	ldr	r3, [sp, #4]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d0d6      	beq.n	800a4d8 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 800a52a:	2e00      	cmp	r6, #0
 800a52c:	d0d8      	beq.n	800a4e0 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 800a52e:	f7ff fb7b 	bl	8009c28 <vPortExitCritical>
		vTaskSuspendAll();
 800a532:	f003 fc63 	bl	800ddfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a536:	f7ff fb55 	bl	8009be4 <vPortEnterCritical>
 800a53a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a53e:	b25b      	sxtb	r3, r3
 800a540:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a544:	d0d1      	beq.n	800a4ea <xQueueReceive+0xaa>
 800a546:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a54a:	b25b      	sxtb	r3, r3
 800a54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a550:	d0cf      	beq.n	800a4f2 <xQueueReceive+0xb2>
 800a552:	f7ff fb69 	bl	8009c28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a556:	a901      	add	r1, sp, #4
 800a558:	a802      	add	r0, sp, #8
 800a55a:	f003 fe65 	bl	800e228 <xTaskCheckForTimeOut>
 800a55e:	2800      	cmp	r0, #0
 800a560:	d1d1      	bne.n	800a506 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a562:	4620      	mov	r0, r4
 800a564:	f7ff fca9 	bl	8009eba <prvIsQueueEmpty>
 800a568:	2800      	cmp	r0, #0
 800a56a:	d0c6      	beq.n	800a4fa <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a56c:	9901      	ldr	r1, [sp, #4]
 800a56e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a572:	f003 fdd3 	bl	800e11c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a576:	4620      	mov	r0, r4
 800a578:	f7ff fcf9 	bl	8009f6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a57c:	f003 fce0 	bl	800df40 <xTaskResumeAll>
 800a580:	2800      	cmp	r0, #0
 800a582:	d1ca      	bne.n	800a51a <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 800a584:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a588:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a58c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a590:	f3bf 8f4f 	dsb	sy
 800a594:	f3bf 8f6f 	isb	sy
 800a598:	e7bf      	b.n	800a51a <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 800a59a:	2000      	movs	r0, #0
 800a59c:	e789      	b.n	800a4b2 <xQueueReceive+0x72>

0800a59e <xQueueSemaphoreTake>:
{
 800a59e:	b570      	push	{r4, r5, r6, lr}
 800a5a0:	b084      	sub	sp, #16
 800a5a2:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800a5a4:	b158      	cbz	r0, 800a5be <xQueueSemaphoreTake+0x20>
 800a5a6:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800a5a8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a5aa:	b18b      	cbz	r3, 800a5d0 <xQueueSemaphoreTake+0x32>
 800a5ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b0:	f383 8811 	msr	BASEPRI, r3
 800a5b4:	f3bf 8f6f 	isb	sy
 800a5b8:	f3bf 8f4f 	dsb	sy
 800a5bc:	e7fe      	b.n	800a5bc <xQueueSemaphoreTake+0x1e>
 800a5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c2:	f383 8811 	msr	BASEPRI, r3
 800a5c6:	f3bf 8f6f 	isb	sy
 800a5ca:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 800a5ce:	e7fe      	b.n	800a5ce <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a5d0:	f003 fe7a 	bl	800e2c8 <xTaskGetSchedulerState>
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	b950      	cbnz	r0, 800a5ee <xQueueSemaphoreTake+0x50>
 800a5d8:	9b01      	ldr	r3, [sp, #4]
 800a5da:	b15b      	cbz	r3, 800a5f4 <xQueueSemaphoreTake+0x56>
 800a5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e0:	f383 8811 	msr	BASEPRI, r3
 800a5e4:	f3bf 8f6f 	isb	sy
 800a5e8:	f3bf 8f4f 	dsb	sy
 800a5ec:	e7fe      	b.n	800a5ec <xQueueSemaphoreTake+0x4e>
 800a5ee:	2600      	movs	r6, #0
 800a5f0:	4635      	mov	r5, r6
 800a5f2:	e055      	b.n	800a6a0 <xQueueSemaphoreTake+0x102>
 800a5f4:	4606      	mov	r6, r0
 800a5f6:	e053      	b.n	800a6a0 <xQueueSemaphoreTake+0x102>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a5fc:	6823      	ldr	r3, [r4, #0]
 800a5fe:	b13b      	cbz	r3, 800a610 <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a600:	6923      	ldr	r3, [r4, #16]
 800a602:	b94b      	cbnz	r3, 800a618 <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
 800a604:	f7ff fb10 	bl	8009c28 <vPortExitCritical>
				return pdPASS;
 800a608:	2601      	movs	r6, #1
}
 800a60a:	4630      	mov	r0, r6
 800a60c:	b004      	add	sp, #16
 800a60e:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a610:	f003 ff4e 	bl	800e4b0 <pvTaskIncrementMutexHeldCount>
 800a614:	60a0      	str	r0, [r4, #8]
 800a616:	e7f3      	b.n	800a600 <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a618:	f104 0010 	add.w	r0, r4, #16
 800a61c:	f003 fdb2 	bl	800e184 <xTaskRemoveFromEventList>
 800a620:	2800      	cmp	r0, #0
 800a622:	d0ef      	beq.n	800a604 <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
 800a624:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a62c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	e7e4      	b.n	800a604 <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a63a:	b146      	cbz	r6, 800a64e <xQueueSemaphoreTake+0xb0>
 800a63c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	e7fe      	b.n	800a64c <xQueueSemaphoreTake+0xae>
					taskEXIT_CRITICAL();
 800a64e:	f7ff faeb 	bl	8009c28 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800a652:	e7da      	b.n	800a60a <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a654:	a802      	add	r0, sp, #8
 800a656:	f003 fddb 	bl	800e210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a65a:	2501      	movs	r5, #1
 800a65c:	e02a      	b.n	800a6b4 <xQueueSemaphoreTake+0x116>
		prvLockQueue( pxQueue );
 800a65e:	2300      	movs	r3, #0
 800a660:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a664:	e032      	b.n	800a6cc <xQueueSemaphoreTake+0x12e>
 800a666:	2300      	movs	r3, #0
 800a668:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a66c:	e034      	b.n	800a6d8 <xQueueSemaphoreTake+0x13a>
						taskENTER_CRITICAL();
 800a66e:	f7ff fab9 	bl	8009be4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a672:	68a0      	ldr	r0, [r4, #8]
 800a674:	f003 fe38 	bl	800e2e8 <xTaskPriorityInherit>
 800a678:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 800a67a:	f7ff fad5 	bl	8009c28 <vPortExitCritical>
 800a67e:	e03b      	b.n	800a6f8 <xQueueSemaphoreTake+0x15a>
				prvUnlockQueue( pxQueue );
 800a680:	4620      	mov	r0, r4
 800a682:	f7ff fc74 	bl	8009f6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a686:	f003 fc5b 	bl	800df40 <xTaskResumeAll>
 800a68a:	e009      	b.n	800a6a0 <xQueueSemaphoreTake+0x102>
			prvUnlockQueue( pxQueue );
 800a68c:	4620      	mov	r0, r4
 800a68e:	f7ff fc6e 	bl	8009f6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a692:	f003 fc55 	bl	800df40 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff fc0f 	bl	8009eba <prvIsQueueEmpty>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	d142      	bne.n	800a726 <xQueueSemaphoreTake+0x188>
		taskENTER_CRITICAL();
 800a6a0:	f7ff faa0 	bl	8009be4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a6a4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d1a6      	bne.n	800a5f8 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a6aa:	9b01      	ldr	r3, [sp, #4]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d0c4      	beq.n	800a63a <xQueueSemaphoreTake+0x9c>
				else if( xEntryTimeSet == pdFALSE )
 800a6b0:	2d00      	cmp	r5, #0
 800a6b2:	d0cf      	beq.n	800a654 <xQueueSemaphoreTake+0xb6>
		taskEXIT_CRITICAL();
 800a6b4:	f7ff fab8 	bl	8009c28 <vPortExitCritical>
		vTaskSuspendAll();
 800a6b8:	f003 fba0 	bl	800ddfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a6bc:	f7ff fa92 	bl	8009be4 <vPortEnterCritical>
 800a6c0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a6c4:	b25b      	sxtb	r3, r3
 800a6c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ca:	d0c8      	beq.n	800a65e <xQueueSemaphoreTake+0xc0>
 800a6cc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a6d0:	b25b      	sxtb	r3, r3
 800a6d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6d6:	d0c6      	beq.n	800a666 <xQueueSemaphoreTake+0xc8>
 800a6d8:	f7ff faa6 	bl	8009c28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a6dc:	a901      	add	r1, sp, #4
 800a6de:	a802      	add	r0, sp, #8
 800a6e0:	f003 fda2 	bl	800e228 <xTaskCheckForTimeOut>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	d1d1      	bne.n	800a68c <xQueueSemaphoreTake+0xee>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	f7ff fbe6 	bl	8009eba <prvIsQueueEmpty>
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	d0c6      	beq.n	800a680 <xQueueSemaphoreTake+0xe2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d0ba      	beq.n	800a66e <xQueueSemaphoreTake+0xd0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a6f8:	9901      	ldr	r1, [sp, #4]
 800a6fa:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a6fe:	f003 fd0d 	bl	800e11c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a702:	4620      	mov	r0, r4
 800a704:	f7ff fc33 	bl	8009f6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a708:	f003 fc1a 	bl	800df40 <xTaskResumeAll>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	d1c7      	bne.n	800a6a0 <xQueueSemaphoreTake+0x102>
					portYIELD_WITHIN_API();
 800a710:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a714:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a718:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	e7bc      	b.n	800a6a0 <xQueueSemaphoreTake+0x102>
					if( xInheritanceOccurred != pdFALSE )
 800a726:	b90e      	cbnz	r6, 800a72c <xQueueSemaphoreTake+0x18e>
				return errQUEUE_EMPTY;
 800a728:	2600      	movs	r6, #0
 800a72a:	e76e      	b.n	800a60a <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
 800a72c:	f7ff fa5a 	bl	8009be4 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a730:	4620      	mov	r0, r4
 800a732:	f7ff fbab 	bl	8009e8c <prvGetDisinheritPriorityAfterTimeout>
 800a736:	4601      	mov	r1, r0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a738:	68a0      	ldr	r0, [r4, #8]
 800a73a:	f003 fe69 	bl	800e410 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800a73e:	f7ff fa73 	bl	8009c28 <vPortExitCritical>
 800a742:	e7f1      	b.n	800a728 <xQueueSemaphoreTake+0x18a>

0800a744 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800a744:	b180      	cbz	r0, 800a768 <xQueueTakeMutexRecursive+0x24>
	{
 800a746:	b570      	push	{r4, r5, r6, lr}
 800a748:	460c      	mov	r4, r1
 800a74a:	4605      	mov	r5, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a74c:	6886      	ldr	r6, [r0, #8]
 800a74e:	f003 fdb5 	bl	800e2bc <xTaskGetCurrentTaskHandle>
 800a752:	4286      	cmp	r6, r0
 800a754:	d011      	beq.n	800a77a <xQueueTakeMutexRecursive+0x36>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a756:	4621      	mov	r1, r4
 800a758:	4628      	mov	r0, r5
 800a75a:	f7ff ff20 	bl	800a59e <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800a75e:	b180      	cbz	r0, 800a782 <xQueueTakeMutexRecursive+0x3e>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a760:	68eb      	ldr	r3, [r5, #12]
 800a762:	3301      	adds	r3, #1
 800a764:	60eb      	str	r3, [r5, #12]
		return xReturn;
 800a766:	e00c      	b.n	800a782 <xQueueTakeMutexRecursive+0x3e>
 800a768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76c:	f383 8811 	msr	BASEPRI, r3
 800a770:	f3bf 8f6f 	isb	sy
 800a774:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 800a778:	e7fe      	b.n	800a778 <xQueueTakeMutexRecursive+0x34>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a77a:	68eb      	ldr	r3, [r5, #12]
 800a77c:	3301      	adds	r3, #1
 800a77e:	60eb      	str	r3, [r5, #12]
			xReturn = pdPASS;
 800a780:	2001      	movs	r0, #1
	}
 800a782:	bd70      	pop	{r4, r5, r6, pc}

0800a784 <xQueueReceiveFromISR>:
{
 800a784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800a788:	b1b0      	cbz	r0, 800a7b8 <xQueueReceiveFromISR+0x34>
 800a78a:	460d      	mov	r5, r1
 800a78c:	4690      	mov	r8, r2
 800a78e:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a790:	b1d9      	cbz	r1, 800a7ca <xQueueReceiveFromISR+0x46>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a792:	f7ff fb4d 	bl	8009e30 <vPortValidateInterruptPriority>
	__asm volatile
 800a796:	f3ef 8711 	mrs	r7, BASEPRI
 800a79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a79e:	f383 8811 	msr	BASEPRI, r3
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7aa:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7ac:	b9ce      	cbnz	r6, 800a7e2 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 800a7ae:	2000      	movs	r0, #0
	__asm volatile
 800a7b0:	f387 8811 	msr	BASEPRI, r7
}
 800a7b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800a7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7bc:	f383 8811 	msr	BASEPRI, r3
 800a7c0:	f3bf 8f6f 	isb	sy
 800a7c4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800a7c8:	e7fe      	b.n	800a7c8 <xQueueReceiveFromISR+0x44>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a7ca:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d0e0      	beq.n	800a792 <xQueueReceiveFromISR+0xe>
 800a7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d4:	f383 8811 	msr	BASEPRI, r3
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	f3bf 8f4f 	dsb	sy
 800a7e0:	e7fe      	b.n	800a7e0 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 800a7e2:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 800a7e6:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7ea:	4629      	mov	r1, r5
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f7ff fbac 	bl	8009f4a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7f2:	1e73      	subs	r3, r6, #1
 800a7f4:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 800a7f6:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a7fa:	d006      	beq.n	800a80a <xQueueReceiveFromISR+0x86>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a7fc:	f109 0301 	add.w	r3, r9, #1
 800a800:	b25b      	sxtb	r3, r3
 800a802:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 800a806:	2001      	movs	r0, #1
 800a808:	e7d2      	b.n	800a7b0 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a80a:	6923      	ldr	r3, [r4, #16]
 800a80c:	b90b      	cbnz	r3, 800a812 <xQueueReceiveFromISR+0x8e>
			xReturn = pdPASS;
 800a80e:	2001      	movs	r0, #1
 800a810:	e7ce      	b.n	800a7b0 <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a812:	f104 0010 	add.w	r0, r4, #16
 800a816:	f003 fcb5 	bl	800e184 <xTaskRemoveFromEventList>
 800a81a:	b130      	cbz	r0, 800a82a <xQueueReceiveFromISR+0xa6>
						if( pxHigherPriorityTaskWoken != NULL )
 800a81c:	f1b8 0f00 	cmp.w	r8, #0
 800a820:	d005      	beq.n	800a82e <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a822:	2001      	movs	r0, #1
 800a824:	f8c8 0000 	str.w	r0, [r8]
 800a828:	e7c2      	b.n	800a7b0 <xQueueReceiveFromISR+0x2c>
			xReturn = pdPASS;
 800a82a:	2001      	movs	r0, #1
 800a82c:	e7c0      	b.n	800a7b0 <xQueueReceiveFromISR+0x2c>
 800a82e:	2001      	movs	r0, #1
 800a830:	e7be      	b.n	800a7b0 <xQueueReceiveFromISR+0x2c>
	...

0800a834 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a834:	2300      	movs	r3, #0
 800a836:	2b07      	cmp	r3, #7
 800a838:	d80c      	bhi.n	800a854 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a83a:	4a07      	ldr	r2, [pc, #28]	@ (800a858 <vQueueAddToRegistry+0x24>)
 800a83c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a840:	b10a      	cbz	r2, 800a846 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a842:	3301      	adds	r3, #1
 800a844:	e7f7      	b.n	800a836 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a846:	4a04      	ldr	r2, [pc, #16]	@ (800a858 <vQueueAddToRegistry+0x24>)
 800a848:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a84c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a850:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a852:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a854:	4770      	bx	lr
 800a856:	bf00      	nop
 800a858:	20003d7c 	.word	0x20003d7c

0800a85c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a85c:	b570      	push	{r4, r5, r6, lr}
 800a85e:	4604      	mov	r4, r0
 800a860:	460d      	mov	r5, r1
 800a862:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a864:	f7ff f9be 	bl	8009be4 <vPortEnterCritical>
 800a868:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a86c:	b25b      	sxtb	r3, r3
 800a86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a872:	d00d      	beq.n	800a890 <vQueueWaitForMessageRestricted+0x34>
 800a874:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a878:	b25b      	sxtb	r3, r3
 800a87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87e:	d00b      	beq.n	800a898 <vQueueWaitForMessageRestricted+0x3c>
 800a880:	f7ff f9d2 	bl	8009c28 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a884:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a886:	b15b      	cbz	r3, 800a8a0 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a888:	4620      	mov	r0, r4
 800a88a:	f7ff fb70 	bl	8009f6e <prvUnlockQueue>
	}
 800a88e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 800a890:	2300      	movs	r3, #0
 800a892:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a896:	e7ed      	b.n	800a874 <vQueueWaitForMessageRestricted+0x18>
 800a898:	2300      	movs	r3, #0
 800a89a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a89e:	e7ef      	b.n	800a880 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a8a0:	4632      	mov	r2, r6
 800a8a2:	4629      	mov	r1, r5
 800a8a4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a8a8:	f003 fc50 	bl	800e14c <vTaskPlaceOnEventListRestricted>
 800a8ac:	e7ec      	b.n	800a888 <vQueueWaitForMessageRestricted+0x2c>

0800a8ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a8ae:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a8b0:	2003      	movs	r0, #3
 800a8b2:	f001 f999 	bl	800bbe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a8b6:	200f      	movs	r0, #15
 800a8b8:	f002 ffbc 	bl	800d834 <HAL_InitTick>
 800a8bc:	b110      	cbz	r0, 800a8c4 <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 800a8be:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	bd10      	pop	{r4, pc}
 800a8c4:	4604      	mov	r4, r0
    HAL_MspInit();
 800a8c6:	f001 fd75 	bl	800c3b4 <HAL_MspInit>
 800a8ca:	e7f9      	b.n	800a8c0 <HAL_Init+0x12>

0800a8cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800a8cc:	4b03      	ldr	r3, [pc, #12]	@ (800a8dc <HAL_IncTick+0x10>)
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	4a03      	ldr	r2, [pc, #12]	@ (800a8e0 <HAL_IncTick+0x14>)
 800a8d2:	6811      	ldr	r1, [r2, #0]
 800a8d4:	440b      	add	r3, r1
 800a8d6:	6013      	str	r3, [r2, #0]
}
 800a8d8:	4770      	bx	lr
 800a8da:	bf00      	nop
 800a8dc:	20000004 	.word	0x20000004
 800a8e0:	20003dbc 	.word	0x20003dbc

0800a8e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800a8e4:	4b01      	ldr	r3, [pc, #4]	@ (800a8ec <HAL_GetTick+0x8>)
 800a8e6:	6818      	ldr	r0, [r3, #0]
}
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	20003dbc 	.word	0x20003dbc

0800a8f0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a8f0:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800a8f2:	3030      	adds	r0, #48	@ 0x30
 800a8f4:	0a0b      	lsrs	r3, r1, #8
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a8fc:	58c4      	ldr	r4, [r0, r3]
 800a8fe:	f001 011f 	and.w	r1, r1, #31
 800a902:	f04f 0c1f 	mov.w	ip, #31
 800a906:	fa0c fc01 	lsl.w	ip, ip, r1
 800a90a:	ea24 0c0c 	bic.w	ip, r4, ip
 800a90e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800a912:	408a      	lsls	r2, r1
 800a914:	ea4c 0202 	orr.w	r2, ip, r2
 800a918:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a91a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a920:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800a922:	3014      	adds	r0, #20
 800a924:	0e4b      	lsrs	r3, r1, #25
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a92c:	58c4      	ldr	r4, [r0, r3]
 800a92e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 800a932:	f04f 0c07 	mov.w	ip, #7
 800a936:	fa0c fc01 	lsl.w	ip, ip, r1
 800a93a:	ea24 0c0c 	bic.w	ip, r4, ip
 800a93e:	408a      	lsls	r2, r1
 800a940:	ea4c 0202 	orr.w	r2, ip, r2
 800a944:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a946:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a94c:	b530      	push	{r4, r5, lr}
 800a94e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800a950:	2300      	movs	r3, #0
 800a952:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800a954:	2800      	cmp	r0, #0
 800a956:	f000 80d0 	beq.w	800aafa <HAL_ADC_Init+0x1ae>
 800a95a:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a95c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800a95e:	b313      	cbz	r3, 800a9a6 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a960:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a962:	689a      	ldr	r2, [r3, #8]
 800a964:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 800a968:	d005      	beq.n	800a976 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a96a:	689a      	ldr	r2, [r3, #8]
 800a96c:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 800a970:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800a974:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a976:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a978:	6893      	ldr	r3, [r2, #8]
 800a97a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800a97e:	d11f      	bne.n	800a9c0 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800a980:	6893      	ldr	r3, [r2, #8]
 800a982:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800a986:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a98a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a98e:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a990:	4b5b      	ldr	r3, [pc, #364]	@ (800ab00 <HAL_ADC_Init+0x1b4>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	099b      	lsrs	r3, r3, #6
 800a996:	4a5b      	ldr	r2, [pc, #364]	@ (800ab04 <HAL_ADC_Init+0x1b8>)
 800a998:	fba2 2303 	umull	r2, r3, r2, r3
 800a99c:	099b      	lsrs	r3, r3, #6
 800a99e:	3301      	adds	r3, #1
 800a9a0:	005b      	lsls	r3, r3, #1
 800a9a2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a9a4:	e009      	b.n	800a9ba <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800a9a6:	f001 fd25 	bl	800c3f4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800a9ae:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800a9b2:	e7d5      	b.n	800a960 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800a9b4:	9b01      	ldr	r3, [sp, #4]
 800a9b6:	3b01      	subs	r3, #1
 800a9b8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a9ba:	9b01      	ldr	r3, [sp, #4]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d1f9      	bne.n	800a9b4 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a9c0:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a9c2:	6893      	ldr	r3, [r2, #8]
 800a9c4:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800a9c8:	d170      	bne.n	800aaac <HAL_ADC_Init+0x160>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a9ca:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a9cc:	f043 0310 	orr.w	r3, r3, #16
 800a9d0:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a9d4:	f043 0301 	orr.w	r3, r3, #1
 800a9d8:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800a9da:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a9dc:	6893      	ldr	r3, [r2, #8]
 800a9de:	f013 0304 	ands.w	r3, r3, #4
 800a9e2:	d000      	beq.n	800a9e6 <HAL_ADC_Init+0x9a>
 800a9e4:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a9e6:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800a9e8:	f011 0f10 	tst.w	r1, #16
 800a9ec:	d17e      	bne.n	800aaec <HAL_ADC_Init+0x1a0>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d17c      	bne.n	800aaec <HAL_ADC_Init+0x1a0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a9f2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a9f4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800a9f8:	f043 0302 	orr.w	r3, r3, #2
 800a9fc:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a9fe:	6893      	ldr	r3, [r2, #8]
 800aa00:	f013 0f01 	tst.w	r3, #1
 800aa04:	d10b      	bne.n	800aa1e <HAL_ADC_Init+0xd2>
 800aa06:	4b40      	ldr	r3, [pc, #256]	@ (800ab08 <HAL_ADC_Init+0x1bc>)
 800aa08:	689b      	ldr	r3, [r3, #8]
 800aa0a:	f013 0f01 	tst.w	r3, #1
 800aa0e:	d106      	bne.n	800aa1e <HAL_ADC_Init+0xd2>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800aa10:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800aa12:	493e      	ldr	r1, [pc, #248]	@ (800ab0c <HAL_ADC_Init+0x1c0>)
 800aa14:	688a      	ldr	r2, [r1, #8]
 800aa16:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa1e:	7e62      	ldrb	r2, [r4, #25]
                 hadc->Init.Overrun                                                     |
 800aa20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa22:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 800aa26:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 800aa28:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 800aa2a:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 800aa2c:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800aa2e:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800aa36:	2a01      	cmp	r2, #1
 800aa38:	d03a      	beq.n	800aab0 <HAL_ADC_Init+0x164>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800aa3a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800aa3c:	b122      	cbz	r2, 800aa48 <HAL_ADC_Init+0xfc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa3e:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800aa42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aa44:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa46:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800aa48:	6821      	ldr	r1, [r4, #0]
 800aa4a:	68cd      	ldr	r5, [r1, #12]
 800aa4c:	4a30      	ldr	r2, [pc, #192]	@ (800ab10 <HAL_ADC_Init+0x1c4>)
 800aa4e:	402a      	ands	r2, r5
 800aa50:	431a      	orrs	r2, r3
 800aa52:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800aa54:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800aa56:	6893      	ldr	r3, [r2, #8]
 800aa58:	f013 0308 	ands.w	r3, r3, #8
 800aa5c:	d000      	beq.n	800aa60 <HAL_ADC_Init+0x114>
 800aa5e:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800aa60:	b9ab      	cbnz	r3, 800aa8e <HAL_ADC_Init+0x142>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800aa62:	7e23      	ldrb	r3, [r4, #24]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800aa64:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 800aa68:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800aa6a:	ea41 3183 	orr.w	r1, r1, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800aa6e:	68d3      	ldr	r3, [r2, #12]
 800aa70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa74:	f023 0302 	bic.w	r3, r3, #2
 800aa78:	430b      	orrs	r3, r1
 800aa7a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800aa7c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d01a      	beq.n	800aaba <HAL_ADC_Init+0x16e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800aa84:	6822      	ldr	r2, [r4, #0]
 800aa86:	6913      	ldr	r3, [r2, #16]
 800aa88:	f023 0301 	bic.w	r3, r3, #1
 800aa8c:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d022      	beq.n	800aada <HAL_ADC_Init+0x18e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800aa94:	6822      	ldr	r2, [r4, #0]
 800aa96:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800aa98:	f023 030f 	bic.w	r3, r3, #15
 800aa9c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800aa9e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800aaa0:	f023 0303 	bic.w	r3, r3, #3
 800aaa4:	f043 0301 	orr.w	r3, r3, #1
 800aaa8:	6563      	str	r3, [r4, #84]	@ 0x54
 800aaaa:	e024      	b.n	800aaf6 <HAL_ADC_Init+0x1aa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aaac:	2000      	movs	r0, #0
 800aaae:	e795      	b.n	800a9dc <HAL_ADC_Init+0x90>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800aab0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800aab2:	3a01      	subs	r2, #1
 800aab4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800aab8:	e7bf      	b.n	800aa3a <HAL_ADC_Init+0xee>
        MODIFY_REG(hadc->Instance->CFGR2,
 800aaba:	6821      	ldr	r1, [r4, #0]
 800aabc:	690b      	ldr	r3, [r1, #16]
 800aabe:	f36f 038a 	bfc	r3, #2, #9
 800aac2:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800aac4:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800aac6:	432a      	orrs	r2, r5
 800aac8:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 800aaca:	432a      	orrs	r2, r5
 800aacc:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800aace:	432a      	orrs	r2, r5
 800aad0:	4313      	orrs	r3, r2
 800aad2:	f043 0301 	orr.w	r3, r3, #1
 800aad6:	610b      	str	r3, [r1, #16]
 800aad8:	e7d9      	b.n	800aa8e <HAL_ADC_Init+0x142>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800aada:	6821      	ldr	r1, [r4, #0]
 800aadc:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800aade:	f023 030f 	bic.w	r3, r3, #15
 800aae2:	69e2      	ldr	r2, [r4, #28]
 800aae4:	3a01      	subs	r2, #1
 800aae6:	4313      	orrs	r3, r2
 800aae8:	630b      	str	r3, [r1, #48]	@ 0x30
 800aaea:	e7d8      	b.n	800aa9e <HAL_ADC_Init+0x152>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aaec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800aaee:	f043 0310 	orr.w	r3, r3, #16
 800aaf2:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800aaf4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800aaf6:	b003      	add	sp, #12
 800aaf8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800aafa:	2001      	movs	r0, #1
 800aafc:	e7fb      	b.n	800aaf6 <HAL_ADC_Init+0x1aa>
 800aafe:	bf00      	nop
 800ab00:	2000002c 	.word	0x2000002c
 800ab04:	053e2d63 	.word	0x053e2d63
 800ab08:	50040000 	.word	0x50040000
 800ab0c:	50040300 	.word	0x50040300
 800ab10:	fff0c007 	.word	0xfff0c007

0800ab14 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800ab14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab16:	4604      	mov	r4, r0
 800ab18:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800ab1a:	6945      	ldr	r5, [r0, #20]
 800ab1c:	2d08      	cmp	r5, #8
 800ab1e:	d005      	beq.n	800ab2c <HAL_ADC_PollForConversion+0x18>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800ab20:	6803      	ldr	r3, [r0, #0]
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	f013 0f01 	tst.w	r3, #1
 800ab28:	d11e      	bne.n	800ab68 <HAL_ADC_PollForConversion+0x54>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800ab2a:	2504      	movs	r5, #4
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800ab2c:	f7ff feda 	bl	800a8e4 <HAL_GetTick>
 800ab30:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	422a      	tst	r2, r5
 800ab38:	d11c      	bne.n	800ab74 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800ab3a:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ab3e:	d0f8      	beq.n	800ab32 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800ab40:	f7ff fed0 	bl	800a8e4 <HAL_GetTick>
 800ab44:	1bc3      	subs	r3, r0, r7
 800ab46:	42b3      	cmp	r3, r6
 800ab48:	d801      	bhi.n	800ab4e <HAL_ADC_PollForConversion+0x3a>
 800ab4a:	2e00      	cmp	r6, #0
 800ab4c:	d1f1      	bne.n	800ab32 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800ab4e:	6823      	ldr	r3, [r4, #0]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	422b      	tst	r3, r5
 800ab54:	d1ed      	bne.n	800ab32 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800ab56:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ab58:	f043 0304 	orr.w	r3, r3, #4
 800ab5c:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800ab5e:	2300      	movs	r3, #0
 800ab60:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 800ab64:	2003      	movs	r0, #3
 800ab66:	e004      	b.n	800ab72 <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ab68:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800ab6a:	f043 0320 	orr.w	r3, r3, #32
 800ab6e:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 800ab70:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800ab72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ab74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab7a:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800ab7c:	68da      	ldr	r2, [r3, #12]
 800ab7e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800ab82:	d111      	bne.n	800aba8 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800ab84:	7e62      	ldrb	r2, [r4, #25]
 800ab86:	b97a      	cbnz	r2, 800aba8 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	f012 0f08 	tst.w	r2, #8
 800ab8e:	d00b      	beq.n	800aba8 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800ab90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ab96:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800ab98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab9a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800ab9e:	d103      	bne.n	800aba8 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800aba0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aba2:	f042 0201 	orr.w	r2, r2, #1
 800aba6:	6562      	str	r2, [r4, #84]	@ 0x54
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800aba8:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800abaa:	2d08      	cmp	r5, #8
 800abac:	d006      	beq.n	800abbc <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800abae:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800abb2:	d107      	bne.n	800abc4 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800abb4:	220c      	movs	r2, #12
 800abb6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800abb8:	2000      	movs	r0, #0
 800abba:	e7da      	b.n	800ab72 <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800abbc:	2208      	movs	r2, #8
 800abbe:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800abc0:	2000      	movs	r0, #0
 800abc2:	e7d6      	b.n	800ab72 <HAL_ADC_PollForConversion+0x5e>
 800abc4:	2000      	movs	r0, #0
 800abc6:	e7d4      	b.n	800ab72 <HAL_ADC_PollForConversion+0x5e>

0800abc8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800abc8:	6803      	ldr	r3, [r0, #0]
 800abca:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 800abcc:	4770      	bx	lr
	...

0800abd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800abd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abd2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800abd4:	2300      	movs	r3, #0
 800abd6:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800abd8:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800abdc:	2b01      	cmp	r3, #1
 800abde:	f000 8203 	beq.w	800afe8 <HAL_ADC_ConfigChannel+0x418>
 800abe2:	4604      	mov	r4, r0
 800abe4:	460d      	mov	r5, r1
 800abe6:	2301      	movs	r3, #1
 800abe8:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800abec:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800abee:	6883      	ldr	r3, [r0, #8]
 800abf0:	f013 0f04 	tst.w	r3, #4
 800abf4:	d009      	beq.n	800ac0a <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800abf6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800abf8:	f043 0320 	orr.w	r3, r3, #32
 800abfc:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800abfe:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ac00:	2300      	movs	r3, #0
 800ac02:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800ac06:	b003      	add	sp, #12
 800ac08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint32_t config_rank = pConfig->Rank;
 800ac0a:	6849      	ldr	r1, [r1, #4]
    if (pConfig->Rank <= 5U)
 800ac0c:	2905      	cmp	r1, #5
 800ac0e:	d807      	bhi.n	800ac20 <HAL_ADC_ConfigChannel+0x50>
      switch (pConfig->Rank)
 800ac10:	3902      	subs	r1, #2
 800ac12:	2903      	cmp	r1, #3
 800ac14:	d84e      	bhi.n	800acb4 <HAL_ADC_ConfigChannel+0xe4>
 800ac16:	e8df f001 	tbb	[pc, r1]
 800ac1a:	4f02      	.short	0x4f02
 800ac1c:	4a48      	.short	0x4a48
 800ac1e:	210c      	movs	r1, #12
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800ac20:	682a      	ldr	r2, [r5, #0]
 800ac22:	f7ff fe65 	bl	800a8f0 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ac26:	6820      	ldr	r0, [r4, #0]
 800ac28:	6883      	ldr	r3, [r0, #8]
 800ac2a:	f013 0304 	ands.w	r3, r3, #4
 800ac2e:	d000      	beq.n	800ac32 <HAL_ADC_ConfigChannel+0x62>
 800ac30:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800ac32:	6882      	ldr	r2, [r0, #8]
 800ac34:	f012 0208 	ands.w	r2, r2, #8
 800ac38:	d000      	beq.n	800ac3c <HAL_ADC_ConfigChannel+0x6c>
 800ac3a:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ac3c:	b90b      	cbnz	r3, 800ac42 <HAL_ADC_ConfigChannel+0x72>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ac3e:	2a00      	cmp	r2, #0
 800ac40:	d03c      	beq.n	800acbc <HAL_ADC_ConfigChannel+0xec>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ac42:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ac44:	6893      	ldr	r3, [r2, #8]
 800ac46:	f013 0f01 	tst.w	r3, #1
 800ac4a:	d117      	bne.n	800ac7c <HAL_ADC_ConfigChannel+0xac>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800ac50:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 800ac54:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800ac58:	ea21 0106 	bic.w	r1, r1, r6
 800ac5c:	f000 0c18 	and.w	ip, r0, #24
 800ac60:	48a8      	ldr	r0, [pc, #672]	@ (800af04 <HAL_ADC_ConfigChannel+0x334>)
 800ac62:	fa20 f00c 	lsr.w	r0, r0, ip
 800ac66:	4003      	ands	r3, r0
 800ac68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac6c:	430b      	orrs	r3, r1
 800ac6e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800ac72:	68ea      	ldr	r2, [r5, #12]
 800ac74:	4ba4      	ldr	r3, [pc, #656]	@ (800af08 <HAL_ADC_ConfigChannel+0x338>)
 800ac76:	429a      	cmp	r2, r3
 800ac78:	f000 80a5 	beq.w	800adc6 <HAL_ADC_ConfigChannel+0x1f6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ac7c:	682b      	ldr	r3, [r5, #0]
 800ac7e:	4aa3      	ldr	r2, [pc, #652]	@ (800af0c <HAL_ADC_ConfigChannel+0x33c>)
 800ac80:	4213      	tst	r3, r2
 800ac82:	f000 81ad 	beq.w	800afe0 <HAL_ADC_ConfigChannel+0x410>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800ac86:	4aa2      	ldr	r2, [pc, #648]	@ (800af10 <HAL_ADC_ConfigChannel+0x340>)
 800ac88:	6892      	ldr	r2, [r2, #8]
 800ac8a:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ac8e:	49a1      	ldr	r1, [pc, #644]	@ (800af14 <HAL_ADC_ConfigChannel+0x344>)
 800ac90:	428b      	cmp	r3, r1
 800ac92:	f000 8158 	beq.w	800af46 <HAL_ADC_ConfigChannel+0x376>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800ac96:	49a0      	ldr	r1, [pc, #640]	@ (800af18 <HAL_ADC_ConfigChannel+0x348>)
 800ac98:	428b      	cmp	r3, r1
 800ac9a:	f000 817a 	beq.w	800af92 <HAL_ADC_ConfigChannel+0x3c2>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800ac9e:	499f      	ldr	r1, [pc, #636]	@ (800af1c <HAL_ADC_ConfigChannel+0x34c>)
 800aca0:	428b      	cmp	r3, r1
 800aca2:	f000 818a 	beq.w	800afba <HAL_ADC_ConfigChannel+0x3ea>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aca6:	2000      	movs	r0, #0
 800aca8:	e7aa      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
          config_rank = ADC_REGULAR_RANK_4;
 800acaa:	2118      	movs	r1, #24
          break;
 800acac:	e7b8      	b.n	800ac20 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_5;
 800acae:	f44f 7180 	mov.w	r1, #256	@ 0x100
          break;
 800acb2:	e7b5      	b.n	800ac20 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_1;
 800acb4:	2106      	movs	r1, #6
          break;
 800acb6:	e7b3      	b.n	800ac20 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_3;
 800acb8:	2112      	movs	r1, #18
 800acba:	e7b1      	b.n	800ac20 <HAL_ADC_ConfigChannel+0x50>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800acbc:	68aa      	ldr	r2, [r5, #8]
 800acbe:	6829      	ldr	r1, [r5, #0]
 800acc0:	f7ff fe2e 	bl	800a920 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800acc4:	6969      	ldr	r1, [r5, #20]
 800acc6:	6822      	ldr	r2, [r4, #0]
 800acc8:	68d3      	ldr	r3, [r2, #12]
 800acca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800acce:	005b      	lsls	r3, r3, #1
 800acd0:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800acd2:	6928      	ldr	r0, [r5, #16]
 800acd4:	2804      	cmp	r0, #4
 800acd6:	d00e      	beq.n	800acf6 <HAL_ADC_ConfigChannel+0x126>
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800acd8:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acda:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 800acdc:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 800ace0:	4b8f      	ldr	r3, [pc, #572]	@ (800af20 <HAL_ADC_ConfigChannel+0x350>)
 800ace2:	403b      	ands	r3, r7
 800ace4:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 800ace8:	4331      	orrs	r1, r6
 800acea:	430b      	orrs	r3, r1
 800acec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800acf0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800acf4:	e7a5      	b.n	800ac42 <HAL_ADC_ConfigChannel+0x72>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800acf6:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800acf8:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800acfa:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800acfe:	682b      	ldr	r3, [r5, #0]
 800ad00:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800ad04:	bb80      	cbnz	r0, 800ad68 <HAL_ADC_ConfigChannel+0x198>
 800ad06:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ad0a:	4299      	cmp	r1, r3
 800ad0c:	d034      	beq.n	800ad78 <HAL_ADC_ConfigChannel+0x1a8>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ad0e:	6821      	ldr	r1, [r4, #0]
 800ad10:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800ad12:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 800ad14:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ad18:	682b      	ldr	r3, [r5, #0]
 800ad1a:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800ad1e:	bb80      	cbnz	r0, 800ad82 <HAL_ADC_ConfigChannel+0x1b2>
 800ad20:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d034      	beq.n	800ad92 <HAL_ADC_ConfigChannel+0x1c2>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ad28:	6821      	ldr	r1, [r4, #0]
 800ad2a:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800ad2c:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 800ad2e:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ad32:	682b      	ldr	r3, [r5, #0]
 800ad34:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800ad38:	bb80      	cbnz	r0, 800ad9c <HAL_ADC_ConfigChannel+0x1cc>
 800ad3a:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d034      	beq.n	800adac <HAL_ADC_ConfigChannel+0x1dc>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ad42:	6821      	ldr	r1, [r4, #0]
 800ad44:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800ad46:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 800ad48:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800ad52:	bb80      	cbnz	r0, 800adb6 <HAL_ADC_ConfigChannel+0x1e6>
 800ad54:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	f47f af72 	bne.w	800ac42 <HAL_ADC_ConfigChannel+0x72>
  MODIFY_REG(*preg,
 800ad5e:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800ad60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad64:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 800ad66:	e76c      	b.n	800ac42 <HAL_ADC_ConfigChannel+0x72>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad68:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ad6c:	b113      	cbz	r3, 800ad74 <HAL_ADC_ConfigChannel+0x1a4>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800ad6e:	fab3 f383 	clz	r3, r3
 800ad72:	e7ca      	b.n	800ad0a <HAL_ADC_ConfigChannel+0x13a>
    return 32U;
 800ad74:	2320      	movs	r3, #32
 800ad76:	e7c8      	b.n	800ad0a <HAL_ADC_ConfigChannel+0x13a>
  MODIFY_REG(*preg,
 800ad78:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800ad7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad7e:	6613      	str	r3, [r2, #96]	@ 0x60
}
 800ad80:	e7c5      	b.n	800ad0e <HAL_ADC_ConfigChannel+0x13e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad82:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800ad86:	b113      	cbz	r3, 800ad8e <HAL_ADC_ConfigChannel+0x1be>
  return __builtin_clz(value);
 800ad88:	fab3 f383 	clz	r3, r3
 800ad8c:	e7ca      	b.n	800ad24 <HAL_ADC_ConfigChannel+0x154>
    return 32U;
 800ad8e:	2320      	movs	r3, #32
 800ad90:	e7c8      	b.n	800ad24 <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(*preg,
 800ad92:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800ad94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad98:	664b      	str	r3, [r1, #100]	@ 0x64
}
 800ad9a:	e7c5      	b.n	800ad28 <HAL_ADC_ConfigChannel+0x158>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad9c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800ada0:	b113      	cbz	r3, 800ada8 <HAL_ADC_ConfigChannel+0x1d8>
  return __builtin_clz(value);
 800ada2:	fab3 f383 	clz	r3, r3
 800ada6:	e7ca      	b.n	800ad3e <HAL_ADC_ConfigChannel+0x16e>
    return 32U;
 800ada8:	2320      	movs	r3, #32
 800adaa:	e7c8      	b.n	800ad3e <HAL_ADC_ConfigChannel+0x16e>
  MODIFY_REG(*preg,
 800adac:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800adae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800adb2:	668b      	str	r3, [r1, #104]	@ 0x68
}
 800adb4:	e7c5      	b.n	800ad42 <HAL_ADC_ConfigChannel+0x172>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adb6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800adba:	b113      	cbz	r3, 800adc2 <HAL_ADC_ConfigChannel+0x1f2>
  return __builtin_clz(value);
 800adbc:	fab3 f383 	clz	r3, r3
 800adc0:	e7ca      	b.n	800ad58 <HAL_ADC_ConfigChannel+0x188>
    return 32U;
 800adc2:	2320      	movs	r3, #32
 800adc4:	e7c8      	b.n	800ad58 <HAL_ADC_ConfigChannel+0x188>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800adc6:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800adc8:	682b      	ldr	r3, [r5, #0]
 800adca:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800adce:	bb3e      	cbnz	r6, 800ae20 <HAL_ADC_ConfigChannel+0x250>
 800add0:	0e9a      	lsrs	r2, r3, #26
 800add2:	3201      	adds	r2, #1
 800add4:	f002 021f 	and.w	r2, r2, #31
 800add8:	2a09      	cmp	r2, #9
 800adda:	bf8c      	ite	hi
 800addc:	2200      	movhi	r2, #0
 800adde:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ade0:	2a00      	cmp	r2, #0
 800ade2:	d055      	beq.n	800ae90 <HAL_ADC_ConfigChannel+0x2c0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800ade4:	bb5e      	cbnz	r6, 800ae3e <HAL_ADC_ConfigChannel+0x26e>
 800ade6:	0e99      	lsrs	r1, r3, #26
 800ade8:	3101      	adds	r1, #1
 800adea:	0689      	lsls	r1, r1, #26
 800adec:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800adf0:	bb8e      	cbnz	r6, 800ae56 <HAL_ADC_ConfigChannel+0x286>
 800adf2:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800adf6:	f10c 0c01 	add.w	ip, ip, #1
 800adfa:	f00c 0c1f 	and.w	ip, ip, #31
 800adfe:	2201      	movs	r2, #1
 800ae00:	fa02 f20c 	lsl.w	r2, r2, ip
 800ae04:	4311      	orrs	r1, r2
 800ae06:	bbae      	cbnz	r6, 800ae74 <HAL_ADC_ConfigChannel+0x2a4>
 800ae08:	0e9b      	lsrs	r3, r3, #26
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	f003 031f 	and.w	r3, r3, #31
 800ae10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ae14:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ae16:	4319      	orrs	r1, r3
 800ae18:	68aa      	ldr	r2, [r5, #8]
 800ae1a:	f7ff fd81 	bl	800a920 <LL_ADC_SetChannelSamplingTime>
 800ae1e:	e72d      	b.n	800ac7c <HAL_ADC_ConfigChannel+0xac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae20:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800ae24:	b14a      	cbz	r2, 800ae3a <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 800ae26:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800ae2a:	3201      	adds	r2, #1
 800ae2c:	f002 021f 	and.w	r2, r2, #31
 800ae30:	2a09      	cmp	r2, #9
 800ae32:	bf8c      	ite	hi
 800ae34:	2200      	movhi	r2, #0
 800ae36:	2201      	movls	r2, #1
 800ae38:	e7d2      	b.n	800ade0 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 800ae3a:	2220      	movs	r2, #32
 800ae3c:	e7f5      	b.n	800ae2a <HAL_ADC_ConfigChannel+0x25a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae3e:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800ae42:	b131      	cbz	r1, 800ae52 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800ae44:	fab1 f181 	clz	r1, r1
 800ae48:	3101      	adds	r1, #1
 800ae4a:	0689      	lsls	r1, r1, #26
 800ae4c:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800ae50:	e7ce      	b.n	800adf0 <HAL_ADC_ConfigChannel+0x220>
    return 32U;
 800ae52:	2120      	movs	r1, #32
 800ae54:	e7f8      	b.n	800ae48 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae56:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800ae5a:	b14a      	cbz	r2, 800ae70 <HAL_ADC_ConfigChannel+0x2a0>
  return __builtin_clz(value);
 800ae5c:	fab2 f282 	clz	r2, r2
 800ae60:	3201      	adds	r2, #1
 800ae62:	f002 021f 	and.w	r2, r2, #31
 800ae66:	f04f 0c01 	mov.w	ip, #1
 800ae6a:	fa0c f202 	lsl.w	r2, ip, r2
 800ae6e:	e7c9      	b.n	800ae04 <HAL_ADC_ConfigChannel+0x234>
    return 32U;
 800ae70:	2220      	movs	r2, #32
 800ae72:	e7f5      	b.n	800ae60 <HAL_ADC_ConfigChannel+0x290>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae74:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800ae78:	b143      	cbz	r3, 800ae8c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800ae7a:	fab3 f383 	clz	r3, r3
 800ae7e:	3301      	adds	r3, #1
 800ae80:	f003 031f 	and.w	r3, r3, #31
 800ae84:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ae88:	051b      	lsls	r3, r3, #20
 800ae8a:	e7c4      	b.n	800ae16 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800ae8c:	2320      	movs	r3, #32
 800ae8e:	e7f6      	b.n	800ae7e <HAL_ADC_ConfigChannel+0x2ae>
 800ae90:	b9e6      	cbnz	r6, 800aecc <HAL_ADC_ConfigChannel+0x2fc>
 800ae92:	0e99      	lsrs	r1, r3, #26
 800ae94:	3101      	adds	r1, #1
 800ae96:	0689      	lsls	r1, r1, #26
 800ae98:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800ae9c:	bb16      	cbnz	r6, 800aee4 <HAL_ADC_ConfigChannel+0x314>
 800ae9e:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800aea2:	f10c 0c01 	add.w	ip, ip, #1
 800aea6:	f00c 0c1f 	and.w	ip, ip, #31
 800aeaa:	2201      	movs	r2, #1
 800aeac:	fa02 f20c 	lsl.w	r2, r2, ip
 800aeb0:	4311      	orrs	r1, r2
 800aeb2:	bbbe      	cbnz	r6, 800af24 <HAL_ADC_ConfigChannel+0x354>
 800aeb4:	0e9b      	lsrs	r3, r3, #26
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	f003 031f 	and.w	r3, r3, #31
 800aebc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800aec0:	3b1e      	subs	r3, #30
 800aec2:	051b      	lsls	r3, r3, #20
 800aec4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aec8:	4319      	orrs	r1, r3
 800aeca:	e7a5      	b.n	800ae18 <HAL_ADC_ConfigChannel+0x248>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aecc:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800aed0:	b131      	cbz	r1, 800aee0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800aed2:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aed6:	3101      	adds	r1, #1
 800aed8:	0689      	lsls	r1, r1, #26
 800aeda:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800aede:	e7dd      	b.n	800ae9c <HAL_ADC_ConfigChannel+0x2cc>
    return 32U;
 800aee0:	2120      	movs	r1, #32
 800aee2:	e7f8      	b.n	800aed6 <HAL_ADC_ConfigChannel+0x306>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aee4:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800aee8:	b14a      	cbz	r2, 800aefe <HAL_ADC_ConfigChannel+0x32e>
  return __builtin_clz(value);
 800aeea:	fab2 f282 	clz	r2, r2
 800aeee:	3201      	adds	r2, #1
 800aef0:	f002 021f 	and.w	r2, r2, #31
 800aef4:	f04f 0c01 	mov.w	ip, #1
 800aef8:	fa0c f202 	lsl.w	r2, ip, r2
 800aefc:	e7d8      	b.n	800aeb0 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 800aefe:	2220      	movs	r2, #32
 800af00:	e7f5      	b.n	800aeee <HAL_ADC_ConfigChannel+0x31e>
 800af02:	bf00      	nop
 800af04:	0007ffff 	.word	0x0007ffff
 800af08:	407f0000 	.word	0x407f0000
 800af0c:	80080000 	.word	0x80080000
 800af10:	50040300 	.word	0x50040300
 800af14:	c7520000 	.word	0xc7520000
 800af18:	cb840000 	.word	0xcb840000
 800af1c:	80000001 	.word	0x80000001
 800af20:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af24:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800af28:	b15b      	cbz	r3, 800af42 <HAL_ADC_ConfigChannel+0x372>
  return __builtin_clz(value);
 800af2a:	fab3 f383 	clz	r3, r3
 800af2e:	3301      	adds	r3, #1
 800af30:	f003 031f 	and.w	r3, r3, #31
 800af34:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800af38:	3b1e      	subs	r3, #30
 800af3a:	051b      	lsls	r3, r3, #20
 800af3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800af40:	e7c2      	b.n	800aec8 <HAL_ADC_ConfigChannel+0x2f8>
    return 32U;
 800af42:	2320      	movs	r3, #32
 800af44:	e7f3      	b.n	800af2e <HAL_ADC_ConfigChannel+0x35e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800af46:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800af4a:	f47f aea4 	bne.w	800ac96 <HAL_ADC_ConfigChannel+0xc6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800af4e:	6822      	ldr	r2, [r4, #0]
 800af50:	4b26      	ldr	r3, [pc, #152]	@ (800afec <HAL_ADC_ConfigChannel+0x41c>)
 800af52:	429a      	cmp	r2, r3
 800af54:	d001      	beq.n	800af5a <HAL_ADC_ConfigChannel+0x38a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800af56:	2000      	movs	r0, #0
 800af58:	e652      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800af5a:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800af5e:	4924      	ldr	r1, [pc, #144]	@ (800aff0 <HAL_ADC_ConfigChannel+0x420>)
 800af60:	688a      	ldr	r2, [r1, #8]
 800af62:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800af66:	4313      	orrs	r3, r2
 800af68:	608b      	str	r3, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800af6a:	4b22      	ldr	r3, [pc, #136]	@ (800aff4 <HAL_ADC_ConfigChannel+0x424>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	099b      	lsrs	r3, r3, #6
 800af70:	4a21      	ldr	r2, [pc, #132]	@ (800aff8 <HAL_ADC_ConfigChannel+0x428>)
 800af72:	fba2 2303 	umull	r2, r3, r2, r3
 800af76:	099b      	lsrs	r3, r3, #6
 800af78:	3301      	adds	r3, #1
 800af7a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800af82:	9b01      	ldr	r3, [sp, #4]
 800af84:	b11b      	cbz	r3, 800af8e <HAL_ADC_ConfigChannel+0x3be>
            wait_loop_index--;
 800af86:	9b01      	ldr	r3, [sp, #4]
 800af88:	3b01      	subs	r3, #1
 800af8a:	9301      	str	r3, [sp, #4]
 800af8c:	e7f9      	b.n	800af82 <HAL_ADC_ConfigChannel+0x3b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800af8e:	2000      	movs	r0, #0
 800af90:	e636      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800af92:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 800af96:	f47f ae82 	bne.w	800ac9e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800af9a:	6822      	ldr	r2, [r4, #0]
 800af9c:	4b13      	ldr	r3, [pc, #76]	@ (800afec <HAL_ADC_ConfigChannel+0x41c>)
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d001      	beq.n	800afa6 <HAL_ADC_ConfigChannel+0x3d6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800afa2:	2000      	movs	r0, #0
 800afa4:	e62c      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800afa6:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 800afaa:	4911      	ldr	r1, [pc, #68]	@ (800aff0 <HAL_ADC_ConfigChannel+0x420>)
 800afac:	688a      	ldr	r2, [r1, #8]
 800afae:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800afb2:	4313      	orrs	r3, r2
 800afb4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800afb6:	2000      	movs	r0, #0
}
 800afb8:	e622      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800afba:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 800afbe:	d111      	bne.n	800afe4 <HAL_ADC_ConfigChannel+0x414>
        if (ADC_VREFINT_INSTANCE(hadc))
 800afc0:	6822      	ldr	r2, [r4, #0]
 800afc2:	4b0a      	ldr	r3, [pc, #40]	@ (800afec <HAL_ADC_ConfigChannel+0x41c>)
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d001      	beq.n	800afcc <HAL_ADC_ConfigChannel+0x3fc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800afc8:	2000      	movs	r0, #0
 800afca:	e619      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800afcc:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800afd0:	4907      	ldr	r1, [pc, #28]	@ (800aff0 <HAL_ADC_ConfigChannel+0x420>)
 800afd2:	688a      	ldr	r2, [r1, #8]
 800afd4:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800afd8:	4313      	orrs	r3, r2
 800afda:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800afdc:	2000      	movs	r0, #0
}
 800afde:	e60f      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
 800afe0:	2000      	movs	r0, #0
 800afe2:	e60d      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
 800afe4:	2000      	movs	r0, #0
 800afe6:	e60b      	b.n	800ac00 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 800afe8:	2002      	movs	r0, #2
 800afea:	e60c      	b.n	800ac06 <HAL_ADC_ConfigChannel+0x36>
 800afec:	50040000 	.word	0x50040000
 800aff0:	50040300 	.word	0x50040300
 800aff4:	2000002c 	.word	0x2000002c
 800aff8:	053e2d63 	.word	0x053e2d63

0800affc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800affc:	b570      	push	{r4, r5, r6, lr}
 800affe:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b000:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b002:	689a      	ldr	r2, [r3, #8]
 800b004:	f012 0204 	ands.w	r2, r2, #4
 800b008:	d000      	beq.n	800b00c <ADC_ConversionStop+0x10>
 800b00a:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b00c:	6898      	ldr	r0, [r3, #8]
 800b00e:	f010 0008 	ands.w	r0, r0, #8
 800b012:	d000      	beq.n	800b016 <ADC_ConversionStop+0x1a>
 800b014:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800b016:	b90a      	cbnz	r2, 800b01c <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800b018:	2800      	cmp	r0, #0
 800b01a:	d06d      	beq.n	800b0f8 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800b01c:	68da      	ldr	r2, [r3, #12]
 800b01e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800b022:	d004      	beq.n	800b02e <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800b024:	8b20      	ldrh	r0, [r4, #24]
 800b026:	f240 1201 	movw	r2, #257	@ 0x101
 800b02a:	4290      	cmp	r0, r2
 800b02c:	d04e      	beq.n	800b0cc <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800b02e:	2902      	cmp	r1, #2
 800b030:	d012      	beq.n	800b058 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800b032:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b034:	689a      	ldr	r2, [r3, #8]
 800b036:	f012 0f04 	tst.w	r2, #4
 800b03a:	d00b      	beq.n	800b054 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b03c:	689a      	ldr	r2, [r3, #8]
 800b03e:	f012 0f02 	tst.w	r2, #2
 800b042:	d107      	bne.n	800b054 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 800b044:	689a      	ldr	r2, [r3, #8]
 800b046:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b04a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b04e:	f042 0210 	orr.w	r2, r2, #16
 800b052:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800b054:	2901      	cmp	r1, #1
 800b056:	d047      	beq.n	800b0e8 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b058:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b05a:	689a      	ldr	r2, [r3, #8]
 800b05c:	f012 0f08 	tst.w	r2, #8
 800b060:	d00b      	beq.n	800b07a <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b062:	689a      	ldr	r2, [r3, #8]
 800b064:	f012 0f02 	tst.w	r2, #2
 800b068:	d107      	bne.n	800b07a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800b06a:	689a      	ldr	r2, [r3, #8]
 800b06c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b070:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b074:	f042 0220 	orr.w	r2, r2, #32
 800b078:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800b07a:	2902      	cmp	r1, #2
 800b07c:	d036      	beq.n	800b0ec <ADC_ConversionStop+0xf0>
 800b07e:	2903      	cmp	r1, #3
 800b080:	d136      	bne.n	800b0f0 <ADC_ConversionStop+0xf4>
 800b082:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800b084:	f7ff fc2e 	bl	800a8e4 <HAL_GetTick>
 800b088:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b08a:	6823      	ldr	r3, [r4, #0]
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	422b      	tst	r3, r5
 800b090:	d030      	beq.n	800b0f4 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800b092:	f7ff fc27 	bl	800a8e4 <HAL_GetTick>
 800b096:	1b80      	subs	r0, r0, r6
 800b098:	2805      	cmp	r0, #5
 800b09a:	d9f6      	bls.n	800b08a <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	689b      	ldr	r3, [r3, #8]
 800b0a0:	422b      	tst	r3, r5
 800b0a2:	d0f2      	beq.n	800b08a <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b0a6:	f043 0310 	orr.w	r3, r3, #16
 800b0aa:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0ae:	f043 0301 	orr.w	r3, r3, #1
 800b0b2:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800b0b4:	2001      	movs	r0, #1
 800b0b6:	e01e      	b.n	800b0f6 <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b0ba:	f043 0310 	orr.w	r3, r3, #16
 800b0be:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0c2:	f043 0301 	orr.w	r3, r3, #1
 800b0c6:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800b0c8:	2001      	movs	r0, #1
 800b0ca:	e014      	b.n	800b0f6 <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800b0cc:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b0ce:	6819      	ldr	r1, [r3, #0]
 800b0d0:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800b0d4:	d104      	bne.n	800b0e0 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800b0d6:	4909      	ldr	r1, [pc, #36]	@ (800b0fc <ADC_ConversionStop+0x100>)
 800b0d8:	428a      	cmp	r2, r1
 800b0da:	d8ed      	bhi.n	800b0b8 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 800b0dc:	3201      	adds	r2, #1
 800b0de:	e7f6      	b.n	800b0ce <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800b0e0:	2240      	movs	r2, #64	@ 0x40
 800b0e2:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800b0e4:	2101      	movs	r1, #1
 800b0e6:	e7a4      	b.n	800b032 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b0e8:	2504      	movs	r5, #4
 800b0ea:	e7cb      	b.n	800b084 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800b0ec:	2508      	movs	r5, #8
 800b0ee:	e7c9      	b.n	800b084 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b0f0:	2504      	movs	r5, #4
 800b0f2:	e7c7      	b.n	800b084 <ADC_ConversionStop+0x88>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800b0f4:	2000      	movs	r0, #0
}
 800b0f6:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	e7fc      	b.n	800b0f6 <ADC_ConversionStop+0xfa>
 800b0fc:	a33fffff 	.word	0xa33fffff

0800b100 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b100:	b530      	push	{r4, r5, lr}
 800b102:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800b104:	2300      	movs	r3, #0
 800b106:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b108:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b10a:	689a      	ldr	r2, [r3, #8]
 800b10c:	f012 0f01 	tst.w	r2, #1
 800b110:	d158      	bne.n	800b1c4 <ADC_Enable+0xc4>
 800b112:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800b114:	6899      	ldr	r1, [r3, #8]
 800b116:	4a2d      	ldr	r2, [pc, #180]	@ (800b1cc <ADC_Enable+0xcc>)
 800b118:	4211      	tst	r1, r2
 800b11a:	d119      	bne.n	800b150 <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 800b11c:	689a      	ldr	r2, [r3, #8]
 800b11e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b122:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b126:	f042 0201 	orr.w	r2, r2, #1
 800b12a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b12c:	4b28      	ldr	r3, [pc, #160]	@ (800b1d0 <ADC_Enable+0xd0>)
 800b12e:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b130:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800b134:	d01c      	beq.n	800b170 <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b136:	4b27      	ldr	r3, [pc, #156]	@ (800b1d4 <ADC_Enable+0xd4>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	099b      	lsrs	r3, r3, #6
 800b13c:	4a26      	ldr	r2, [pc, #152]	@ (800b1d8 <ADC_Enable+0xd8>)
 800b13e:	fba2 2303 	umull	r2, r3, r2, r3
 800b142:	099b      	lsrs	r3, r3, #6
 800b144:	3301      	adds	r3, #1
 800b146:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800b14e:	e00c      	b.n	800b16a <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b150:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800b152:	f043 0310 	orr.w	r3, r3, #16
 800b156:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b158:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800b15a:	f043 0301 	orr.w	r3, r3, #1
 800b15e:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800b160:	2001      	movs	r0, #1
 800b162:	e030      	b.n	800b1c6 <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 800b164:	9b01      	ldr	r3, [sp, #4]
 800b166:	3b01      	subs	r3, #1
 800b168:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800b16a:	9b01      	ldr	r3, [sp, #4]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d1f9      	bne.n	800b164 <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b170:	f7ff fbb8 	bl	800a8e4 <HAL_GetTick>
 800b174:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b176:	6823      	ldr	r3, [r4, #0]
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	f012 0f01 	tst.w	r2, #1
 800b17e:	d11f      	bne.n	800b1c0 <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b180:	689a      	ldr	r2, [r3, #8]
 800b182:	f012 0f01 	tst.w	r2, #1
 800b186:	d107      	bne.n	800b198 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 800b188:	689a      	ldr	r2, [r3, #8]
 800b18a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b18e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b192:	f042 0201 	orr.w	r2, r2, #1
 800b196:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b198:	f7ff fba4 	bl	800a8e4 <HAL_GetTick>
 800b19c:	1b43      	subs	r3, r0, r5
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	d9e9      	bls.n	800b176 <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b1a2:	6823      	ldr	r3, [r4, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f013 0f01 	tst.w	r3, #1
 800b1aa:	d1e4      	bne.n	800b176 <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b1ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b1ae:	f043 0310 	orr.w	r3, r3, #16
 800b1b2:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b1b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b1b6:	f043 0301 	orr.w	r3, r3, #1
 800b1ba:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800b1bc:	2001      	movs	r0, #1
 800b1be:	e002      	b.n	800b1c6 <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	e000      	b.n	800b1c6 <ADC_Enable+0xc6>
 800b1c4:	2000      	movs	r0, #0
}
 800b1c6:	b003      	add	sp, #12
 800b1c8:	bd30      	pop	{r4, r5, pc}
 800b1ca:	bf00      	nop
 800b1cc:	8000003f 	.word	0x8000003f
 800b1d0:	50040300 	.word	0x50040300
 800b1d4:	2000002c 	.word	0x2000002c
 800b1d8:	053e2d63 	.word	0x053e2d63

0800b1dc <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b1dc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b1de:	689b      	ldr	r3, [r3, #8]
 800b1e0:	f013 0f04 	tst.w	r3, #4
 800b1e4:	d13c      	bne.n	800b260 <HAL_ADC_Start+0x84>
{
 800b1e6:	b510      	push	{r4, lr}
 800b1e8:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 800b1ea:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d038      	beq.n	800b264 <HAL_ADC_Start+0x88>
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800b1f8:	f7ff ff82 	bl	800b100 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800b1fc:	bb60      	cbnz	r0, 800b258 <HAL_ADC_Start+0x7c>
      ADC_STATE_CLR_SET(hadc->State,
 800b1fe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b200:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b204:	f023 0301 	bic.w	r3, r3, #1
 800b208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b20c:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b20e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b210:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800b214:	d01d      	beq.n	800b252 <HAL_ADC_Start+0x76>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b216:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b218:	f023 0306 	bic.w	r3, r3, #6
 800b21c:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b21e:	6823      	ldr	r3, [r4, #0]
 800b220:	221c      	movs	r2, #28
 800b222:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800b224:	2300      	movs	r3, #0
 800b226:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b22a:	6822      	ldr	r2, [r4, #0]
 800b22c:	68d3      	ldr	r3, [r2, #12]
 800b22e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800b232:	d005      	beq.n	800b240 <HAL_ADC_Start+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b234:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b236:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b23a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b23e:	6563      	str	r3, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 800b240:	6893      	ldr	r3, [r2, #8]
 800b242:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b246:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b24a:	f043 0304 	orr.w	r3, r3, #4
 800b24e:	6093      	str	r3, [r2, #8]
}
 800b250:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 800b252:	2300      	movs	r3, #0
 800b254:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b256:	e7e2      	b.n	800b21e <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 800b258:	2300      	movs	r3, #0
 800b25a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800b25e:	e7f7      	b.n	800b250 <HAL_ADC_Start+0x74>
    tmp_hal_status = HAL_BUSY;
 800b260:	2002      	movs	r0, #2
}
 800b262:	4770      	bx	lr
    __HAL_LOCK(hadc);
 800b264:	2002      	movs	r0, #2
 800b266:	e7f3      	b.n	800b250 <HAL_ADC_Start+0x74>

0800b268 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b26c:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b26e:	6893      	ldr	r3, [r2, #8]
 800b270:	f013 0302 	ands.w	r3, r3, #2
 800b274:	d000      	beq.n	800b278 <ADC_Disable+0x10>
 800b276:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b278:	6891      	ldr	r1, [r2, #8]
 800b27a:	f011 0f01 	tst.w	r1, #1
 800b27e:	d039      	beq.n	800b2f4 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 800b280:	2b00      	cmp	r3, #0
 800b282:	d139      	bne.n	800b2f8 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b284:	6893      	ldr	r3, [r2, #8]
 800b286:	f003 030d 	and.w	r3, r3, #13
 800b28a:	2b01      	cmp	r3, #1
 800b28c:	d009      	beq.n	800b2a2 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b28e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b290:	f043 0310 	orr.w	r3, r3, #16
 800b294:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b296:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b298:	f043 0301 	orr.w	r3, r3, #1
 800b29c:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 800b29e:	2001      	movs	r0, #1
 800b2a0:	e029      	b.n	800b2f6 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 800b2a2:	6893      	ldr	r3, [r2, #8]
 800b2a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2ac:	f043 0302 	orr.w	r3, r3, #2
 800b2b0:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b2b2:	6823      	ldr	r3, [r4, #0]
 800b2b4:	2203      	movs	r2, #3
 800b2b6:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b2b8:	f7ff fb14 	bl	800a8e4 <HAL_GetTick>
 800b2bc:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	f013 0f01 	tst.w	r3, #1
 800b2c6:	d013      	beq.n	800b2f0 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b2c8:	f7ff fb0c 	bl	800a8e4 <HAL_GetTick>
 800b2cc:	1b40      	subs	r0, r0, r5
 800b2ce:	2802      	cmp	r0, #2
 800b2d0:	d9f5      	bls.n	800b2be <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b2d2:	6823      	ldr	r3, [r4, #0]
 800b2d4:	689b      	ldr	r3, [r3, #8]
 800b2d6:	f013 0f01 	tst.w	r3, #1
 800b2da:	d0f0      	beq.n	800b2be <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b2dc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b2de:	f043 0310 	orr.w	r3, r3, #16
 800b2e2:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b2e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b2e6:	f043 0301 	orr.w	r3, r3, #1
 800b2ea:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	e002      	b.n	800b2f6 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	e000      	b.n	800b2f6 <ADC_Disable+0x8e>
 800b2f4:	2000      	movs	r0, #0
}
 800b2f6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800b2f8:	2000      	movs	r0, #0
 800b2fa:	e7fc      	b.n	800b2f6 <ADC_Disable+0x8e>

0800b2fc <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800b2fc:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800b300:	2b01      	cmp	r3, #1
 800b302:	d01a      	beq.n	800b33a <HAL_ADC_Stop+0x3e>
{
 800b304:	b510      	push	{r4, lr}
 800b306:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800b308:	2301      	movs	r3, #1
 800b30a:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800b30e:	2103      	movs	r1, #3
 800b310:	f7ff fe74 	bl	800affc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800b314:	b118      	cbz	r0, 800b31e <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 800b316:	2300      	movs	r3, #0
 800b318:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800b31c:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800b31e:	4620      	mov	r0, r4
 800b320:	f7ff ffa2 	bl	800b268 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800b324:	2800      	cmp	r0, #0
 800b326:	d1f6      	bne.n	800b316 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 800b328:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b32a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b32e:	f023 0301 	bic.w	r3, r3, #1
 800b332:	f043 0301 	orr.w	r3, r3, #1
 800b336:	6563      	str	r3, [r4, #84]	@ 0x54
 800b338:	e7ed      	b.n	800b316 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 800b33a:	2002      	movs	r0, #2
}
 800b33c:	4770      	bx	lr

0800b33e <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b33e:	b530      	push	{r4, r5, lr}
 800b340:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b342:	2300      	movs	r3, #0
 800b344:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b346:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d041      	beq.n	800b3d2 <HAL_ADCEx_Calibration_Start+0x94>
 800b34e:	4604      	mov	r4, r0
 800b350:	460d      	mov	r5, r1
 800b352:	2301      	movs	r3, #1
 800b354:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b358:	f7ff ff86 	bl	800b268 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b35c:	bb80      	cbnz	r0, 800b3c0 <HAL_ADCEx_Calibration_Start+0x82>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b35e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b360:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b364:	f023 0302 	bic.w	r3, r3, #2
 800b368:	f043 0302 	orr.w	r3, r3, #2
 800b36c:	6563      	str	r3, [r4, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b36e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800b370:	6893      	ldr	r3, [r2, #8]
 800b372:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800b376:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b37a:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 800b37e:	432b      	orrs	r3, r5
 800b380:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b384:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b386:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	db06      	blt.n	800b39c <HAL_ADCEx_Calibration_Start+0x5e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b38e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b390:	f023 0303 	bic.w	r3, r3, #3
 800b394:	f043 0301 	orr.w	r3, r3, #1
 800b398:	6563      	str	r3, [r4, #84]	@ 0x54
 800b39a:	e015      	b.n	800b3c8 <HAL_ADCEx_Calibration_Start+0x8a>
      wait_loop_index++;
 800b39c:	9b01      	ldr	r3, [sp, #4]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b3a2:	9b01      	ldr	r3, [sp, #4]
 800b3a4:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800b3a8:	d3ed      	bcc.n	800b386 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800b3aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b3ac:	f023 0312 	bic.w	r3, r3, #18
 800b3b0:	f043 0310 	orr.w	r3, r3, #16
 800b3b4:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_ERROR;
 800b3bc:	2001      	movs	r0, #1
 800b3be:	e006      	b.n	800b3ce <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b3c0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b3c2:	f043 0310 	orr.w	r3, r3, #16
 800b3c6:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800b3ce:	b003      	add	sp, #12
 800b3d0:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 800b3d2:	2002      	movs	r0, #2
 800b3d4:	e7fb      	b.n	800b3ce <HAL_ADCEx_Calibration_Start+0x90>

0800b3d6 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	f000 80a1 	beq.w	800b51e <HAL_CAN_Init+0x148>
{
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800b3e0:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b3e4:	b1d3      	cbz	r3, 800b41c <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800b3e6:	6822      	ldr	r2, [r4, #0]
 800b3e8:	6813      	ldr	r3, [r2, #0]
 800b3ea:	f043 0301 	orr.w	r3, r3, #1
 800b3ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b3f0:	f7ff fa78 	bl	800a8e4 <HAL_GetTick>
 800b3f4:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800b3f6:	6823      	ldr	r3, [r4, #0]
 800b3f8:	685a      	ldr	r2, [r3, #4]
 800b3fa:	f012 0f01 	tst.w	r2, #1
 800b3fe:	d110      	bne.n	800b422 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800b400:	f7ff fa70 	bl	800a8e4 <HAL_GetTick>
 800b404:	1b40      	subs	r0, r0, r5
 800b406:	280a      	cmp	r0, #10
 800b408:	d9f5      	bls.n	800b3f6 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800b40a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b40c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b410:	6263      	str	r3, [r4, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800b412:	2305      	movs	r3, #5
 800b414:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 800b418:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 800b41a:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800b41c:	f001 f84e 	bl	800c4bc <HAL_CAN_MspInit>
 800b420:	e7e1      	b.n	800b3e6 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	f022 0202 	bic.w	r2, r2, #2
 800b428:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800b42a:	f7ff fa5b 	bl	800a8e4 <HAL_GetTick>
 800b42e:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800b430:	6823      	ldr	r3, [r4, #0]
 800b432:	685a      	ldr	r2, [r3, #4]
 800b434:	f012 0f02 	tst.w	r2, #2
 800b438:	d00d      	beq.n	800b456 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800b43a:	f7ff fa53 	bl	800a8e4 <HAL_GetTick>
 800b43e:	1b40      	subs	r0, r0, r5
 800b440:	280a      	cmp	r0, #10
 800b442:	d9f5      	bls.n	800b430 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800b444:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b44a:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800b44c:	2305      	movs	r3, #5
 800b44e:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 800b452:	2001      	movs	r0, #1
 800b454:	e7e1      	b.n	800b41a <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800b456:	7e22      	ldrb	r2, [r4, #24]
 800b458:	2a01      	cmp	r2, #1
 800b45a:	d03d      	beq.n	800b4d8 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b462:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800b464:	7e63      	ldrb	r3, [r4, #25]
 800b466:	2b01      	cmp	r3, #1
 800b468:	d03b      	beq.n	800b4e2 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800b46a:	6822      	ldr	r2, [r4, #0]
 800b46c:	6813      	ldr	r3, [r2, #0]
 800b46e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b472:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800b474:	7ea3      	ldrb	r3, [r4, #26]
 800b476:	2b01      	cmp	r3, #1
 800b478:	d039      	beq.n	800b4ee <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800b47a:	6822      	ldr	r2, [r4, #0]
 800b47c:	6813      	ldr	r3, [r2, #0]
 800b47e:	f023 0320 	bic.w	r3, r3, #32
 800b482:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 800b484:	7ee3      	ldrb	r3, [r4, #27]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d037      	beq.n	800b4fa <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800b48a:	6822      	ldr	r2, [r4, #0]
 800b48c:	6813      	ldr	r3, [r2, #0]
 800b48e:	f043 0310 	orr.w	r3, r3, #16
 800b492:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800b494:	7f23      	ldrb	r3, [r4, #28]
 800b496:	2b01      	cmp	r3, #1
 800b498:	d035      	beq.n	800b506 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800b49a:	6822      	ldr	r2, [r4, #0]
 800b49c:	6813      	ldr	r3, [r2, #0]
 800b49e:	f023 0308 	bic.w	r3, r3, #8
 800b4a2:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800b4a4:	7f63      	ldrb	r3, [r4, #29]
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d033      	beq.n	800b512 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800b4aa:	6822      	ldr	r2, [r4, #0]
 800b4ac:	6813      	ldr	r3, [r2, #0]
 800b4ae:	f023 0304 	bic.w	r3, r3, #4
 800b4b2:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800b4b4:	68a3      	ldr	r3, [r4, #8]
 800b4b6:	68e2      	ldr	r2, [r4, #12]
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	6922      	ldr	r2, [r4, #16]
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	6962      	ldr	r2, [r4, #20]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	6862      	ldr	r2, [r4, #4]
 800b4c4:	3a01      	subs	r2, #1
 800b4c6:	6821      	ldr	r1, [r4, #0]
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 800b4d6:	e7a0      	b.n	800b41a <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800b4d8:	681a      	ldr	r2, [r3, #0]
 800b4da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b4de:	601a      	str	r2, [r3, #0]
 800b4e0:	e7c0      	b.n	800b464 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800b4e2:	6822      	ldr	r2, [r4, #0]
 800b4e4:	6813      	ldr	r3, [r2, #0]
 800b4e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4ea:	6013      	str	r3, [r2, #0]
 800b4ec:	e7c2      	b.n	800b474 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800b4ee:	6822      	ldr	r2, [r4, #0]
 800b4f0:	6813      	ldr	r3, [r2, #0]
 800b4f2:	f043 0320 	orr.w	r3, r3, #32
 800b4f6:	6013      	str	r3, [r2, #0]
 800b4f8:	e7c4      	b.n	800b484 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	6813      	ldr	r3, [r2, #0]
 800b4fe:	f023 0310 	bic.w	r3, r3, #16
 800b502:	6013      	str	r3, [r2, #0]
 800b504:	e7c6      	b.n	800b494 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800b506:	6822      	ldr	r2, [r4, #0]
 800b508:	6813      	ldr	r3, [r2, #0]
 800b50a:	f043 0308 	orr.w	r3, r3, #8
 800b50e:	6013      	str	r3, [r2, #0]
 800b510:	e7c8      	b.n	800b4a4 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800b512:	6822      	ldr	r2, [r4, #0]
 800b514:	6813      	ldr	r3, [r2, #0]
 800b516:	f043 0304 	orr.w	r3, r3, #4
 800b51a:	6013      	str	r3, [r2, #0]
 800b51c:	e7ca      	b.n	800b4b4 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800b51e:	2001      	movs	r0, #1
}
 800b520:	4770      	bx	lr

0800b522 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800b522:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800b524:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800b528:	3b01      	subs	r3, #1
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d905      	bls.n	800b53c <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b530:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b532:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b536:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800b538:	2001      	movs	r0, #1
  }
}
 800b53a:	4770      	bx	lr
{
 800b53c:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800b53e:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800b542:	f043 0301 	orr.w	r3, r3, #1
 800b546:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800b54a:	694b      	ldr	r3, [r1, #20]
 800b54c:	f003 031f 	and.w	r3, r3, #31
 800b550:	2001      	movs	r0, #1
 800b552:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800b556:	f8d2 021c 	ldr.w	r0, [r2, #540]	@ 0x21c
 800b55a:	ea6f 0c03 	mvn.w	ip, r3
 800b55e:	ea20 0003 	bic.w	r0, r0, r3
 800b562:	f8c2 021c 	str.w	r0, [r2, #540]	@ 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800b566:	69c8      	ldr	r0, [r1, #28]
 800b568:	b9b0      	cbnz	r0, 800b598 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800b56a:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800b56e:	ea0c 0000 	and.w	r0, ip, r0
 800b572:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800b576:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b578:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800b57a:	68cd      	ldr	r5, [r1, #12]
 800b57c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b580:	3048      	adds	r0, #72	@ 0x48
 800b582:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800b586:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b588:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800b58a:	688d      	ldr	r5, [r1, #8]
 800b58c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b590:	3048      	adds	r0, #72	@ 0x48
 800b592:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800b596:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800b598:	69c8      	ldr	r0, [r1, #28]
 800b59a:	2801      	cmp	r0, #1
 800b59c:	d01b      	beq.n	800b5d6 <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800b59e:	6988      	ldr	r0, [r1, #24]
 800b5a0:	bb80      	cbnz	r0, 800b604 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800b5a2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b5a6:	ea0c 0000 	and.w	r0, ip, r0
 800b5aa:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800b5ae:	6908      	ldr	r0, [r1, #16]
 800b5b0:	bb70      	cbnz	r0, 800b610 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800b5b2:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800b5b6:	ea0c 0000 	and.w	r0, ip, r0
 800b5ba:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800b5be:	6a09      	ldr	r1, [r1, #32]
 800b5c0:	2901      	cmp	r1, #1
 800b5c2:	d02b      	beq.n	800b61c <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800b5c4:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800b5c8:	f023 0301 	bic.w	r3, r3, #1
 800b5cc:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return HAL_OK;
 800b5d0:	2000      	movs	r0, #0
}
 800b5d2:	bc30      	pop	{r4, r5}
 800b5d4:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800b5d6:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800b5da:	4318      	orrs	r0, r3
 800b5dc:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800b5e0:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b5e2:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800b5e4:	680d      	ldr	r5, [r1, #0]
 800b5e6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b5ea:	3048      	adds	r0, #72	@ 0x48
 800b5ec:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800b5f0:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b5f2:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800b5f4:	688d      	ldr	r5, [r1, #8]
 800b5f6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b5fa:	3048      	adds	r0, #72	@ 0x48
 800b5fc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800b600:	6044      	str	r4, [r0, #4]
 800b602:	e7cc      	b.n	800b59e <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800b604:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b608:	4318      	orrs	r0, r3
 800b60a:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
 800b60e:	e7ce      	b.n	800b5ae <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800b610:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800b614:	4318      	orrs	r0, r3
 800b616:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
 800b61a:	e7d0      	b.n	800b5be <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800b61c:	f8d2 121c 	ldr.w	r1, [r2, #540]	@ 0x21c
 800b620:	430b      	orrs	r3, r1
 800b622:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
 800b626:	e7cd      	b.n	800b5c4 <HAL_CAN_ConfigFilter+0xa2>

0800b628 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800b628:	b570      	push	{r4, r5, r6, lr}
 800b62a:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800b62c:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d006      	beq.n	800b642 <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800b634:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b636:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b63a:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800b63c:	2601      	movs	r6, #1
  }
}
 800b63e:	4630      	mov	r0, r6
 800b640:	bd70      	pop	{r4, r5, r6, pc}
 800b642:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 800b644:	2302      	movs	r3, #2
 800b646:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800b64a:	6802      	ldr	r2, [r0, #0]
 800b64c:	6813      	ldr	r3, [r2, #0]
 800b64e:	f023 0301 	bic.w	r3, r3, #1
 800b652:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800b654:	f7ff f946 	bl	800a8e4 <HAL_GetTick>
 800b658:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800b65a:	6823      	ldr	r3, [r4, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	f013 0f01 	tst.w	r3, #1
 800b662:	d00c      	beq.n	800b67e <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800b664:	f7ff f93e 	bl	800a8e4 <HAL_GetTick>
 800b668:	1b43      	subs	r3, r0, r5
 800b66a:	2b0a      	cmp	r3, #10
 800b66c:	d9f5      	bls.n	800b65a <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800b66e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b674:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800b676:	2305      	movs	r3, #5
 800b678:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800b67c:	e7df      	b.n	800b63e <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800b67e:	2600      	movs	r6, #0
 800b680:	6266      	str	r6, [r4, #36]	@ 0x24
    return HAL_OK;
 800b682:	e7dc      	b.n	800b63e <HAL_CAN_Start+0x16>

0800b684 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800b684:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800b686:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800b68a:	6804      	ldr	r4, [r0, #0]
 800b68c:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800b68e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b692:	fa5f fc8c 	uxtb.w	ip, ip
 800b696:	f1bc 0f01 	cmp.w	ip, #1
 800b69a:	d862      	bhi.n	800b762 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800b69c:	f014 5fe0 	tst.w	r4, #469762048	@ 0x1c000000
 800b6a0:	d059      	beq.n	800b756 <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800b6a2:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800b6a6:	2401      	movs	r4, #1
 800b6a8:	fa04 f40c 	lsl.w	r4, r4, ip
 800b6ac:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800b6ae:	688b      	ldr	r3, [r1, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d13d      	bne.n	800b730 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800b6b4:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 800b6b6:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800b6b8:	6804      	ldr	r4, [r0, #0]
 800b6ba:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 800b6be:	f10c 0318 	add.w	r3, ip, #24
 800b6c2:	011b      	lsls	r3, r3, #4
 800b6c4:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800b6c6:	6803      	ldr	r3, [r0, #0]
 800b6c8:	690c      	ldr	r4, [r1, #16]
 800b6ca:	f10c 0e18 	add.w	lr, ip, #24
 800b6ce:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800b6d2:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800b6d4:	7d0b      	ldrb	r3, [r1, #20]
 800b6d6:	2b01      	cmp	r3, #1
 800b6d8:	d035      	beq.n	800b746 <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800b6da:	79d1      	ldrb	r1, [r2, #7]
 800b6dc:	7993      	ldrb	r3, [r2, #6]
 800b6de:	041b      	lsls	r3, r3, #16
 800b6e0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b6e4:	7951      	ldrb	r1, [r2, #5]
 800b6e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800b6ea:	7914      	ldrb	r4, [r2, #4]
 800b6ec:	6801      	ldr	r1, [r0, #0]
 800b6ee:	4323      	orrs	r3, r4
 800b6f0:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 800b6f4:	f8c1 318c 	str.w	r3, [r1, #396]	@ 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800b6f8:	78d1      	ldrb	r1, [r2, #3]
 800b6fa:	7893      	ldrb	r3, [r2, #2]
 800b6fc:	041b      	lsls	r3, r3, #16
 800b6fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b702:	7851      	ldrb	r1, [r2, #1]
 800b704:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800b708:	7811      	ldrb	r1, [r2, #0]
 800b70a:	6802      	ldr	r2, [r0, #0]
 800b70c:	430b      	orrs	r3, r1
 800b70e:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 800b712:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800b716:	6802      	ldr	r2, [r0, #0]
 800b718:	f10c 0c18 	add.w	ip, ip, #24
 800b71c:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800b720:	f852 300c 	ldr.w	r3, [r2, ip]
 800b724:	f043 0301 	orr.w	r3, r3, #1
 800b728:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 800b72c:	2000      	movs	r0, #0
 800b72e:	e01d      	b.n	800b76c <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b730:	684c      	ldr	r4, [r1, #4]
 800b732:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 800b736:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 800b738:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b73a:	f10c 0418 	add.w	r4, ip, #24
 800b73e:	0124      	lsls	r4, r4, #4
 800b740:	6805      	ldr	r5, [r0, #0]
 800b742:	512b      	str	r3, [r5, r4]
 800b744:	e7bf      	b.n	800b6c6 <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800b746:	6803      	ldr	r3, [r0, #0]
 800b748:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800b74c:	6859      	ldr	r1, [r3, #4]
 800b74e:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800b752:	6059      	str	r1, [r3, #4]
 800b754:	e7c1      	b.n	800b6da <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b756:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b758:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b75c:	6243      	str	r3, [r0, #36]	@ 0x24

      return HAL_ERROR;
 800b75e:	2001      	movs	r0, #1
 800b760:	e004      	b.n	800b76c <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b762:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b768:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800b76a:	2001      	movs	r0, #1
  }
}
 800b76c:	bd30      	pop	{r4, r5, pc}

0800b76e <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800b76e:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800b772:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b776:	fa5f fc8c 	uxtb.w	ip, ip
 800b77a:	f1bc 0f01 	cmp.w	ip, #1
 800b77e:	f200 80a5 	bhi.w	800b8cc <HAL_CAN_GetRxMessage+0x15e>
{
 800b782:	b430      	push	{r4, r5}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800b784:	b951      	cbnz	r1, 800b79c <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800b786:	6804      	ldr	r4, [r0, #0]
 800b788:	68e4      	ldr	r4, [r4, #12]
 800b78a:	f014 0f03 	tst.w	r4, #3
 800b78e:	d110      	bne.n	800b7b2 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b790:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b796:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 800b798:	2001      	movs	r0, #1
 800b79a:	e07e      	b.n	800b89a <HAL_CAN_GetRxMessage+0x12c>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800b79c:	6804      	ldr	r4, [r0, #0]
 800b79e:	6924      	ldr	r4, [r4, #16]
 800b7a0:	f014 0f03 	tst.w	r4, #3
 800b7a4:	d105      	bne.n	800b7b2 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b7a6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b7a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b7ac:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 800b7ae:	2001      	movs	r0, #1
 800b7b0:	e073      	b.n	800b89a <HAL_CAN_GetRxMessage+0x12c>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800b7b2:	6805      	ldr	r5, [r0, #0]
 800b7b4:	f101 041b 	add.w	r4, r1, #27
 800b7b8:	0124      	lsls	r4, r4, #4
 800b7ba:	592c      	ldr	r4, [r5, r4]
 800b7bc:	f004 0404 	and.w	r4, r4, #4
 800b7c0:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800b7c2:	2c00      	cmp	r4, #0
 800b7c4:	d16b      	bne.n	800b89e <HAL_CAN_GetRxMessage+0x130>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800b7c6:	6805      	ldr	r5, [r0, #0]
 800b7c8:	f101 041b 	add.w	r4, r1, #27
 800b7cc:	0124      	lsls	r4, r4, #4
 800b7ce:	592c      	ldr	r4, [r5, r4]
 800b7d0:	0d64      	lsrs	r4, r4, #21
 800b7d2:	6014      	str	r4, [r2, #0]
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800b7d4:	6804      	ldr	r4, [r0, #0]
 800b7d6:	f101 0c1b 	add.w	ip, r1, #27
 800b7da:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800b7de:	f854 400c 	ldr.w	r4, [r4, ip]
 800b7e2:	f004 0402 	and.w	r4, r4, #2
 800b7e6:	60d4      	str	r4, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800b7e8:	6804      	ldr	r4, [r0, #0]
 800b7ea:	44a4      	add	ip, r4
 800b7ec:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800b7f0:	f015 0f08 	tst.w	r5, #8
 800b7f4:	d05b      	beq.n	800b8ae <HAL_CAN_GetRxMessage+0x140>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800b7f6:	2408      	movs	r4, #8
 800b7f8:	6114      	str	r4, [r2, #16]
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800b7fa:	6804      	ldr	r4, [r0, #0]
 800b7fc:	f101 0c1b 	add.w	ip, r1, #27
 800b800:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 800b804:	6864      	ldr	r4, [r4, #4]
 800b806:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800b80a:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800b80c:	6804      	ldr	r4, [r0, #0]
 800b80e:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 800b812:	6864      	ldr	r4, [r4, #4]
 800b814:	0c24      	lsrs	r4, r4, #16
 800b816:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800b818:	6802      	ldr	r2, [r0, #0]
 800b81a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b81e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800b822:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800b824:	6802      	ldr	r2, [r0, #0]
 800b826:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b82a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800b82e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800b832:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800b834:	6802      	ldr	r2, [r0, #0]
 800b836:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b83a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800b83e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800b842:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800b844:	6802      	ldr	r2, [r0, #0]
 800b846:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b84a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800b84e:	0e12      	lsrs	r2, r2, #24
 800b850:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800b852:	6802      	ldr	r2, [r0, #0]
 800b854:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b858:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800b85c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800b85e:	6802      	ldr	r2, [r0, #0]
 800b860:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b864:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800b868:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800b86c:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800b86e:	6802      	ldr	r2, [r0, #0]
 800b870:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b874:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800b878:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800b87c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800b87e:	6802      	ldr	r2, [r0, #0]
 800b880:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800b884:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800b888:	0e12      	lsrs	r2, r2, #24
 800b88a:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800b88c:	b9c1      	cbnz	r1, 800b8c0 <HAL_CAN_GetRxMessage+0x152>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800b88e:	6802      	ldr	r2, [r0, #0]
 800b890:	68d3      	ldr	r3, [r2, #12]
 800b892:	f043 0320 	orr.w	r3, r3, #32
 800b896:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 800b898:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800b89a:	bc30      	pop	{r4, r5}
 800b89c:	4770      	bx	lr
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800b89e:	6805      	ldr	r5, [r0, #0]
 800b8a0:	f101 041b 	add.w	r4, r1, #27
 800b8a4:	0124      	lsls	r4, r4, #4
 800b8a6:	592c      	ldr	r4, [r5, r4]
 800b8a8:	08e4      	lsrs	r4, r4, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800b8aa:	6054      	str	r4, [r2, #4]
 800b8ac:	e792      	b.n	800b7d4 <HAL_CAN_GetRxMessage+0x66>
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800b8ae:	f101 051b 	add.w	r5, r1, #27
 800b8b2:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 800b8b6:	6864      	ldr	r4, [r4, #4]
 800b8b8:	f004 040f 	and.w	r4, r4, #15
 800b8bc:	6114      	str	r4, [r2, #16]
 800b8be:	e79c      	b.n	800b7fa <HAL_CAN_GetRxMessage+0x8c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800b8c0:	6802      	ldr	r2, [r0, #0]
 800b8c2:	6913      	ldr	r3, [r2, #16]
 800b8c4:	f043 0320 	orr.w	r3, r3, #32
 800b8c8:	6113      	str	r3, [r2, #16]
 800b8ca:	e7e5      	b.n	800b898 <HAL_CAN_GetRxMessage+0x12a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b8cc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b8ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b8d2:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 800b8d4:	2001      	movs	r0, #1
}
 800b8d6:	4770      	bx	lr

0800b8d8 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800b8d8:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	b2db      	uxtb	r3, r3
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d905      	bls.n	800b8f0 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b8e4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b8e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b8ea:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800b8ec:	2001      	movs	r0, #1
  }
}
 800b8ee:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800b8f0:	6802      	ldr	r2, [r0, #0]
 800b8f2:	6953      	ldr	r3, [r2, #20]
 800b8f4:	430b      	orrs	r3, r1
 800b8f6:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	4770      	bx	lr

0800b8fc <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800b8fc:	4770      	bx	lr

0800b8fe <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800b8fe:	4770      	bx	lr

0800b900 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800b900:	4770      	bx	lr

0800b902 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800b902:	4770      	bx	lr

0800b904 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800b904:	4770      	bx	lr

0800b906 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800b906:	4770      	bx	lr

0800b908 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800b908:	4770      	bx	lr

0800b90a <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800b90a:	4770      	bx	lr

0800b90c <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800b90c:	4770      	bx	lr

0800b90e <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800b90e:	4770      	bx	lr

0800b910 <HAL_CAN_IRQHandler>:
{
 800b910:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b914:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800b916:	6803      	ldr	r3, [r0, #0]
 800b918:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800b91a:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800b91e:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800b920:	f8d3 a00c 	ldr.w	sl, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800b924:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800b928:	f8d3 b018 	ldr.w	fp, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800b92c:	f014 0601 	ands.w	r6, r4, #1
 800b930:	d03b      	beq.n	800b9aa <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800b932:	f017 0601 	ands.w	r6, r7, #1
 800b936:	d016      	beq.n	800b966 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800b938:	2201      	movs	r2, #1
 800b93a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800b93c:	f017 0f02 	tst.w	r7, #2
 800b940:	d108      	bne.n	800b954 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800b942:	f017 0f04 	tst.w	r7, #4
 800b946:	d10c      	bne.n	800b962 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800b948:	f017 0608 	ands.w	r6, r7, #8
 800b94c:	d006      	beq.n	800b95c <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800b94e:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
 800b952:	e008      	b.n	800b966 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800b954:	f7ff ffd2 	bl	800b8fc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800b958:	2600      	movs	r6, #0
 800b95a:	e004      	b.n	800b966 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800b95c:	f7ff ffd1 	bl	800b902 <HAL_CAN_TxMailbox0AbortCallback>
 800b960:	e001      	b.n	800b966 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800b962:	f44f 6600 	mov.w	r6, #2048	@ 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800b966:	f417 7f80 	tst.w	r7, #256	@ 0x100
 800b96a:	d00d      	beq.n	800b988 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800b96c:	682b      	ldr	r3, [r5, #0]
 800b96e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b972:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800b974:	f417 7f00 	tst.w	r7, #512	@ 0x200
 800b978:	f040 8096 	bne.w	800baa8 <HAL_CAN_IRQHandler+0x198>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800b97c:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 800b980:	f000 8096 	beq.w	800bab0 <HAL_CAN_IRQHandler+0x1a0>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800b984:	f446 5600 	orr.w	r6, r6, #8192	@ 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800b988:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 800b98c:	d00d      	beq.n	800b9aa <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800b98e:	682b      	ldr	r3, [r5, #0]
 800b990:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b994:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800b996:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800b99a:	f040 8093 	bne.w	800bac4 <HAL_CAN_IRQHandler+0x1b4>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800b99e:	f417 2f80 	tst.w	r7, #262144	@ 0x40000
 800b9a2:	f000 8093 	beq.w	800bacc <HAL_CAN_IRQHandler+0x1bc>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800b9a6:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800b9aa:	f014 0f08 	tst.w	r4, #8
 800b9ae:	d007      	beq.n	800b9c0 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800b9b0:	f01a 0f10 	tst.w	sl, #16
 800b9b4:	d004      	beq.n	800b9c0 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800b9b6:	f446 7600 	orr.w	r6, r6, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800b9ba:	682b      	ldr	r3, [r5, #0]
 800b9bc:	2210      	movs	r2, #16
 800b9be:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800b9c0:	f014 0f04 	tst.w	r4, #4
 800b9c4:	d003      	beq.n	800b9ce <HAL_CAN_IRQHandler+0xbe>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800b9c6:	f01a 0f08 	tst.w	sl, #8
 800b9ca:	f040 8089 	bne.w	800bae0 <HAL_CAN_IRQHandler+0x1d0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800b9ce:	f014 0f02 	tst.w	r4, #2
 800b9d2:	d005      	beq.n	800b9e0 <HAL_CAN_IRQHandler+0xd0>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800b9d4:	682b      	ldr	r3, [r5, #0]
 800b9d6:	68db      	ldr	r3, [r3, #12]
 800b9d8:	f013 0f03 	tst.w	r3, #3
 800b9dc:	f040 8087 	bne.w	800baee <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800b9e0:	f014 0f40 	tst.w	r4, #64	@ 0x40
 800b9e4:	d007      	beq.n	800b9f6 <HAL_CAN_IRQHandler+0xe6>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800b9e6:	f019 0f10 	tst.w	r9, #16
 800b9ea:	d004      	beq.n	800b9f6 <HAL_CAN_IRQHandler+0xe6>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800b9ec:	f446 6680 	orr.w	r6, r6, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800b9f0:	682b      	ldr	r3, [r5, #0]
 800b9f2:	2210      	movs	r2, #16
 800b9f4:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800b9f6:	f014 0f20 	tst.w	r4, #32
 800b9fa:	d002      	beq.n	800ba02 <HAL_CAN_IRQHandler+0xf2>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800b9fc:	f019 0f08 	tst.w	r9, #8
 800ba00:	d179      	bne.n	800baf6 <HAL_CAN_IRQHandler+0x1e6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800ba02:	f014 0f10 	tst.w	r4, #16
 800ba06:	d004      	beq.n	800ba12 <HAL_CAN_IRQHandler+0x102>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	691b      	ldr	r3, [r3, #16]
 800ba0c:	f013 0f03 	tst.w	r3, #3
 800ba10:	d178      	bne.n	800bb04 <HAL_CAN_IRQHandler+0x1f4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800ba12:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
 800ba16:	d002      	beq.n	800ba1e <HAL_CAN_IRQHandler+0x10e>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800ba18:	f018 0f10 	tst.w	r8, #16
 800ba1c:	d176      	bne.n	800bb0c <HAL_CAN_IRQHandler+0x1fc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800ba1e:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
 800ba22:	d002      	beq.n	800ba2a <HAL_CAN_IRQHandler+0x11a>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800ba24:	f018 0f08 	tst.w	r8, #8
 800ba28:	d177      	bne.n	800bb1a <HAL_CAN_IRQHandler+0x20a>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800ba2a:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 800ba2e:	d037      	beq.n	800baa0 <HAL_CAN_IRQHandler+0x190>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800ba30:	f018 0f04 	tst.w	r8, #4
 800ba34:	d031      	beq.n	800ba9a <HAL_CAN_IRQHandler+0x18a>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800ba36:	f414 7f80 	tst.w	r4, #256	@ 0x100
 800ba3a:	d004      	beq.n	800ba46 <HAL_CAN_IRQHandler+0x136>
 800ba3c:	f01b 0f01 	tst.w	fp, #1
 800ba40:	d001      	beq.n	800ba46 <HAL_CAN_IRQHandler+0x136>
        errorcode |= HAL_CAN_ERROR_EWG;
 800ba42:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800ba46:	f414 7f00 	tst.w	r4, #512	@ 0x200
 800ba4a:	d004      	beq.n	800ba56 <HAL_CAN_IRQHandler+0x146>
 800ba4c:	f01b 0f02 	tst.w	fp, #2
 800ba50:	d001      	beq.n	800ba56 <HAL_CAN_IRQHandler+0x146>
        errorcode |= HAL_CAN_ERROR_EPV;
 800ba52:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800ba56:	f414 6f80 	tst.w	r4, #1024	@ 0x400
 800ba5a:	d004      	beq.n	800ba66 <HAL_CAN_IRQHandler+0x156>
 800ba5c:	f01b 0f04 	tst.w	fp, #4
 800ba60:	d001      	beq.n	800ba66 <HAL_CAN_IRQHandler+0x156>
        errorcode |= HAL_CAN_ERROR_BOF;
 800ba62:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800ba66:	f414 6f00 	tst.w	r4, #2048	@ 0x800
 800ba6a:	d016      	beq.n	800ba9a <HAL_CAN_IRQHandler+0x18a>
 800ba6c:	f01b 0b70 	ands.w	fp, fp, #112	@ 0x70
 800ba70:	d013      	beq.n	800ba9a <HAL_CAN_IRQHandler+0x18a>
        switch (esrflags & CAN_ESR_LEC)
 800ba72:	f1bb 0f40 	cmp.w	fp, #64	@ 0x40
 800ba76:	d066      	beq.n	800bb46 <HAL_CAN_IRQHandler+0x236>
 800ba78:	d856      	bhi.n	800bb28 <HAL_CAN_IRQHandler+0x218>
 800ba7a:	f1bb 0f20 	cmp.w	fp, #32
 800ba7e:	d05c      	beq.n	800bb3a <HAL_CAN_IRQHandler+0x22a>
 800ba80:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
 800ba84:	d05c      	beq.n	800bb40 <HAL_CAN_IRQHandler+0x230>
 800ba86:	f1bb 0f10 	cmp.w	fp, #16
 800ba8a:	d101      	bne.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_STF;
 800ba8c:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800ba90:	682a      	ldr	r2, [r5, #0]
 800ba92:	6993      	ldr	r3, [r2, #24]
 800ba94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba98:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800ba9a:	682b      	ldr	r3, [r5, #0]
 800ba9c:	2204      	movs	r2, #4
 800ba9e:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800baa0:	2e00      	cmp	r6, #0
 800baa2:	d156      	bne.n	800bb52 <HAL_CAN_IRQHandler+0x242>
}
 800baa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800baa8:	4628      	mov	r0, r5
 800baaa:	f7ff ff28 	bl	800b8fe <HAL_CAN_TxMailbox1CompleteCallback>
 800baae:	e76b      	b.n	800b988 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800bab0:	f417 6f00 	tst.w	r7, #2048	@ 0x800
 800bab4:	d002      	beq.n	800babc <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800bab6:	f446 4680 	orr.w	r6, r6, #16384	@ 0x4000
 800baba:	e765      	b.n	800b988 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800babc:	4628      	mov	r0, r5
 800babe:	f7ff ff21 	bl	800b904 <HAL_CAN_TxMailbox1AbortCallback>
 800bac2:	e761      	b.n	800b988 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800bac4:	4628      	mov	r0, r5
 800bac6:	f7ff ff1b 	bl	800b900 <HAL_CAN_TxMailbox2CompleteCallback>
 800baca:	e76e      	b.n	800b9aa <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800bacc:	f417 2f00 	tst.w	r7, #524288	@ 0x80000
 800bad0:	d002      	beq.n	800bad8 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800bad2:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 800bad6:	e768      	b.n	800b9aa <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800bad8:	4628      	mov	r0, r5
 800bada:	f7ff ff14 	bl	800b906 <HAL_CAN_TxMailbox2AbortCallback>
 800bade:	e764      	b.n	800b9aa <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800bae0:	682b      	ldr	r3, [r5, #0]
 800bae2:	2208      	movs	r2, #8
 800bae4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800bae6:	4628      	mov	r0, r5
 800bae8:	f7ff ff0e 	bl	800b908 <HAL_CAN_RxFifo0FullCallback>
 800baec:	e76f      	b.n	800b9ce <HAL_CAN_IRQHandler+0xbe>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800baee:	4628      	mov	r0, r5
 800baf0:	f7fc fc1c 	bl	800832c <HAL_CAN_RxFifo0MsgPendingCallback>
 800baf4:	e774      	b.n	800b9e0 <HAL_CAN_IRQHandler+0xd0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800baf6:	682b      	ldr	r3, [r5, #0]
 800baf8:	2208      	movs	r2, #8
 800bafa:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800bafc:	4628      	mov	r0, r5
 800bafe:	f7ff ff04 	bl	800b90a <HAL_CAN_RxFifo1FullCallback>
 800bb02:	e77e      	b.n	800ba02 <HAL_CAN_IRQHandler+0xf2>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800bb04:	4628      	mov	r0, r5
 800bb06:	f7fc fc39 	bl	800837c <HAL_CAN_RxFifo1MsgPendingCallback>
 800bb0a:	e782      	b.n	800ba12 <HAL_CAN_IRQHandler+0x102>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800bb0c:	682b      	ldr	r3, [r5, #0]
 800bb0e:	2210      	movs	r2, #16
 800bb10:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 800bb12:	4628      	mov	r0, r5
 800bb14:	f7ff fefa 	bl	800b90c <HAL_CAN_SleepCallback>
 800bb18:	e781      	b.n	800ba1e <HAL_CAN_IRQHandler+0x10e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800bb1a:	682b      	ldr	r3, [r5, #0]
 800bb1c:	2208      	movs	r2, #8
 800bb1e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800bb20:	4628      	mov	r0, r5
 800bb22:	f7ff fef4 	bl	800b90e <HAL_CAN_WakeUpFromRxMsgCallback>
 800bb26:	e780      	b.n	800ba2a <HAL_CAN_IRQHandler+0x11a>
        switch (esrflags & CAN_ESR_LEC)
 800bb28:	f1bb 0f50 	cmp.w	fp, #80	@ 0x50
 800bb2c:	d00e      	beq.n	800bb4c <HAL_CAN_IRQHandler+0x23c>
 800bb2e:	f1bb 0f60 	cmp.w	fp, #96	@ 0x60
 800bb32:	d1ad      	bne.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_CRC;
 800bb34:	f446 7680 	orr.w	r6, r6, #256	@ 0x100
            break;
 800bb38:	e7aa      	b.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_FOR;
 800bb3a:	f046 0610 	orr.w	r6, r6, #16
            break;
 800bb3e:	e7a7      	b.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_ACK;
 800bb40:	f046 0620 	orr.w	r6, r6, #32
            break;
 800bb44:	e7a4      	b.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BR;
 800bb46:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
            break;
 800bb4a:	e7a1      	b.n	800ba90 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BD;
 800bb4c:	f046 0680 	orr.w	r6, r6, #128	@ 0x80
            break;
 800bb50:	e79e      	b.n	800ba90 <HAL_CAN_IRQHandler+0x180>
    hcan->ErrorCode |= errorcode;
 800bb52:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800bb54:	4333      	orrs	r3, r6
 800bb56:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 800bb58:	4628      	mov	r0, r5
 800bb5a:	f7fc fc37 	bl	80083cc <HAL_CAN_ErrorCallback>
}
 800bb5e:	e7a1      	b.n	800baa4 <HAL_CAN_IRQHandler+0x194>

0800bb60 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 800bb60:	6a40      	ldr	r0, [r0, #36]	@ 0x24
}
 800bb62:	4770      	bx	lr

0800bb64 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800bb64:	2800      	cmp	r0, #0
 800bb66:	db07      	blt.n	800bb78 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bb68:	f000 021f 	and.w	r2, r0, #31
 800bb6c:	0940      	lsrs	r0, r0, #5
 800bb6e:	2301      	movs	r3, #1
 800bb70:	4093      	lsls	r3, r2
 800bb72:	4a02      	ldr	r2, [pc, #8]	@ (800bb7c <__NVIC_EnableIRQ+0x18>)
 800bb74:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800bb78:	4770      	bx	lr
 800bb7a:	bf00      	nop
 800bb7c:	e000e100 	.word	0xe000e100

0800bb80 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 800bb80:	2800      	cmp	r0, #0
 800bb82:	db08      	blt.n	800bb96 <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bb84:	0109      	lsls	r1, r1, #4
 800bb86:	b2c9      	uxtb	r1, r1
 800bb88:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800bb8c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800bb90:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800bb94:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bb96:	f000 000f 	and.w	r0, r0, #15
 800bb9a:	0109      	lsls	r1, r1, #4
 800bb9c:	b2c9      	uxtb	r1, r1
 800bb9e:	4b01      	ldr	r3, [pc, #4]	@ (800bba4 <__NVIC_SetPriority+0x24>)
 800bba0:	5419      	strb	r1, [r3, r0]
}
 800bba2:	4770      	bx	lr
 800bba4:	e000ed14 	.word	0xe000ed14

0800bba8 <NVIC_EncodePriority>:
{
 800bba8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bbaa:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bbae:	f1c0 0c07 	rsb	ip, r0, #7
 800bbb2:	f1bc 0f04 	cmp.w	ip, #4
 800bbb6:	bf28      	it	cs
 800bbb8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bbbc:	1d03      	adds	r3, r0, #4
 800bbbe:	2b06      	cmp	r3, #6
 800bbc0:	d90f      	bls.n	800bbe2 <NVIC_EncodePriority+0x3a>
 800bbc2:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bbc4:	f04f 3eff 	mov.w	lr, #4294967295
 800bbc8:	fa0e f00c 	lsl.w	r0, lr, ip
 800bbcc:	ea21 0100 	bic.w	r1, r1, r0
 800bbd0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bbd2:	fa0e fe03 	lsl.w	lr, lr, r3
 800bbd6:	ea22 020e 	bic.w	r2, r2, lr
}
 800bbda:	ea41 0002 	orr.w	r0, r1, r2
 800bbde:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	e7ee      	b.n	800bbc4 <NVIC_EncodePriority+0x1c>
	...

0800bbe8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bbe8:	4a07      	ldr	r2, [pc, #28]	@ (800bc08 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800bbea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bbec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800bbf0:	041b      	lsls	r3, r3, #16
 800bbf2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bbf4:	0200      	lsls	r0, r0, #8
 800bbf6:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bbfa:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800bbfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800bc00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800bc04:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800bc06:	4770      	bx	lr
 800bc08:	e000ed00 	.word	0xe000ed00

0800bc0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bc0c:	b510      	push	{r4, lr}
 800bc0e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bc10:	4b05      	ldr	r3, [pc, #20]	@ (800bc28 <HAL_NVIC_SetPriority+0x1c>)
 800bc12:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bc14:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800bc18:	f7ff ffc6 	bl	800bba8 <NVIC_EncodePriority>
 800bc1c:	4601      	mov	r1, r0
 800bc1e:	4620      	mov	r0, r4
 800bc20:	f7ff ffae 	bl	800bb80 <__NVIC_SetPriority>
}
 800bc24:	bd10      	pop	{r4, pc}
 800bc26:	bf00      	nop
 800bc28:	e000ed00 	.word	0xe000ed00

0800bc2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bc2c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bc2e:	f7ff ff99 	bl	800bb64 <__NVIC_EnableIRQ>
}
 800bc32:	bd08      	pop	{r3, pc}

0800bc34 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d038      	beq.n	800bcaa <HAL_CRC_Init+0x76>
{
 800bc38:	b510      	push	{r4, lr}
 800bc3a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800bc3c:	7f43      	ldrb	r3, [r0, #29]
 800bc3e:	b31b      	cbz	r3, 800bc88 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800bc40:	2302      	movs	r3, #2
 800bc42:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800bc44:	7923      	ldrb	r3, [r4, #4]
 800bc46:	bb1b      	cbnz	r3, 800bc90 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	4a19      	ldr	r2, [pc, #100]	@ (800bcb0 <HAL_CRC_Init+0x7c>)
 800bc4c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800bc4e:	6822      	ldr	r2, [r4, #0]
 800bc50:	6893      	ldr	r3, [r2, #8]
 800bc52:	f023 0318 	bic.w	r3, r3, #24
 800bc56:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800bc58:	7963      	ldrb	r3, [r4, #5]
 800bc5a:	bb13      	cbnz	r3, 800bca2 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800bc5c:	6823      	ldr	r3, [r4, #0]
 800bc5e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc62:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800bc64:	6822      	ldr	r2, [r4, #0]
 800bc66:	6893      	ldr	r3, [r2, #8]
 800bc68:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800bc6c:	6961      	ldr	r1, [r4, #20]
 800bc6e:	430b      	orrs	r3, r1
 800bc70:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800bc72:	6822      	ldr	r2, [r4, #0]
 800bc74:	6893      	ldr	r3, [r2, #8]
 800bc76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bc7a:	69a1      	ldr	r1, [r4, #24]
 800bc7c:	430b      	orrs	r3, r1
 800bc7e:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800bc80:	2301      	movs	r3, #1
 800bc82:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 800bc84:	2000      	movs	r0, #0
}
 800bc86:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 800bc88:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800bc8a:	f000 fc6b 	bl	800c564 <HAL_CRC_MspInit>
 800bc8e:	e7d7      	b.n	800bc40 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800bc90:	68e2      	ldr	r2, [r4, #12]
 800bc92:	68a1      	ldr	r1, [r4, #8]
 800bc94:	4620      	mov	r0, r4
 800bc96:	f000 f80d 	bl	800bcb4 <HAL_CRCEx_Polynomial_Set>
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d0dc      	beq.n	800bc58 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800bc9e:	2001      	movs	r0, #1
 800bca0:	e7f1      	b.n	800bc86 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800bca2:	6823      	ldr	r3, [r4, #0]
 800bca4:	6922      	ldr	r2, [r4, #16]
 800bca6:	611a      	str	r2, [r3, #16]
 800bca8:	e7dc      	b.n	800bc64 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800bcaa:	2001      	movs	r0, #1
}
 800bcac:	4770      	bx	lr
 800bcae:	bf00      	nop
 800bcb0:	04c11db7 	.word	0x04c11db7

0800bcb4 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800bcb4:	f011 0f01 	tst.w	r1, #1
 800bcb8:	d030      	beq.n	800bd1c <HAL_CRCEx_Polynomial_Set+0x68>
{
 800bcba:	b410      	push	{r4}
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800bcbc:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800bcbe:	461c      	mov	r4, r3
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	b134      	cbz	r4, 800bcd2 <HAL_CRCEx_Polynomial_Set+0x1e>
 800bcc4:	f003 0c1f 	and.w	ip, r3, #31
 800bcc8:	fa21 fc0c 	lsr.w	ip, r1, ip
 800bccc:	f01c 0f01 	tst.w	ip, #1
 800bcd0:	d0f5      	beq.n	800bcbe <HAL_CRCEx_Polynomial_Set+0xa>
    {
    }

    switch (PolyLength)
 800bcd2:	2a18      	cmp	r2, #24
 800bcd4:	d824      	bhi.n	800bd20 <HAL_CRCEx_Polynomial_Set+0x6c>
 800bcd6:	e8df f002 	tbb	[pc, r2]
 800bcda:	230f      	.short	0x230f
 800bcdc:	23232323 	.word	0x23232323
 800bce0:	231d2323 	.word	0x231d2323
 800bce4:	23232323 	.word	0x23232323
 800bce8:	23192323 	.word	0x23192323
 800bcec:	23232323 	.word	0x23232323
 800bcf0:	2323      	.short	0x2323
 800bcf2:	0d          	.byte	0x0d
 800bcf3:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800bcf4:	2b06      	cmp	r3, #6
 800bcf6:	d817      	bhi.n	800bd28 <HAL_CRCEx_Polynomial_Set+0x74>
    }
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bcf8:	6803      	ldr	r3, [r0, #0]
 800bcfa:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bcfc:	6801      	ldr	r1, [r0, #0]
 800bcfe:	688b      	ldr	r3, [r1, #8]
 800bd00:	f023 0318 	bic.w	r3, r3, #24
 800bd04:	4313      	orrs	r3, r2
 800bd06:	608b      	str	r3, [r1, #8]
 800bd08:	2000      	movs	r0, #0
 800bd0a:	e00a      	b.n	800bd22 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_8B)
 800bd0c:	2b07      	cmp	r3, #7
 800bd0e:	d9f3      	bls.n	800bcf8 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800bd10:	2001      	movs	r0, #1
 800bd12:	e006      	b.n	800bd22 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_16B)
 800bd14:	2b0f      	cmp	r3, #15
 800bd16:	d9ef      	bls.n	800bcf8 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800bd18:	2001      	movs	r0, #1
 800bd1a:	e002      	b.n	800bd22 <HAL_CRCEx_Polynomial_Set+0x6e>
    status =  HAL_ERROR;
 800bd1c:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 800bd1e:	4770      	bx	lr
    switch (PolyLength)
 800bd20:	2001      	movs	r0, #1
}
 800bd22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd26:	4770      	bx	lr
          status =   HAL_ERROR;
 800bd28:	2001      	movs	r0, #1
 800bd2a:	e7fa      	b.n	800bd22 <HAL_CRCEx_Polynomial_Set+0x6e>

0800bd2c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800bd2c:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800bd2e:	4c06      	ldr	r4, [pc, #24]	@ (800bd48 <FLASH_Program_DoubleWord+0x1c>)
 800bd30:	6961      	ldr	r1, [r4, #20]
 800bd32:	f041 0101 	orr.w	r1, r1, #1
 800bd36:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800bd38:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800bd3a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800bd3e:	6043      	str	r3, [r0, #4]
}
 800bd40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	40022000 	.word	0x40022000

0800bd4c <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800bd4c:	4a09      	ldr	r2, [pc, #36]	@ (800bd74 <FLASH_Program_Fast+0x28>)
 800bd4e:	6953      	ldr	r3, [r2, #20]
 800bd50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bd54:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd56:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800bd5a:	b672      	cpsid	i
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800bd5c:	2340      	movs	r3, #64	@ 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800bd5e:	f851 2b04 	ldr.w	r2, [r1], #4
 800bd62:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 800bd66:	3b01      	subs	r3, #1
  } while (row_index != 0U);
 800bd68:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800bd6c:	d1f7      	bne.n	800bd5e <FLASH_Program_Fast+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd6e:	f38c 8810 	msr	PRIMASK, ip

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800bd72:	4770      	bx	lr
 800bd74:	40022000 	.word	0x40022000

0800bd78 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800bd78:	4b09      	ldr	r3, [pc, #36]	@ (800bda0 <HAL_FLASH_Unlock+0x28>)
 800bd7a:	695b      	ldr	r3, [r3, #20]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	db01      	blt.n	800bd84 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800bd80:	2000      	movs	r0, #0
 800bd82:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800bd84:	4b06      	ldr	r3, [pc, #24]	@ (800bda0 <HAL_FLASH_Unlock+0x28>)
 800bd86:	4a07      	ldr	r2, [pc, #28]	@ (800bda4 <HAL_FLASH_Unlock+0x2c>)
 800bd88:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800bd8a:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 800bd8e:	609a      	str	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800bd90:	695b      	ldr	r3, [r3, #20]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	db01      	blt.n	800bd9a <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 800bd96:	2000      	movs	r0, #0
 800bd98:	4770      	bx	lr
      status = HAL_ERROR;
 800bd9a:	2001      	movs	r0, #1
}
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	40022000 	.word	0x40022000
 800bda4:	45670123 	.word	0x45670123

0800bda8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800bda8:	4a03      	ldr	r2, [pc, #12]	@ (800bdb8 <HAL_FLASH_Lock+0x10>)
 800bdaa:	6953      	ldr	r3, [r2, #20]
 800bdac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bdb0:	6153      	str	r3, [r2, #20]
}
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	4770      	bx	lr
 800bdb6:	bf00      	nop
 800bdb8:	40022000 	.word	0x40022000

0800bdbc <FLASH_WaitForLastOperation>:
{
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800bdc0:	f7fe fd90 	bl	800a8e4 <HAL_GetTick>
 800bdc4:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800bdc6:	4b14      	ldr	r3, [pc, #80]	@ (800be18 <FLASH_WaitForLastOperation+0x5c>)
 800bdc8:	691b      	ldr	r3, [r3, #16]
 800bdca:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800bdce:	d009      	beq.n	800bde4 <FLASH_WaitForLastOperation+0x28>
    if(Timeout != HAL_MAX_DELAY)
 800bdd0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800bdd4:	d0f7      	beq.n	800bdc6 <FLASH_WaitForLastOperation+0xa>
      if((HAL_GetTick() - tickstart) >= Timeout)
 800bdd6:	f7fe fd85 	bl	800a8e4 <HAL_GetTick>
 800bdda:	1b40      	subs	r0, r0, r5
 800bddc:	42a0      	cmp	r0, r4
 800bdde:	d3f2      	bcc.n	800bdc6 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 800bde0:	2003      	movs	r0, #3
 800bde2:	e015      	b.n	800be10 <FLASH_WaitForLastOperation+0x54>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800bde4:	4b0c      	ldr	r3, [pc, #48]	@ (800be18 <FLASH_WaitForLastOperation+0x5c>)
 800bde6:	691b      	ldr	r3, [r3, #16]
 800bde8:	4a0c      	ldr	r2, [pc, #48]	@ (800be1c <FLASH_WaitForLastOperation+0x60>)
  if(error != 0u)
 800bdea:	4013      	ands	r3, r2
 800bdec:	d109      	bne.n	800be02 <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800bdee:	4b0a      	ldr	r3, [pc, #40]	@ (800be18 <FLASH_WaitForLastOperation+0x5c>)
 800bdf0:	691b      	ldr	r3, [r3, #16]
 800bdf2:	f013 0f01 	tst.w	r3, #1
 800bdf6:	d00c      	beq.n	800be12 <FLASH_WaitForLastOperation+0x56>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800bdf8:	4b07      	ldr	r3, [pc, #28]	@ (800be18 <FLASH_WaitForLastOperation+0x5c>)
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 800bdfe:	2000      	movs	r0, #0
 800be00:	e006      	b.n	800be10 <FLASH_WaitForLastOperation+0x54>
    pFlash.ErrorCode |= error;
 800be02:	4907      	ldr	r1, [pc, #28]	@ (800be20 <FLASH_WaitForLastOperation+0x64>)
 800be04:	684a      	ldr	r2, [r1, #4]
 800be06:	431a      	orrs	r2, r3
 800be08:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 800be0a:	4a03      	ldr	r2, [pc, #12]	@ (800be18 <FLASH_WaitForLastOperation+0x5c>)
 800be0c:	6113      	str	r3, [r2, #16]
    return HAL_ERROR;
 800be0e:	2001      	movs	r0, #1
}
 800be10:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800be12:	2000      	movs	r0, #0
 800be14:	e7fc      	b.n	800be10 <FLASH_WaitForLastOperation+0x54>
 800be16:	bf00      	nop
 800be18:	40022000 	.word	0x40022000
 800be1c:	0002c3fa 	.word	0x0002c3fa
 800be20:	2000000c 	.word	0x2000000c

0800be24 <HAL_FLASH_Program>:
{
 800be24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be28:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800be2a:	4a28      	ldr	r2, [pc, #160]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be2c:	7812      	ldrb	r2, [r2, #0]
 800be2e:	2a01      	cmp	r2, #1
 800be30:	d049      	beq.n	800bec6 <HAL_FLASH_Program+0xa2>
 800be32:	4604      	mov	r4, r0
 800be34:	460d      	mov	r5, r1
 800be36:	4698      	mov	r8, r3
 800be38:	4b24      	ldr	r3, [pc, #144]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be3a:	2201      	movs	r2, #1
 800be3c:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800be3e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800be42:	f7ff ffbb 	bl	800bdbc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800be46:	4607      	mov	r7, r0
 800be48:	bb08      	cbnz	r0, 800be8e <HAL_FLASH_Program+0x6a>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800be4a:	4b20      	ldr	r3, [pc, #128]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be4c:	2200      	movs	r2, #0
 800be4e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800be50:	4b1f      	ldr	r3, [pc, #124]	@ (800bed0 <HAL_FLASH_Program+0xac>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800be58:	d01f      	beq.n	800be9a <HAL_FLASH_Program+0x76>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800be5a:	4a1d      	ldr	r2, [pc, #116]	@ (800bed0 <HAL_FLASH_Program+0xac>)
 800be5c:	6813      	ldr	r3, [r2, #0]
 800be5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800be62:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800be64:	4b19      	ldr	r3, [pc, #100]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be66:	2202      	movs	r2, #2
 800be68:	771a      	strb	r2, [r3, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800be6a:	b1d4      	cbz	r4, 800bea2 <HAL_FLASH_Program+0x7e>
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800be6c:	1e63      	subs	r3, r4, #1
 800be6e:	2b01      	cmp	r3, #1
 800be70:	d91e      	bls.n	800beb0 <HAL_FLASH_Program+0x8c>
  uint32_t prog_bit = 0;
 800be72:	2400      	movs	r4, #0
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800be74:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800be78:	f7ff ffa0 	bl	800bdbc <FLASH_WaitForLastOperation>
 800be7c:	4607      	mov	r7, r0
    if (prog_bit != 0U)
 800be7e:	b124      	cbz	r4, 800be8a <HAL_FLASH_Program+0x66>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800be80:	4a13      	ldr	r2, [pc, #76]	@ (800bed0 <HAL_FLASH_Program+0xac>)
 800be82:	6953      	ldr	r3, [r2, #20]
 800be84:	ea23 0304 	bic.w	r3, r3, r4
 800be88:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 800be8a:	f000 f847 	bl	800bf1c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800be8e:	4b0f      	ldr	r3, [pc, #60]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be90:	2200      	movs	r2, #0
 800be92:	701a      	strb	r2, [r3, #0]
}
 800be94:	4638      	mov	r0, r7
 800be96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800be9a:	4b0c      	ldr	r3, [pc, #48]	@ (800becc <HAL_FLASH_Program+0xa8>)
 800be9c:	2200      	movs	r2, #0
 800be9e:	771a      	strb	r2, [r3, #28]
 800bea0:	e7e3      	b.n	800be6a <HAL_FLASH_Program+0x46>
      FLASH_Program_DoubleWord(Address, Data);
 800bea2:	4632      	mov	r2, r6
 800bea4:	4643      	mov	r3, r8
 800bea6:	4628      	mov	r0, r5
 800bea8:	f7ff ff40 	bl	800bd2c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800beac:	2401      	movs	r4, #1
 800beae:	e7e1      	b.n	800be74 <HAL_FLASH_Program+0x50>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800beb0:	4631      	mov	r1, r6
 800beb2:	4628      	mov	r0, r5
 800beb4:	f7ff ff4a 	bl	800bd4c <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800beb8:	2c02      	cmp	r4, #2
 800beba:	d001      	beq.n	800bec0 <HAL_FLASH_Program+0x9c>
  uint32_t prog_bit = 0;
 800bebc:	2400      	movs	r4, #0
 800bebe:	e7d9      	b.n	800be74 <HAL_FLASH_Program+0x50>
        prog_bit = FLASH_CR_FSTPG;
 800bec0:	f44f 2480 	mov.w	r4, #262144	@ 0x40000
 800bec4:	e7d6      	b.n	800be74 <HAL_FLASH_Program+0x50>
  __HAL_LOCK(&pFlash);
 800bec6:	2702      	movs	r7, #2
 800bec8:	e7e4      	b.n	800be94 <HAL_FLASH_Program+0x70>
 800beca:	bf00      	nop
 800becc:	2000000c 	.word	0x2000000c
 800bed0:	40022000 	.word	0x40022000

0800bed4 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800bed4:	f010 0f01 	tst.w	r0, #1
 800bed8:	d004      	beq.n	800bee4 <FLASH_MassErase+0x10>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800beda:	4a05      	ldr	r2, [pc, #20]	@ (800bef0 <FLASH_MassErase+0x1c>)
 800bedc:	6953      	ldr	r3, [r2, #20]
 800bede:	f043 0304 	orr.w	r3, r3, #4
 800bee2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800bee4:	4a02      	ldr	r2, [pc, #8]	@ (800bef0 <FLASH_MassErase+0x1c>)
 800bee6:	6953      	ldr	r3, [r2, #20]
 800bee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800beec:	6153      	str	r3, [r2, #20]
}
 800beee:	4770      	bx	lr
 800bef0:	40022000 	.word	0x40022000

0800bef4 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800bef4:	4b08      	ldr	r3, [pc, #32]	@ (800bf18 <FLASH_PageErase+0x24>)
 800bef6:	695a      	ldr	r2, [r3, #20]
 800bef8:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 800befc:	00c0      	lsls	r0, r0, #3
 800befe:	f400 60ff 	and.w	r0, r0, #2040	@ 0x7f8
 800bf02:	4302      	orrs	r2, r0
 800bf04:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800bf06:	695a      	ldr	r2, [r3, #20]
 800bf08:	f042 0202 	orr.w	r2, r2, #2
 800bf0c:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800bf0e:	695a      	ldr	r2, [r3, #20]
 800bf10:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800bf14:	615a      	str	r2, [r3, #20]
}
 800bf16:	4770      	bx	lr
 800bf18:	40022000 	.word	0x40022000

0800bf1c <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800bf1c:	4b16      	ldr	r3, [pc, #88]	@ (800bf78 <FLASH_FlushCaches+0x5c>)
 800bf1e:	7f1a      	ldrb	r2, [r3, #28]
 800bf20:	b2d3      	uxtb	r3, r2

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800bf22:	2a01      	cmp	r2, #1
 800bf24:	d001      	beq.n	800bf2a <FLASH_FlushCaches+0xe>
 800bf26:	2b03      	cmp	r3, #3
 800bf28:	d110      	bne.n	800bf4c <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800bf2a:	4a14      	ldr	r2, [pc, #80]	@ (800bf7c <FLASH_FlushCaches+0x60>)
 800bf2c:	6811      	ldr	r1, [r2, #0]
 800bf2e:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 800bf32:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800bf34:	6811      	ldr	r1, [r2, #0]
 800bf36:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 800bf3a:	6011      	str	r1, [r2, #0]
 800bf3c:	6811      	ldr	r1, [r2, #0]
 800bf3e:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800bf42:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800bf44:	6811      	ldr	r1, [r2, #0]
 800bf46:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800bf4a:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800bf4c:	3b02      	subs	r3, #2
 800bf4e:	b2db      	uxtb	r3, r3
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d903      	bls.n	800bf5c <FLASH_FlushCaches+0x40>
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800bf54:	4b08      	ldr	r3, [pc, #32]	@ (800bf78 <FLASH_FlushCaches+0x5c>)
 800bf56:	2200      	movs	r2, #0
 800bf58:	771a      	strb	r2, [r3, #28]
}
 800bf5a:	4770      	bx	lr
    __HAL_FLASH_DATA_CACHE_RESET();
 800bf5c:	4b07      	ldr	r3, [pc, #28]	@ (800bf7c <FLASH_FlushCaches+0x60>)
 800bf5e:	681a      	ldr	r2, [r3, #0]
 800bf60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bf64:	601a      	str	r2, [r3, #0]
 800bf66:	681a      	ldr	r2, [r3, #0]
 800bf68:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bf6c:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bf74:	601a      	str	r2, [r3, #0]
 800bf76:	e7ed      	b.n	800bf54 <FLASH_FlushCaches+0x38>
 800bf78:	2000000c 	.word	0x2000000c
 800bf7c:	40022000 	.word	0x40022000

0800bf80 <HAL_FLASHEx_Erase>:
{
 800bf80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800bf82:	4b39      	ldr	r3, [pc, #228]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d06b      	beq.n	800c062 <HAL_FLASHEx_Erase+0xe2>
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	460e      	mov	r6, r1
 800bf8e:	4b36      	ldr	r3, [pc, #216]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800bf90:	2201      	movs	r2, #1
 800bf92:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bf94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800bf98:	f7ff ff10 	bl	800bdbc <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800bf9c:	4607      	mov	r7, r0
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	d15a      	bne.n	800c058 <HAL_FLASHEx_Erase+0xd8>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bfa2:	4b31      	ldr	r3, [pc, #196]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800bfa8:	4b30      	ldr	r3, [pc, #192]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800bfb0:	d02f      	beq.n	800c012 <HAL_FLASHEx_Erase+0x92>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800bfb2:	4b2e      	ldr	r3, [pc, #184]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800bfba:	d026      	beq.n	800c00a <HAL_FLASHEx_Erase+0x8a>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800bfbc:	4a2b      	ldr	r2, [pc, #172]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800bfbe:	6813      	ldr	r3, [r2, #0]
 800bfc0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bfc4:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800bfc6:	4b28      	ldr	r3, [pc, #160]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800bfc8:	2203      	movs	r2, #3
 800bfca:	771a      	strb	r2, [r3, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800bfcc:	6823      	ldr	r3, [r4, #0]
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d031      	beq.n	800c036 <HAL_FLASHEx_Erase+0xb6>
      *PageError = 0xFFFFFFFFU;
 800bfd2:	f04f 33ff 	mov.w	r3, #4294967295
 800bfd6:	6033      	str	r3, [r6, #0]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800bfd8:	68a5      	ldr	r5, [r4, #8]
 800bfda:	68a3      	ldr	r3, [r4, #8]
 800bfdc:	68e2      	ldr	r2, [r4, #12]
 800bfde:	4413      	add	r3, r2
 800bfe0:	42ab      	cmp	r3, r5
 800bfe2:	d937      	bls.n	800c054 <HAL_FLASHEx_Erase+0xd4>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800bfe4:	6861      	ldr	r1, [r4, #4]
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	f7ff ff84 	bl	800bef4 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bfec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800bff0:	f7ff fee4 	bl	800bdbc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800bff4:	4a1d      	ldr	r2, [pc, #116]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800bff6:	6953      	ldr	r3, [r2, #20]
 800bff8:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800bffc:	f023 0302 	bic.w	r3, r3, #2
 800c000:	6153      	str	r3, [r2, #20]
        if (status != HAL_OK)
 800c002:	4607      	mov	r7, r0
 800c004:	bb28      	cbnz	r0, 800c052 <HAL_FLASHEx_Erase+0xd2>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800c006:	3501      	adds	r5, #1
 800c008:	e7e7      	b.n	800bfda <HAL_FLASHEx_Erase+0x5a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800c00a:	4b17      	ldr	r3, [pc, #92]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800c00c:	2201      	movs	r2, #1
 800c00e:	771a      	strb	r2, [r3, #28]
 800c010:	e7dc      	b.n	800bfcc <HAL_FLASHEx_Erase+0x4c>
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800c012:	4b16      	ldr	r3, [pc, #88]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c01a:	d008      	beq.n	800c02e <HAL_FLASHEx_Erase+0xae>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800c01c:	4a13      	ldr	r2, [pc, #76]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800c01e:	6813      	ldr	r3, [r2, #0]
 800c020:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c024:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800c026:	4b10      	ldr	r3, [pc, #64]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800c028:	2202      	movs	r2, #2
 800c02a:	771a      	strb	r2, [r3, #28]
 800c02c:	e7ce      	b.n	800bfcc <HAL_FLASHEx_Erase+0x4c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800c02e:	4b0e      	ldr	r3, [pc, #56]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800c030:	2200      	movs	r2, #0
 800c032:	771a      	strb	r2, [r3, #28]
 800c034:	e7ca      	b.n	800bfcc <HAL_FLASHEx_Erase+0x4c>
      FLASH_MassErase(pEraseInit->Banks);
 800c036:	6860      	ldr	r0, [r4, #4]
 800c038:	f7ff ff4c 	bl	800bed4 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c03c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c040:	f7ff febc 	bl	800bdbc <FLASH_WaitForLastOperation>
 800c044:	4607      	mov	r7, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800c046:	4a09      	ldr	r2, [pc, #36]	@ (800c06c <HAL_FLASHEx_Erase+0xec>)
 800c048:	6953      	ldr	r3, [r2, #20]
 800c04a:	f023 0304 	bic.w	r3, r3, #4
 800c04e:	6153      	str	r3, [r2, #20]
 800c050:	e000      	b.n	800c054 <HAL_FLASHEx_Erase+0xd4>
          *PageError = page_index;
 800c052:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 800c054:	f7ff ff62 	bl	800bf1c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800c058:	4b03      	ldr	r3, [pc, #12]	@ (800c068 <HAL_FLASHEx_Erase+0xe8>)
 800c05a:	2200      	movs	r2, #0
 800c05c:	701a      	strb	r2, [r3, #0]
}
 800c05e:	4638      	mov	r0, r7
 800c060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 800c062:	2702      	movs	r7, #2
 800c064:	e7fb      	b.n	800c05e <HAL_FLASHEx_Erase+0xde>
 800c066:	bf00      	nop
 800c068:	2000000c 	.word	0x2000000c
 800c06c:	40022000 	.word	0x40022000

0800c070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c070:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c072:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800c074:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c076:	e062      	b.n	800c13e <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c078:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c07a:	005e      	lsls	r6, r3, #1
 800c07c:	2403      	movs	r4, #3
 800c07e:	40b4      	lsls	r4, r6
 800c080:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800c084:	68cc      	ldr	r4, [r1, #12]
 800c086:	40b4      	lsls	r4, r6
 800c088:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800c08a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c08c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c08e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c092:	684c      	ldr	r4, [r1, #4]
 800c094:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800c098:	409c      	lsls	r4, r3
 800c09a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800c09c:	6044      	str	r4, [r0, #4]
 800c09e:	e05f      	b.n	800c160 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800c0a0:	08dd      	lsrs	r5, r3, #3
 800c0a2:	3508      	adds	r5, #8
 800c0a4:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800c0a8:	f003 0c07 	and.w	ip, r3, #7
 800c0ac:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800c0b0:	f04f 0e0f 	mov.w	lr, #15
 800c0b4:	fa0e fe0c 	lsl.w	lr, lr, ip
 800c0b8:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800c0bc:	690c      	ldr	r4, [r1, #16]
 800c0be:	fa04 f40c 	lsl.w	r4, r4, ip
 800c0c2:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 800c0c6:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800c0ca:	e060      	b.n	800c18e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800c0cc:	2402      	movs	r4, #2
 800c0ce:	e000      	b.n	800c0d2 <HAL_GPIO_Init+0x62>
 800c0d0:	2400      	movs	r4, #0
 800c0d2:	fa04 f40e 	lsl.w	r4, r4, lr
 800c0d6:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800c0d8:	f10c 0c02 	add.w	ip, ip, #2
 800c0dc:	4d4c      	ldr	r5, [pc, #304]	@ (800c210 <HAL_GPIO_Init+0x1a0>)
 800c0de:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c0e2:	4c4c      	ldr	r4, [pc, #304]	@ (800c214 <HAL_GPIO_Init+0x1a4>)
 800c0e4:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800c0e6:	43d4      	mvns	r4, r2
 800c0e8:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800c0ec:	684f      	ldr	r7, [r1, #4]
 800c0ee:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800c0f2:	d001      	beq.n	800c0f8 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 800c0f4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800c0f8:	4d46      	ldr	r5, [pc, #280]	@ (800c214 <HAL_GPIO_Init+0x1a4>)
 800c0fa:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 800c0fc:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800c0fe:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800c102:	684f      	ldr	r7, [r1, #4]
 800c104:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800c108:	d001      	beq.n	800c10e <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800c10a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800c10e:	4d41      	ldr	r5, [pc, #260]	@ (800c214 <HAL_GPIO_Init+0x1a4>)
 800c110:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800c112:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800c114:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800c118:	684f      	ldr	r7, [r1, #4]
 800c11a:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800c11e:	d001      	beq.n	800c124 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800c120:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 800c124:	4d3b      	ldr	r5, [pc, #236]	@ (800c214 <HAL_GPIO_Init+0x1a4>)
 800c126:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 800c128:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 800c12a:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800c12c:	684e      	ldr	r6, [r1, #4]
 800c12e:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800c132:	d001      	beq.n	800c138 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 800c134:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800c138:	4a36      	ldr	r2, [pc, #216]	@ (800c214 <HAL_GPIO_Init+0x1a4>)
 800c13a:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 800c13c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c13e:	680a      	ldr	r2, [r1, #0]
 800c140:	fa32 f403 	lsrs.w	r4, r2, r3
 800c144:	d062      	beq.n	800c20c <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800c146:	f04f 0c01 	mov.w	ip, #1
 800c14a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800c14e:	ea1c 0202 	ands.w	r2, ip, r2
 800c152:	d0f3      	beq.n	800c13c <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c154:	684c      	ldr	r4, [r1, #4]
 800c156:	f004 0403 	and.w	r4, r4, #3
 800c15a:	3c01      	subs	r4, #1
 800c15c:	2c01      	cmp	r4, #1
 800c15e:	d98b      	bls.n	800c078 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c160:	684c      	ldr	r4, [r1, #4]
 800c162:	f004 0403 	and.w	r4, r4, #3
 800c166:	2c03      	cmp	r4, #3
 800c168:	d00c      	beq.n	800c184 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800c16a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c16c:	005d      	lsls	r5, r3, #1
 800c16e:	f04f 0c03 	mov.w	ip, #3
 800c172:	fa0c fc05 	lsl.w	ip, ip, r5
 800c176:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c17a:	688c      	ldr	r4, [r1, #8]
 800c17c:	40ac      	lsls	r4, r5
 800c17e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800c182:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c184:	684c      	ldr	r4, [r1, #4]
 800c186:	f004 0403 	and.w	r4, r4, #3
 800c18a:	2c02      	cmp	r4, #2
 800c18c:	d088      	beq.n	800c0a0 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800c18e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800c190:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800c194:	f04f 0c03 	mov.w	ip, #3
 800c198:	fa0c fc0e 	lsl.w	ip, ip, lr
 800c19c:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800c1a0:	684c      	ldr	r4, [r1, #4]
 800c1a2:	f004 0403 	and.w	r4, r4, #3
 800c1a6:	fa04 f40e 	lsl.w	r4, r4, lr
 800c1aa:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800c1ae:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c1b0:	684c      	ldr	r4, [r1, #4]
 800c1b2:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 800c1b6:	d0c1      	beq.n	800c13c <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c1b8:	4c17      	ldr	r4, [pc, #92]	@ (800c218 <HAL_GPIO_Init+0x1a8>)
 800c1ba:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 800c1bc:	f045 0501 	orr.w	r5, r5, #1
 800c1c0:	6625      	str	r5, [r4, #96]	@ 0x60
 800c1c2:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 800c1c4:	f004 0401 	and.w	r4, r4, #1
 800c1c8:	9401      	str	r4, [sp, #4]
 800c1ca:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800c1cc:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800c1d0:	f10c 0502 	add.w	r5, ip, #2
 800c1d4:	4c0e      	ldr	r4, [pc, #56]	@ (800c210 <HAL_GPIO_Init+0x1a0>)
 800c1d6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800c1da:	f003 0e03 	and.w	lr, r3, #3
 800c1de:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800c1e2:	240f      	movs	r4, #15
 800c1e4:	fa04 f40e 	lsl.w	r4, r4, lr
 800c1e8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800c1ec:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800c1f0:	f43f af6e 	beq.w	800c0d0 <HAL_GPIO_Init+0x60>
 800c1f4:	4c09      	ldr	r4, [pc, #36]	@ (800c21c <HAL_GPIO_Init+0x1ac>)
 800c1f6:	42a0      	cmp	r0, r4
 800c1f8:	d006      	beq.n	800c208 <HAL_GPIO_Init+0x198>
 800c1fa:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800c1fe:	42a0      	cmp	r0, r4
 800c200:	f43f af64 	beq.w	800c0cc <HAL_GPIO_Init+0x5c>
 800c204:	2407      	movs	r4, #7
 800c206:	e764      	b.n	800c0d2 <HAL_GPIO_Init+0x62>
 800c208:	2401      	movs	r4, #1
 800c20a:	e762      	b.n	800c0d2 <HAL_GPIO_Init+0x62>
  }
}
 800c20c:	b003      	add	sp, #12
 800c20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c210:	40010000 	.word	0x40010000
 800c214:	40010400 	.word	0x40010400
 800c218:	40021000 	.word	0x40021000
 800c21c:	48000400 	.word	0x48000400

0800c220 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c220:	b10a      	cbz	r2, 800c226 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c222:	6181      	str	r1, [r0, #24]
 800c224:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c226:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800c228:	4770      	bx	lr

0800c22a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c22a:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c22c:	ea01 0203 	and.w	r2, r1, r3
 800c230:	ea21 0103 	bic.w	r1, r1, r3
 800c234:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c238:	6181      	str	r1, [r0, #24]
}
 800c23a:	4770      	bx	lr

0800c23c <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c23c:	2800      	cmp	r0, #0
 800c23e:	d05f      	beq.n	800c300 <HAL_I2C_Init+0xc4>
{
 800c240:	b510      	push	{r4, lr}
 800c242:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c244:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d048      	beq.n	800c2de <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c24c:	2324      	movs	r3, #36	@ 0x24
 800c24e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c252:	6822      	ldr	r2, [r4, #0]
 800c254:	6813      	ldr	r3, [r2, #0]
 800c256:	f023 0301 	bic.w	r3, r3, #1
 800c25a:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c25c:	6863      	ldr	r3, [r4, #4]
 800c25e:	6822      	ldr	r2, [r4, #0]
 800c260:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800c264:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c266:	6822      	ldr	r2, [r4, #0]
 800c268:	6893      	ldr	r3, [r2, #8]
 800c26a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c26e:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c270:	68e3      	ldr	r3, [r4, #12]
 800c272:	2b01      	cmp	r3, #1
 800c274:	d038      	beq.n	800c2e8 <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c276:	68a3      	ldr	r3, [r4, #8]
 800c278:	6822      	ldr	r2, [r4, #0]
 800c27a:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 800c27e:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c280:	68e3      	ldr	r3, [r4, #12]
 800c282:	2b02      	cmp	r3, #2
 800c284:	d036      	beq.n	800c2f4 <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c286:	6822      	ldr	r2, [r4, #0]
 800c288:	6853      	ldr	r3, [r2, #4]
 800c28a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c28e:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c290:	6822      	ldr	r2, [r4, #0]
 800c292:	6853      	ldr	r3, [r2, #4]
 800c294:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c298:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c29c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c29e:	6822      	ldr	r2, [r4, #0]
 800c2a0:	68d3      	ldr	r3, [r2, #12]
 800c2a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c2a6:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2a8:	6923      	ldr	r3, [r4, #16]
 800c2aa:	6962      	ldr	r2, [r4, #20]
 800c2ac:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c2ae:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2b0:	6822      	ldr	r2, [r4, #0]
 800c2b2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c2b6:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c2b8:	69e3      	ldr	r3, [r4, #28]
 800c2ba:	6a21      	ldr	r1, [r4, #32]
 800c2bc:	6822      	ldr	r2, [r4, #0]
 800c2be:	430b      	orrs	r3, r1
 800c2c0:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c2c2:	6822      	ldr	r2, [r4, #0]
 800c2c4:	6813      	ldr	r3, [r2, #0]
 800c2c6:	f043 0301 	orr.w	r3, r3, #1
 800c2ca:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c2d0:	2320      	movs	r3, #32
 800c2d2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c2d6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2d8:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 800c2dc:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800c2de:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800c2e2:	f000 f955 	bl	800c590 <HAL_I2C_MspInit>
 800c2e6:	e7b1      	b.n	800c24c <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c2e8:	68a3      	ldr	r3, [r4, #8]
 800c2ea:	6822      	ldr	r2, [r4, #0]
 800c2ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2f0:	6093      	str	r3, [r2, #8]
 800c2f2:	e7c5      	b.n	800c280 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c2f4:	6822      	ldr	r2, [r4, #0]
 800c2f6:	6853      	ldr	r3, [r2, #4]
 800c2f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c2fc:	6053      	str	r3, [r2, #4]
 800c2fe:	e7c7      	b.n	800c290 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 800c300:	2001      	movs	r0, #1
}
 800c302:	4770      	bx	lr

0800c304 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c304:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c306:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800c30a:	2a20      	cmp	r2, #32
 800c30c:	d123      	bne.n	800c356 <HAL_I2CEx_ConfigAnalogFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c30e:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800c312:	2a01      	cmp	r2, #1
 800c314:	d021      	beq.n	800c35a <HAL_I2CEx_ConfigAnalogFilter+0x56>
 800c316:	2201      	movs	r2, #1
 800c318:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c31c:	2224      	movs	r2, #36	@ 0x24
 800c31e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c322:	6800      	ldr	r0, [r0, #0]
 800c324:	6802      	ldr	r2, [r0, #0]
 800c326:	f022 0201 	bic.w	r2, r2, #1
 800c32a:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c32c:	6818      	ldr	r0, [r3, #0]
 800c32e:	6802      	ldr	r2, [r0, #0]
 800c330:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c334:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c336:	6818      	ldr	r0, [r3, #0]
 800c338:	6802      	ldr	r2, [r0, #0]
 800c33a:	430a      	orrs	r2, r1
 800c33c:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c33e:	6819      	ldr	r1, [r3, #0]
 800c340:	680a      	ldr	r2, [r1, #0]
 800c342:	f042 0201 	orr.w	r2, r2, #1
 800c346:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c348:	2220      	movs	r2, #32
 800c34a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c34e:	2000      	movs	r0, #0
 800c350:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800c354:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800c356:	2002      	movs	r0, #2
 800c358:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800c35a:	2002      	movs	r0, #2
  }
}
 800c35c:	4770      	bx	lr

0800c35e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c35e:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c360:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800c364:	2a20      	cmp	r2, #32
 800c366:	d121      	bne.n	800c3ac <HAL_I2CEx_ConfigDigitalFilter+0x4e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c368:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800c36c:	2a01      	cmp	r2, #1
 800c36e:	d01f      	beq.n	800c3b0 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 800c370:	2201      	movs	r2, #1
 800c372:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c376:	2224      	movs	r2, #36	@ 0x24
 800c378:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c37c:	6800      	ldr	r0, [r0, #0]
 800c37e:	6802      	ldr	r2, [r0, #0]
 800c380:	f022 0201 	bic.w	r2, r2, #1
 800c384:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c386:	6818      	ldr	r0, [r3, #0]
 800c388:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c38a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c38e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c392:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c394:	6819      	ldr	r1, [r3, #0]
 800c396:	680a      	ldr	r2, [r1, #0]
 800c398:	f042 0201 	orr.w	r2, r2, #1
 800c39c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c39e:	2220      	movs	r2, #32
 800c3a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3a4:	2000      	movs	r0, #0
 800c3a6:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800c3aa:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800c3ac:	2002      	movs	r0, #2
 800c3ae:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800c3b0:	2002      	movs	r0, #2
  }
}
 800c3b2:	4770      	bx	lr

0800c3b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c3b4:	b500      	push	{lr}
 800c3b6:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c3b8:	4b0d      	ldr	r3, [pc, #52]	@ (800c3f0 <HAL_MspInit+0x3c>)
 800c3ba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c3bc:	f042 0201 	orr.w	r2, r2, #1
 800c3c0:	661a      	str	r2, [r3, #96]	@ 0x60
 800c3c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c3c4:	f002 0201 	and.w	r2, r2, #1
 800c3c8:	9200      	str	r2, [sp, #0]
 800c3ca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c3cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c3ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800c3d2:	659a      	str	r2, [r3, #88]	@ 0x58
 800c3d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c3da:	9301      	str	r3, [sp, #4]
 800c3dc:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800c3de:	2200      	movs	r2, #0
 800c3e0:	210f      	movs	r1, #15
 800c3e2:	f06f 0001 	mvn.w	r0, #1
 800c3e6:	f7ff fc11 	bl	800bc0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c3ea:	b003      	add	sp, #12
 800c3ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800c3f0:	40021000 	.word	0x40021000

0800c3f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c3f4:	b570      	push	{r4, r5, r6, lr}
 800c3f6:	b09e      	sub	sp, #120	@ 0x78
 800c3f8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3fa:	2100      	movs	r1, #0
 800c3fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c3fe:	911a      	str	r1, [sp, #104]	@ 0x68
 800c400:	911b      	str	r1, [sp, #108]	@ 0x6c
 800c402:	911c      	str	r1, [sp, #112]	@ 0x70
 800c404:	911d      	str	r1, [sp, #116]	@ 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c406:	2254      	movs	r2, #84	@ 0x54
 800c408:	a804      	add	r0, sp, #16
 800c40a:	f002 fab2 	bl	800e972 <memset>
  if(hadc->Instance==ADC1)
 800c40e:	6822      	ldr	r2, [r4, #0]
 800c410:	4b27      	ldr	r3, [pc, #156]	@ (800c4b0 <HAL_ADC_MspInit+0xbc>)
 800c412:	429a      	cmp	r2, r3
 800c414:	d001      	beq.n	800c41a <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800c416:	b01e      	add	sp, #120	@ 0x78
 800c418:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800c41a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c41e:	9304      	str	r3, [sp, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800c420:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c424:	9316      	str	r3, [sp, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800c426:	2302      	movs	r3, #2
 800c428:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800c42a:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800c42c:	2208      	movs	r2, #8
 800c42e:	9207      	str	r2, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800c430:	2207      	movs	r2, #7
 800c432:	9208      	str	r2, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800c434:	9309      	str	r3, [sp, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800c436:	930a      	str	r3, [sp, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800c438:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c43c:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c43e:	a804      	add	r0, sp, #16
 800c440:	f000 ff16 	bl	800d270 <HAL_RCCEx_PeriphCLKConfig>
 800c444:	2800      	cmp	r0, #0
 800c446:	d130      	bne.n	800c4aa <HAL_ADC_MspInit+0xb6>
    __HAL_RCC_ADC_CLK_ENABLE();
 800c448:	4b1a      	ldr	r3, [pc, #104]	@ (800c4b4 <HAL_ADC_MspInit+0xc0>)
 800c44a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c44c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c450:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c452:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c454:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c458:	9201      	str	r2, [sp, #4]
 800c45a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c45c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c45e:	f042 0201 	orr.w	r2, r2, #1
 800c462:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c464:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c466:	f002 0201 	and.w	r2, r2, #1
 800c46a:	9202      	str	r2, [sp, #8]
 800c46c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c46e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c470:	f042 0202 	orr.w	r2, r2, #2
 800c474:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c478:	f003 0302 	and.w	r3, r3, #2
 800c47c:	9303      	str	r3, [sp, #12]
 800c47e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin|ADC4_Pin|ADC5_Pin
 800c480:	237b      	movs	r3, #123	@ 0x7b
 800c482:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800c484:	260b      	movs	r6, #11
 800c486:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c488:	2500      	movs	r5, #0
 800c48a:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c48c:	ac19      	add	r4, sp, #100	@ 0x64
 800c48e:	4621      	mov	r1, r4
 800c490:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c494:	f7ff fdec 	bl	800c070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC7_Pin;
 800c498:	2301      	movs	r3, #1
 800c49a:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800c49c:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c49e:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(ADC7_GPIO_Port, &GPIO_InitStruct);
 800c4a0:	4621      	mov	r1, r4
 800c4a2:	4805      	ldr	r0, [pc, #20]	@ (800c4b8 <HAL_ADC_MspInit+0xc4>)
 800c4a4:	f7ff fde4 	bl	800c070 <HAL_GPIO_Init>
}
 800c4a8:	e7b5      	b.n	800c416 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800c4aa:	f7fd f983 	bl	80097b4 <Error_Handler>
 800c4ae:	e7cb      	b.n	800c448 <HAL_ADC_MspInit+0x54>
 800c4b0:	50040000 	.word	0x50040000
 800c4b4:	40021000 	.word	0x40021000
 800c4b8:	48000400 	.word	0x48000400

0800c4bc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800c4bc:	b500      	push	{lr}
 800c4be:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	9303      	str	r3, [sp, #12]
 800c4c4:	9304      	str	r3, [sp, #16]
 800c4c6:	9305      	str	r3, [sp, #20]
 800c4c8:	9306      	str	r3, [sp, #24]
 800c4ca:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 800c4cc:	6802      	ldr	r2, [r0, #0]
 800c4ce:	4b24      	ldr	r3, [pc, #144]	@ (800c560 <HAL_CAN_MspInit+0xa4>)
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d002      	beq.n	800c4da <HAL_CAN_MspInit+0x1e>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800c4d4:	b009      	add	sp, #36	@ 0x24
 800c4d6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800c4da:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 800c4de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c4e0:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800c4e4:	659a      	str	r2, [r3, #88]	@ 0x58
 800c4e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c4e8:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 800c4ec:	9201      	str	r2, [sp, #4]
 800c4ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c4f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c4f2:	f042 0201 	orr.w	r2, r2, #1
 800c4f6:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c4f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4fa:	f003 0301 	and.w	r3, r3, #1
 800c4fe:	9302      	str	r3, [sp, #8]
 800c500:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c502:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c506:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c508:	2302      	movs	r3, #2
 800c50a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c50c:	2303      	movs	r3, #3
 800c50e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800c510:	2309      	movs	r3, #9
 800c512:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c514:	a903      	add	r1, sp, #12
 800c516:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c51a:	f7ff fda9 	bl	800c070 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800c51e:	2200      	movs	r2, #0
 800c520:	2105      	movs	r1, #5
 800c522:	2014      	movs	r0, #20
 800c524:	f7ff fb72 	bl	800bc0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800c528:	2014      	movs	r0, #20
 800c52a:	f7ff fb7f 	bl	800bc2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800c52e:	2200      	movs	r2, #0
 800c530:	2105      	movs	r1, #5
 800c532:	2015      	movs	r0, #21
 800c534:	f7ff fb6a 	bl	800bc0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800c538:	2015      	movs	r0, #21
 800c53a:	f7ff fb77 	bl	800bc2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 6, 0);
 800c53e:	2200      	movs	r2, #0
 800c540:	2106      	movs	r1, #6
 800c542:	2013      	movs	r0, #19
 800c544:	f7ff fb62 	bl	800bc0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800c548:	2013      	movs	r0, #19
 800c54a:	f7ff fb6f 	bl	800bc2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 6, 0);
 800c54e:	2200      	movs	r2, #0
 800c550:	2106      	movs	r1, #6
 800c552:	2016      	movs	r0, #22
 800c554:	f7ff fb5a 	bl	800bc0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800c558:	2016      	movs	r0, #22
 800c55a:	f7ff fb67 	bl	800bc2c <HAL_NVIC_EnableIRQ>
}
 800c55e:	e7b9      	b.n	800c4d4 <HAL_CAN_MspInit+0x18>
 800c560:	40006400 	.word	0x40006400

0800c564 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 800c564:	6802      	ldr	r2, [r0, #0]
 800c566:	4b09      	ldr	r3, [pc, #36]	@ (800c58c <HAL_CRC_MspInit+0x28>)
 800c568:	429a      	cmp	r2, r3
 800c56a:	d000      	beq.n	800c56e <HAL_CRC_MspInit+0xa>
 800c56c:	4770      	bx	lr
{
 800c56e:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800c570:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 800c574:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c576:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c57a:	649a      	str	r2, [r3, #72]	@ 0x48
 800c57c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c57e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c582:	9301      	str	r3, [sp, #4]
 800c584:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800c586:	b002      	add	sp, #8
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	40023000 	.word	0x40023000

0800c590 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c590:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c594:	b0a1      	sub	sp, #132	@ 0x84
 800c596:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c598:	2100      	movs	r1, #0
 800c59a:	911b      	str	r1, [sp, #108]	@ 0x6c
 800c59c:	911c      	str	r1, [sp, #112]	@ 0x70
 800c59e:	911d      	str	r1, [sp, #116]	@ 0x74
 800c5a0:	911e      	str	r1, [sp, #120]	@ 0x78
 800c5a2:	911f      	str	r1, [sp, #124]	@ 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c5a4:	2254      	movs	r2, #84	@ 0x54
 800c5a6:	a806      	add	r0, sp, #24
 800c5a8:	f002 f9e3 	bl	800e972 <memset>
  if(hi2c->Instance==I2C1)
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	4a42      	ldr	r2, [pc, #264]	@ (800c6b8 <HAL_I2C_MspInit+0x128>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d005      	beq.n	800c5c0 <HAL_I2C_MspInit+0x30>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 800c5b4:	4a41      	ldr	r2, [pc, #260]	@ (800c6bc <HAL_I2C_MspInit+0x12c>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d032      	beq.n	800c620 <HAL_I2C_MspInit+0x90>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800c5ba:	b021      	add	sp, #132	@ 0x84
 800c5bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800c5c0:	2340      	movs	r3, #64	@ 0x40
 800c5c2:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800c5c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c5c8:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c5ca:	a806      	add	r0, sp, #24
 800c5cc:	f000 fe50 	bl	800d270 <HAL_RCCEx_PeriphCLKConfig>
 800c5d0:	bb18      	cbnz	r0, 800c61a <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5d2:	4c3b      	ldr	r4, [pc, #236]	@ (800c6c0 <HAL_I2C_MspInit+0x130>)
 800c5d4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c5d6:	f043 0301 	orr.w	r3, r3, #1
 800c5da:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c5dc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c5de:	f003 0301 	and.w	r3, r3, #1
 800c5e2:	9301      	str	r3, [sp, #4]
 800c5e4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800c5e6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800c5ea:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c5ec:	2312      	movs	r3, #18
 800c5ee:	931c      	str	r3, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	931d      	str	r3, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5f4:	2303      	movs	r3, #3
 800c5f6:	931e      	str	r3, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c5f8:	2304      	movs	r3, #4
 800c5fa:	931f      	str	r3, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5fc:	a91b      	add	r1, sp, #108	@ 0x6c
 800c5fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c602:	f7ff fd35 	bl	800c070 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c606:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c608:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c60c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c60e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c614:	9302      	str	r3, [sp, #8]
 800c616:	9b02      	ldr	r3, [sp, #8]
 800c618:	e7cf      	b.n	800c5ba <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800c61a:	f7fd f8cb 	bl	80097b4 <Error_Handler>
 800c61e:	e7d8      	b.n	800c5d2 <HAL_I2C_MspInit+0x42>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800c620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c624:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 800c626:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c62a:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c62c:	a806      	add	r0, sp, #24
 800c62e:	f000 fe1f 	bl	800d270 <HAL_RCCEx_PeriphCLKConfig>
 800c632:	2800      	cmp	r0, #0
 800c634:	d13c      	bne.n	800c6b0 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c636:	4c22      	ldr	r4, [pc, #136]	@ (800c6c0 <HAL_I2C_MspInit+0x130>)
 800c638:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c63a:	f043 0301 	orr.w	r3, r3, #1
 800c63e:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c640:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c642:	f003 0301 	and.w	r3, r3, #1
 800c646:	9303      	str	r3, [sp, #12]
 800c648:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c64a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c64c:	f043 0302 	orr.w	r3, r3, #2
 800c650:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c652:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c654:	f003 0302 	and.w	r3, r3, #2
 800c658:	9304      	str	r3, [sp, #16]
 800c65a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800c65c:	2380      	movs	r3, #128	@ 0x80
 800c65e:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c660:	f04f 0912 	mov.w	r9, #18
 800c664:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c668:	f04f 0801 	mov.w	r8, #1
 800c66c:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c670:	2703      	movs	r7, #3
 800c672:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800c674:	2604      	movs	r6, #4
 800c676:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c678:	ad1b      	add	r5, sp, #108	@ 0x6c
 800c67a:	4629      	mov	r1, r5
 800c67c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c680:	f7ff fcf6 	bl	800c070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c684:	2310      	movs	r3, #16
 800c686:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c688:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c68c:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c690:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800c692:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c694:	4629      	mov	r1, r5
 800c696:	480b      	ldr	r0, [pc, #44]	@ (800c6c4 <HAL_I2C_MspInit+0x134>)
 800c698:	f7ff fcea 	bl	800c070 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800c69c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c69e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c6a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c6a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c6a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c6aa:	9305      	str	r3, [sp, #20]
 800c6ac:	9b05      	ldr	r3, [sp, #20]
}
 800c6ae:	e784      	b.n	800c5ba <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800c6b0:	f7fd f880 	bl	80097b4 <Error_Handler>
 800c6b4:	e7bf      	b.n	800c636 <HAL_I2C_MspInit+0xa6>
 800c6b6:	bf00      	nop
 800c6b8:	40005400 	.word	0x40005400
 800c6bc:	40005c00 	.word	0x40005c00
 800c6c0:	40021000 	.word	0x40021000
 800c6c4:	48000400 	.word	0x48000400

0800c6c8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c6c8:	4b02      	ldr	r3, [pc, #8]	@ (800c6d4 <HAL_PWREx_GetVoltageRange+0xc>)
 800c6ca:	6818      	ldr	r0, [r3, #0]
#endif
}
 800c6cc:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 800c6d0:	4770      	bx	lr
 800c6d2:	bf00      	nop
 800c6d4:	40007000 	.word	0x40007000

0800c6d8 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c6d8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800c6dc:	d00f      	beq.n	800c6fe <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c6de:	4b1f      	ldr	r3, [pc, #124]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c6e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6ea:	d034      	beq.n	800c756 <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c6ec:	4a1b      	ldr	r2, [pc, #108]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c6ee:	6813      	ldr	r3, [r2, #0]
 800c6f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c6f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c6f8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c6fa:	2000      	movs	r0, #0
 800c6fc:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c6fe:	4b17      	ldr	r3, [pc, #92]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c706:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c70a:	d020      	beq.n	800c74e <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c70c:	4a13      	ldr	r2, [pc, #76]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c70e:	6813      	ldr	r3, [r2, #0]
 800c710:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c714:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c718:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c71a:	4b11      	ldr	r3, [pc, #68]	@ (800c760 <HAL_PWREx_ControlVoltageScaling+0x88>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	2232      	movs	r2, #50	@ 0x32
 800c720:	fb02 f303 	mul.w	r3, r2, r3
 800c724:	4a0f      	ldr	r2, [pc, #60]	@ (800c764 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800c726:	fba2 2303 	umull	r2, r3, r2, r3
 800c72a:	0c9b      	lsrs	r3, r3, #18
 800c72c:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c72e:	e000      	b.n	800c732 <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 800c730:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c732:	4a0a      	ldr	r2, [pc, #40]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c734:	6952      	ldr	r2, [r2, #20]
 800c736:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800c73a:	d001      	beq.n	800c740 <HAL_PWREx_ControlVoltageScaling+0x68>
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1f7      	bne.n	800c730 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c740:	4b06      	ldr	r3, [pc, #24]	@ (800c75c <HAL_PWREx_ControlVoltageScaling+0x84>)
 800c742:	695b      	ldr	r3, [r3, #20]
 800c744:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c748:	d103      	bne.n	800c752 <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 800c74a:	2000      	movs	r0, #0
 800c74c:	4770      	bx	lr
 800c74e:	2000      	movs	r0, #0
 800c750:	4770      	bx	lr
        return HAL_TIMEOUT;
 800c752:	2003      	movs	r0, #3
 800c754:	4770      	bx	lr
  return HAL_OK;
 800c756:	2000      	movs	r0, #0
}
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop
 800c75c:	40007000 	.word	0x40007000
 800c760:	2000002c 	.word	0x2000002c
 800c764:	431bde83 	.word	0x431bde83

0800c768 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c768:	b530      	push	{r4, r5, lr}
 800c76a:	b083      	sub	sp, #12
 800c76c:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c76e:	4b20      	ldr	r3, [pc, #128]	@ (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800c770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c772:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800c776:	d00b      	beq.n	800c790 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c778:	f7ff ffa6 	bl	800c6c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c77c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800c780:	d017      	beq.n	800c7b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c782:	2c80      	cmp	r4, #128	@ 0x80
 800c784:	d81f      	bhi.n	800c7c6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c786:	d02d      	beq.n	800c7e4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c788:	2c70      	cmp	r4, #112	@ 0x70
 800c78a:	d02d      	beq.n	800c7e8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c78c:	2100      	movs	r1, #0
 800c78e:	e01b      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 800c790:	4d17      	ldr	r5, [pc, #92]	@ (800c7f0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800c792:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800c794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c798:	65ab      	str	r3, [r5, #88]	@ 0x58
 800c79a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800c79c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7a0:	9301      	str	r3, [sp, #4]
 800c7a2:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800c7a4:	f7ff ff90 	bl	800c6c8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800c7a8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800c7aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c7ae:	65ab      	str	r3, [r5, #88]	@ 0x58
 800c7b0:	e7e4      	b.n	800c77c <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800c7b2:	2c80      	cmp	r4, #128	@ 0x80
 800c7b4:	d903      	bls.n	800c7be <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 800c7b6:	2ca0      	cmp	r4, #160	@ 0xa0
 800c7b8:	d903      	bls.n	800c7c2 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 800c7ba:	2102      	movs	r1, #2
 800c7bc:	e004      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c7be:	2100      	movs	r1, #0
 800c7c0:	e002      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800c7c2:	2101      	movs	r1, #1
 800c7c4:	e000      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800c7c6:	2103      	movs	r1, #3
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c7c8:	4a0a      	ldr	r2, [pc, #40]	@ (800c7f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 800c7ca:	6813      	ldr	r3, [r2, #0]
 800c7cc:	f023 0307 	bic.w	r3, r3, #7
 800c7d0:	430b      	orrs	r3, r1
 800c7d2:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c7d4:	6813      	ldr	r3, [r2, #0]
 800c7d6:	f003 0307 	and.w	r3, r3, #7
 800c7da:	428b      	cmp	r3, r1
 800c7dc:	d106      	bne.n	800c7ec <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800c7de:	2000      	movs	r0, #0
}
 800c7e0:	b003      	add	sp, #12
 800c7e2:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 800c7e4:	2102      	movs	r1, #2
 800c7e6:	e7ef      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800c7e8:	2101      	movs	r1, #1
 800c7ea:	e7ed      	b.n	800c7c8 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 800c7ec:	2001      	movs	r0, #1
 800c7ee:	e7f7      	b.n	800c7e0 <RCC_SetFlashLatencyFromMSIRange+0x78>
 800c7f0:	40021000 	.word	0x40021000
 800c7f4:	40022000 	.word	0x40022000

0800c7f8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c7f8:	4a25      	ldr	r2, [pc, #148]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c7fa:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c7fc:	68d2      	ldr	r2, [r2, #12]
 800c7fe:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c802:	f013 030c 	ands.w	r3, r3, #12
 800c806:	d009      	beq.n	800c81c <HAL_RCC_GetSysClockFreq+0x24>
 800c808:	2b0c      	cmp	r3, #12
 800c80a:	d005      	beq.n	800c818 <HAL_RCC_GetSysClockFreq+0x20>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c80c:	2b04      	cmp	r3, #4
 800c80e:	d03b      	beq.n	800c888 <HAL_RCC_GetSysClockFreq+0x90>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c810:	2b08      	cmp	r3, #8
 800c812:	d03b      	beq.n	800c88c <HAL_RCC_GetSysClockFreq+0x94>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c814:	2000      	movs	r0, #0
 800c816:	e00f      	b.n	800c838 <HAL_RCC_GetSysClockFreq+0x40>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c818:	2a01      	cmp	r2, #1
 800c81a:	d1f7      	bne.n	800c80c <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c81c:	4a1c      	ldr	r2, [pc, #112]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c81e:	6812      	ldr	r2, [r2, #0]
 800c820:	f012 0f08 	tst.w	r2, #8
 800c824:	d10c      	bne.n	800c840 <HAL_RCC_GetSysClockFreq+0x48>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c826:	4a1a      	ldr	r2, [pc, #104]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c828:	f8d2 2094 	ldr.w	r2, [r2, #148]	@ 0x94
 800c82c:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 800c830:	4918      	ldr	r1, [pc, #96]	@ (800c894 <HAL_RCC_GetSysClockFreq+0x9c>)
 800c832:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c836:	b113      	cbz	r3, 800c83e <HAL_RCC_GetSysClockFreq+0x46>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c838:	2b0c      	cmp	r3, #12
 800c83a:	d006      	beq.n	800c84a <HAL_RCC_GetSysClockFreq+0x52>
 800c83c:	2000      	movs	r0, #0
}
 800c83e:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c840:	4a13      	ldr	r2, [pc, #76]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c842:	6812      	ldr	r2, [r2, #0]
 800c844:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800c848:	e7f2      	b.n	800c830 <HAL_RCC_GetSysClockFreq+0x38>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c84a:	4b11      	ldr	r3, [pc, #68]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800c852:	2b02      	cmp	r3, #2
 800c854:	d016      	beq.n	800c884 <HAL_RCC_GetSysClockFreq+0x8c>
 800c856:	2b03      	cmp	r3, #3
 800c858:	d100      	bne.n	800c85c <HAL_RCC_GetSysClockFreq+0x64>
      pllvco = HSE_VALUE;
 800c85a:	480f      	ldr	r0, [pc, #60]	@ (800c898 <HAL_RCC_GetSysClockFreq+0xa0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c85c:	490c      	ldr	r1, [pc, #48]	@ (800c890 <HAL_RCC_GetSysClockFreq+0x98>)
 800c85e:	68ca      	ldr	r2, [r1, #12]
 800c860:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800c864:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c866:	68cb      	ldr	r3, [r1, #12]
 800c868:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800c86c:	fb00 f303 	mul.w	r3, r0, r3
 800c870:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c874:	68c8      	ldr	r0, [r1, #12]
 800c876:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800c87a:	3001      	adds	r0, #1
 800c87c:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 800c87e:	fbb3 f0f0 	udiv	r0, r3, r0
 800c882:	4770      	bx	lr
    switch (pllsource)
 800c884:	4805      	ldr	r0, [pc, #20]	@ (800c89c <HAL_RCC_GetSysClockFreq+0xa4>)
 800c886:	e7e9      	b.n	800c85c <HAL_RCC_GetSysClockFreq+0x64>
    sysclockfreq = HSI_VALUE;
 800c888:	4804      	ldr	r0, [pc, #16]	@ (800c89c <HAL_RCC_GetSysClockFreq+0xa4>)
 800c88a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800c88c:	4802      	ldr	r0, [pc, #8]	@ (800c898 <HAL_RCC_GetSysClockFreq+0xa0>)
 800c88e:	4770      	bx	lr
 800c890:	40021000 	.word	0x40021000
 800c894:	0800edec 	.word	0x0800edec
 800c898:	007a1200 	.word	0x007a1200
 800c89c:	00f42400 	.word	0x00f42400

0800c8a0 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800c8a0:	2800      	cmp	r0, #0
 800c8a2:	f000 831c 	beq.w	800cede <HAL_RCC_OscConfig+0x63e>
{
 800c8a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8a8:	b083      	sub	sp, #12
 800c8aa:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c8ac:	4b96      	ldr	r3, [pc, #600]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c8ae:	689d      	ldr	r5, [r3, #8]
 800c8b0:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c8b4:	68de      	ldr	r6, [r3, #12]
 800c8b6:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c8ba:	6803      	ldr	r3, [r0, #0]
 800c8bc:	f013 0f10 	tst.w	r3, #16
 800c8c0:	d05a      	beq.n	800c978 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c8c2:	b1e5      	cbz	r5, 800c8fe <HAL_RCC_OscConfig+0x5e>
 800c8c4:	2d0c      	cmp	r5, #12
 800c8c6:	d018      	beq.n	800c8fa <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c8c8:	69a3      	ldr	r3, [r4, #24]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 80bb 	beq.w	800ca46 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 800c8d0:	4a8d      	ldr	r2, [pc, #564]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c8d2:	6813      	ldr	r3, [r2, #0]
 800c8d4:	f043 0301 	orr.w	r3, r3, #1
 800c8d8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800c8da:	f7fe f803 	bl	800a8e4 <HAL_GetTick>
 800c8de:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c8e0:	4b89      	ldr	r3, [pc, #548]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f013 0f02 	tst.w	r3, #2
 800c8e8:	f040 809a 	bne.w	800ca20 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c8ec:	f7fd fffa 	bl	800a8e4 <HAL_GetTick>
 800c8f0:	1bc0      	subs	r0, r0, r7
 800c8f2:	2802      	cmp	r0, #2
 800c8f4:	d9f4      	bls.n	800c8e0 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 800c8f6:	2003      	movs	r0, #3
 800c8f8:	e2fc      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c8fa:	2e01      	cmp	r6, #1
 800c8fc:	d1e4      	bne.n	800c8c8 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c8fe:	4b82      	ldr	r3, [pc, #520]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f013 0f02 	tst.w	r3, #2
 800c906:	d003      	beq.n	800c910 <HAL_RCC_OscConfig+0x70>
 800c908:	69a3      	ldr	r3, [r4, #24]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	f000 82e9 	beq.w	800cee2 <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c910:	6a20      	ldr	r0, [r4, #32]
 800c912:	4b7d      	ldr	r3, [pc, #500]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f013 0f08 	tst.w	r3, #8
 800c91a:	d05b      	beq.n	800c9d4 <HAL_RCC_OscConfig+0x134>
 800c91c:	4b7a      	ldr	r3, [pc, #488]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c924:	4298      	cmp	r0, r3
 800c926:	d85c      	bhi.n	800c9e2 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c928:	4b77      	ldr	r3, [pc, #476]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	f042 0208 	orr.w	r2, r2, #8
 800c930:	601a      	str	r2, [r3, #0]
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800c938:	6a21      	ldr	r1, [r4, #32]
 800c93a:	430a      	orrs	r2, r1
 800c93c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c93e:	685a      	ldr	r2, [r3, #4]
 800c940:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800c944:	69e1      	ldr	r1, [r4, #28]
 800c946:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800c94a:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c94c:	2d00      	cmp	r5, #0
 800c94e:	d060      	beq.n	800ca12 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c950:	f7ff ff52 	bl	800c7f8 <HAL_RCC_GetSysClockFreq>
 800c954:	4b6c      	ldr	r3, [pc, #432]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c956:	689b      	ldr	r3, [r3, #8]
 800c958:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800c95c:	4a6b      	ldr	r2, [pc, #428]	@ (800cb0c <HAL_RCC_OscConfig+0x26c>)
 800c95e:	5cd3      	ldrb	r3, [r2, r3]
 800c960:	f003 031f 	and.w	r3, r3, #31
 800c964:	40d8      	lsrs	r0, r3
 800c966:	4b6a      	ldr	r3, [pc, #424]	@ (800cb10 <HAL_RCC_OscConfig+0x270>)
 800c968:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800c96a:	4b6a      	ldr	r3, [pc, #424]	@ (800cb14 <HAL_RCC_OscConfig+0x274>)
 800c96c:	6818      	ldr	r0, [r3, #0]
 800c96e:	f000 ff61 	bl	800d834 <HAL_InitTick>
        if(status != HAL_OK)
 800c972:	2800      	cmp	r0, #0
 800c974:	f040 82be 	bne.w	800cef4 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c978:	6823      	ldr	r3, [r4, #0]
 800c97a:	f013 0f01 	tst.w	r3, #1
 800c97e:	f000 8081 	beq.w	800ca84 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c982:	2d08      	cmp	r5, #8
 800c984:	d075      	beq.n	800ca72 <HAL_RCC_OscConfig+0x1d2>
 800c986:	2d0c      	cmp	r5, #12
 800c988:	d071      	beq.n	800ca6e <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c98a:	6863      	ldr	r3, [r4, #4]
 800c98c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c990:	f000 8097 	beq.w	800cac2 <HAL_RCC_OscConfig+0x222>
 800c994:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c998:	f000 8099 	beq.w	800cace <HAL_RCC_OscConfig+0x22e>
 800c99c:	4b5a      	ldr	r3, [pc, #360]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c99e:	681a      	ldr	r2, [r3, #0]
 800c9a0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c9a4:	601a      	str	r2, [r3, #0]
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c9ac:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c9ae:	6863      	ldr	r3, [r4, #4]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	f000 8099 	beq.w	800cae8 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 800c9b6:	f7fd ff95 	bl	800a8e4 <HAL_GetTick>
 800c9ba:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c9bc:	4b52      	ldr	r3, [pc, #328]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800c9c4:	d15e      	bne.n	800ca84 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c9c6:	f7fd ff8d 	bl	800a8e4 <HAL_GetTick>
 800c9ca:	1bc0      	subs	r0, r0, r7
 800c9cc:	2864      	cmp	r0, #100	@ 0x64
 800c9ce:	d9f5      	bls.n	800c9bc <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 800c9d0:	2003      	movs	r0, #3
 800c9d2:	e28f      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c9d4:	4b4c      	ldr	r3, [pc, #304]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c9d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c9da:	091b      	lsrs	r3, r3, #4
 800c9dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c9e0:	e7a0      	b.n	800c924 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c9e2:	f7ff fec1 	bl	800c768 <RCC_SetFlashLatencyFromMSIRange>
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	f040 827d 	bne.w	800cee6 <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c9ec:	4b46      	ldr	r3, [pc, #280]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800c9ee:	681a      	ldr	r2, [r3, #0]
 800c9f0:	f042 0208 	orr.w	r2, r2, #8
 800c9f4:	601a      	str	r2, [r3, #0]
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800c9fc:	6a21      	ldr	r1, [r4, #32]
 800c9fe:	430a      	orrs	r2, r1
 800ca00:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ca02:	685a      	ldr	r2, [r3, #4]
 800ca04:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800ca08:	69e1      	ldr	r1, [r4, #28]
 800ca0a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800ca0e:	605a      	str	r2, [r3, #4]
 800ca10:	e79e      	b.n	800c950 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ca12:	6a20      	ldr	r0, [r4, #32]
 800ca14:	f7ff fea8 	bl	800c768 <RCC_SetFlashLatencyFromMSIRange>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d099      	beq.n	800c950 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 800ca1c:	2001      	movs	r0, #1
 800ca1e:	e269      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ca20:	4b39      	ldr	r3, [pc, #228]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	f042 0208 	orr.w	r2, r2, #8
 800ca28:	601a      	str	r2, [r3, #0]
 800ca2a:	681a      	ldr	r2, [r3, #0]
 800ca2c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800ca30:	6a21      	ldr	r1, [r4, #32]
 800ca32:	430a      	orrs	r2, r1
 800ca34:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ca36:	685a      	ldr	r2, [r3, #4]
 800ca38:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800ca3c:	69e1      	ldr	r1, [r4, #28]
 800ca3e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800ca42:	605a      	str	r2, [r3, #4]
 800ca44:	e798      	b.n	800c978 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 800ca46:	4a30      	ldr	r2, [pc, #192]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800ca48:	6813      	ldr	r3, [r2, #0]
 800ca4a:	f023 0301 	bic.w	r3, r3, #1
 800ca4e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800ca50:	f7fd ff48 	bl	800a8e4 <HAL_GetTick>
 800ca54:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ca56:	4b2c      	ldr	r3, [pc, #176]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f013 0f02 	tst.w	r3, #2
 800ca5e:	d08b      	beq.n	800c978 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ca60:	f7fd ff40 	bl	800a8e4 <HAL_GetTick>
 800ca64:	1bc0      	subs	r0, r0, r7
 800ca66:	2802      	cmp	r0, #2
 800ca68:	d9f5      	bls.n	800ca56 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800ca6a:	2003      	movs	r0, #3
 800ca6c:	e242      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ca6e:	2e03      	cmp	r6, #3
 800ca70:	d18b      	bne.n	800c98a <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca72:	4b25      	ldr	r3, [pc, #148]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800ca7a:	d003      	beq.n	800ca84 <HAL_RCC_OscConfig+0x1e4>
 800ca7c:	6863      	ldr	r3, [r4, #4]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	f000 8233 	beq.w	800ceea <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ca84:	6823      	ldr	r3, [r4, #0]
 800ca86:	f013 0f02 	tst.w	r3, #2
 800ca8a:	d058      	beq.n	800cb3e <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800ca8c:	2d04      	cmp	r5, #4
 800ca8e:	d045      	beq.n	800cb1c <HAL_RCC_OscConfig+0x27c>
 800ca90:	2d0c      	cmp	r5, #12
 800ca92:	d041      	beq.n	800cb18 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ca94:	68e3      	ldr	r3, [r4, #12]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d077      	beq.n	800cb8a <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 800ca9a:	4a1b      	ldr	r2, [pc, #108]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800ca9c:	6813      	ldr	r3, [r2, #0]
 800ca9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800caa2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800caa4:	f7fd ff1e 	bl	800a8e4 <HAL_GetTick>
 800caa8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800caaa:	4b17      	ldr	r3, [pc, #92]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800cab2:	d161      	bne.n	800cb78 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cab4:	f7fd ff16 	bl	800a8e4 <HAL_GetTick>
 800cab8:	1b80      	subs	r0, r0, r6
 800caba:	2802      	cmp	r0, #2
 800cabc:	d9f5      	bls.n	800caaa <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 800cabe:	2003      	movs	r0, #3
 800cac0:	e218      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cac2:	4a11      	ldr	r2, [pc, #68]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800cac4:	6813      	ldr	r3, [r2, #0]
 800cac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800caca:	6013      	str	r3, [r2, #0]
 800cacc:	e76f      	b.n	800c9ae <HAL_RCC_OscConfig+0x10e>
 800cace:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cad2:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800cadc:	601a      	str	r2, [r3, #0]
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800cae4:	601a      	str	r2, [r3, #0]
 800cae6:	e762      	b.n	800c9ae <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 800cae8:	f7fd fefc 	bl	800a8e4 <HAL_GetTick>
 800caec:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800caee:	4b06      	ldr	r3, [pc, #24]	@ (800cb08 <HAL_RCC_OscConfig+0x268>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800caf6:	d0c5      	beq.n	800ca84 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800caf8:	f7fd fef4 	bl	800a8e4 <HAL_GetTick>
 800cafc:	1bc0      	subs	r0, r0, r7
 800cafe:	2864      	cmp	r0, #100	@ 0x64
 800cb00:	d9f5      	bls.n	800caee <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 800cb02:	2003      	movs	r0, #3
 800cb04:	e1f6      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
 800cb06:	bf00      	nop
 800cb08:	40021000 	.word	0x40021000
 800cb0c:	0800ee24 	.word	0x0800ee24
 800cb10:	2000002c 	.word	0x2000002c
 800cb14:	20000008 	.word	0x20000008
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800cb18:	2e02      	cmp	r6, #2
 800cb1a:	d1bb      	bne.n	800ca94 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cb1c:	4ba4      	ldr	r3, [pc, #656]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800cb24:	d003      	beq.n	800cb2e <HAL_RCC_OscConfig+0x28e>
 800cb26:	68e3      	ldr	r3, [r4, #12]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	f000 81e0 	beq.w	800ceee <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb2e:	4aa0      	ldr	r2, [pc, #640]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb30:	6853      	ldr	r3, [r2, #4]
 800cb32:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800cb36:	6921      	ldr	r1, [r4, #16]
 800cb38:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800cb3c:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cb3e:	6823      	ldr	r3, [r4, #0]
 800cb40:	f013 0f08 	tst.w	r3, #8
 800cb44:	d04c      	beq.n	800cbe0 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800cb46:	6963      	ldr	r3, [r4, #20]
 800cb48:	b39b      	cbz	r3, 800cbb2 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 800cb4a:	4a99      	ldr	r2, [pc, #612]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb4c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800cb50:	f043 0301 	orr.w	r3, r3, #1
 800cb54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800cb58:	f7fd fec4 	bl	800a8e4 <HAL_GetTick>
 800cb5c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cb5e:	4b94      	ldr	r3, [pc, #592]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cb64:	f013 0f02 	tst.w	r3, #2
 800cb68:	d13a      	bne.n	800cbe0 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cb6a:	f7fd febb 	bl	800a8e4 <HAL_GetTick>
 800cb6e:	1b80      	subs	r0, r0, r6
 800cb70:	2802      	cmp	r0, #2
 800cb72:	d9f4      	bls.n	800cb5e <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 800cb74:	2003      	movs	r0, #3
 800cb76:	e1bd      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb78:	4a8d      	ldr	r2, [pc, #564]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb7a:	6853      	ldr	r3, [r2, #4]
 800cb7c:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800cb80:	6921      	ldr	r1, [r4, #16]
 800cb82:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800cb86:	6053      	str	r3, [r2, #4]
 800cb88:	e7d9      	b.n	800cb3e <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 800cb8a:	4a89      	ldr	r2, [pc, #548]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb8c:	6813      	ldr	r3, [r2, #0]
 800cb8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb92:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800cb94:	f7fd fea6 	bl	800a8e4 <HAL_GetTick>
 800cb98:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cb9a:	4b85      	ldr	r3, [pc, #532]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800cba2:	d0cc      	beq.n	800cb3e <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cba4:	f7fd fe9e 	bl	800a8e4 <HAL_GetTick>
 800cba8:	1b80      	subs	r0, r0, r6
 800cbaa:	2802      	cmp	r0, #2
 800cbac:	d9f5      	bls.n	800cb9a <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800cbae:	2003      	movs	r0, #3
 800cbb0:	e1a0      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 800cbb2:	4a7f      	ldr	r2, [pc, #508]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cbb4:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800cbb8:	f023 0301 	bic.w	r3, r3, #1
 800cbbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800cbc0:	f7fd fe90 	bl	800a8e4 <HAL_GetTick>
 800cbc4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cbc6:	4b7a      	ldr	r3, [pc, #488]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cbc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cbcc:	f013 0f02 	tst.w	r3, #2
 800cbd0:	d006      	beq.n	800cbe0 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cbd2:	f7fd fe87 	bl	800a8e4 <HAL_GetTick>
 800cbd6:	1b80      	subs	r0, r0, r6
 800cbd8:	2802      	cmp	r0, #2
 800cbda:	d9f4      	bls.n	800cbc6 <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 800cbdc:	2003      	movs	r0, #3
 800cbde:	e189      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cbe0:	6823      	ldr	r3, [r4, #0]
 800cbe2:	f013 0f04 	tst.w	r3, #4
 800cbe6:	d07a      	beq.n	800ccde <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800cbe8:	4b71      	ldr	r3, [pc, #452]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cbea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbec:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800cbf0:	d136      	bne.n	800cc60 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 800cbf2:	4b6f      	ldr	r3, [pc, #444]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cbf4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cbf6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800cbfa:	659a      	str	r2, [r3, #88]	@ 0x58
 800cbfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc02:	9301      	str	r3, [sp, #4]
 800cc04:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800cc06:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cc08:	4b6a      	ldr	r3, [pc, #424]	@ (800cdb4 <HAL_RCC_OscConfig+0x514>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800cc10:	d028      	beq.n	800cc64 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cc12:	68a3      	ldr	r3, [r4, #8]
 800cc14:	2b01      	cmp	r3, #1
 800cc16:	d039      	beq.n	800cc8c <HAL_RCC_OscConfig+0x3ec>
 800cc18:	2b05      	cmp	r3, #5
 800cc1a:	d03f      	beq.n	800cc9c <HAL_RCC_OscConfig+0x3fc>
 800cc1c:	4b64      	ldr	r3, [pc, #400]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cc1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800cc22:	f022 0201 	bic.w	r2, r2, #1
 800cc26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800cc2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800cc2e:	f022 0204 	bic.w	r2, r2, #4
 800cc32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cc36:	68a3      	ldr	r3, [r4, #8]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d03d      	beq.n	800ccb8 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 800cc3c:	f7fd fe52 	bl	800a8e4 <HAL_GetTick>
 800cc40:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc42:	4b5b      	ldr	r3, [pc, #364]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cc44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc48:	f013 0f02 	tst.w	r3, #2
 800cc4c:	d146      	bne.n	800ccdc <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc4e:	f7fd fe49 	bl	800a8e4 <HAL_GetTick>
 800cc52:	1bc0      	subs	r0, r0, r7
 800cc54:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cc58:	4298      	cmp	r0, r3
 800cc5a:	d9f2      	bls.n	800cc42 <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 800cc5c:	2003      	movs	r0, #3
 800cc5e:	e149      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 800cc60:	2600      	movs	r6, #0
 800cc62:	e7d1      	b.n	800cc08 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cc64:	4a53      	ldr	r2, [pc, #332]	@ (800cdb4 <HAL_RCC_OscConfig+0x514>)
 800cc66:	6813      	ldr	r3, [r2, #0]
 800cc68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc6c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800cc6e:	f7fd fe39 	bl	800a8e4 <HAL_GetTick>
 800cc72:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cc74:	4b4f      	ldr	r3, [pc, #316]	@ (800cdb4 <HAL_RCC_OscConfig+0x514>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800cc7c:	d1c9      	bne.n	800cc12 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cc7e:	f7fd fe31 	bl	800a8e4 <HAL_GetTick>
 800cc82:	1bc0      	subs	r0, r0, r7
 800cc84:	2802      	cmp	r0, #2
 800cc86:	d9f5      	bls.n	800cc74 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 800cc88:	2003      	movs	r0, #3
 800cc8a:	e133      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cc8c:	4a48      	ldr	r2, [pc, #288]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cc8e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800cc92:	f043 0301 	orr.w	r3, r3, #1
 800cc96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cc9a:	e7cc      	b.n	800cc36 <HAL_RCC_OscConfig+0x396>
 800cc9c:	4b44      	ldr	r3, [pc, #272]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cc9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800cca2:	f042 0204 	orr.w	r2, r2, #4
 800cca6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800ccaa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800ccae:	f042 0201 	orr.w	r2, r2, #1
 800ccb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800ccb6:	e7be      	b.n	800cc36 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 800ccb8:	f7fd fe14 	bl	800a8e4 <HAL_GetTick>
 800ccbc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ccbe:	4b3c      	ldr	r3, [pc, #240]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800ccc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccc4:	f013 0f02 	tst.w	r3, #2
 800ccc8:	d008      	beq.n	800ccdc <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ccca:	f7fd fe0b 	bl	800a8e4 <HAL_GetTick>
 800ccce:	1bc0      	subs	r0, r0, r7
 800ccd0:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ccd4:	4298      	cmp	r0, r3
 800ccd6:	d9f2      	bls.n	800ccbe <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 800ccd8:	2003      	movs	r0, #3
 800ccda:	e10b      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 800ccdc:	b9e6      	cbnz	r6, 800cd18 <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ccde:	6823      	ldr	r3, [r4, #0]
 800cce0:	f013 0f20 	tst.w	r3, #32
 800cce4:	d035      	beq.n	800cd52 <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800cce6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800cce8:	b1e3      	cbz	r3, 800cd24 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 800ccea:	4a31      	ldr	r2, [pc, #196]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800ccec:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800ccf0:	f043 0301 	orr.w	r3, r3, #1
 800ccf4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800ccf8:	f7fd fdf4 	bl	800a8e4 <HAL_GetTick>
 800ccfc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ccfe:	4b2c      	ldr	r3, [pc, #176]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cd04:	f013 0f02 	tst.w	r3, #2
 800cd08:	d123      	bne.n	800cd52 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cd0a:	f7fd fdeb 	bl	800a8e4 <HAL_GetTick>
 800cd0e:	1b80      	subs	r0, r0, r6
 800cd10:	2802      	cmp	r0, #2
 800cd12:	d9f4      	bls.n	800ccfe <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 800cd14:	2003      	movs	r0, #3
 800cd16:	e0ed      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 800cd18:	4a25      	ldr	r2, [pc, #148]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd1a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800cd1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd20:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd22:	e7dc      	b.n	800ccde <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 800cd24:	4a22      	ldr	r2, [pc, #136]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd26:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800cd2a:	f023 0301 	bic.w	r3, r3, #1
 800cd2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800cd32:	f7fd fdd7 	bl	800a8e4 <HAL_GetTick>
 800cd36:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cd38:	4b1d      	ldr	r3, [pc, #116]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cd3e:	f013 0f02 	tst.w	r3, #2
 800cd42:	d006      	beq.n	800cd52 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cd44:	f7fd fdce 	bl	800a8e4 <HAL_GetTick>
 800cd48:	1b80      	subs	r0, r0, r6
 800cd4a:	2802      	cmp	r0, #2
 800cd4c:	d9f4      	bls.n	800cd38 <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 800cd4e:	2003      	movs	r0, #3
 800cd50:	e0d0      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cd52:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	f000 80cc 	beq.w	800cef2 <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cd5a:	2b02      	cmp	r3, #2
 800cd5c:	d017      	beq.n	800cd8e <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cd5e:	2d0c      	cmp	r5, #12
 800cd60:	f000 80cc 	beq.w	800cefc <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 800cd64:	4a12      	ldr	r2, [pc, #72]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd66:	6813      	ldr	r3, [r2, #0]
 800cd68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cd6c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800cd6e:	f7fd fdb9 	bl	800a8e4 <HAL_GetTick>
 800cd72:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cd74:	4b0e      	ldr	r3, [pc, #56]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800cd7c:	f000 80a8 	beq.w	800ced0 <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd80:	f7fd fdb0 	bl	800a8e4 <HAL_GetTick>
 800cd84:	1b00      	subs	r0, r0, r4
 800cd86:	2802      	cmp	r0, #2
 800cd88:	d9f4      	bls.n	800cd74 <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 800cd8a:	2003      	movs	r0, #3
 800cd8c:	e0b2      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 800cd8e:	4b08      	ldr	r3, [pc, #32]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cd90:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cd92:	f003 0103 	and.w	r1, r3, #3
 800cd96:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800cd98:	4291      	cmp	r1, r2
 800cd9a:	d00d      	beq.n	800cdb8 <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cd9c:	2d0c      	cmp	r5, #12
 800cd9e:	f000 80ab 	beq.w	800cef8 <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800cda2:	4b03      	ldr	r3, [pc, #12]	@ (800cdb0 <HAL_RCC_OscConfig+0x510>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800cdaa:	d02f      	beq.n	800ce0c <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 800cdac:	2001      	movs	r0, #1
 800cdae:	e0a1      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
 800cdb0:	40021000 	.word	0x40021000
 800cdb4:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cdb8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800cdbc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cdbe:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cdc0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800cdc4:	d1ea      	bne.n	800cd9c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cdc6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800cdca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cdcc:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800cdd0:	d1e4      	bne.n	800cd9c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cdd2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800cdd6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cdd8:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800cddc:	d1de      	bne.n	800cd9c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cdde:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800cde2:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800cde4:	0852      	lsrs	r2, r2, #1
 800cde6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cde8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800cdec:	d1d6      	bne.n	800cd9c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cdee:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800cdf2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800cdf4:	0852      	lsrs	r2, r2, #1
 800cdf6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cdf8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800cdfc:	d1ce      	bne.n	800cd9c <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdfe:	4b40      	ldr	r3, [pc, #256]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800ce06:	d049      	beq.n	800ce9c <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 800ce08:	2000      	movs	r0, #0
 800ce0a:	e073      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 800ce0c:	4a3c      	ldr	r2, [pc, #240]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce0e:	6813      	ldr	r3, [r2, #0]
 800ce10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ce14:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800ce16:	f7fd fd65 	bl	800a8e4 <HAL_GetTick>
 800ce1a:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce1c:	4b38      	ldr	r3, [pc, #224]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800ce24:	d006      	beq.n	800ce34 <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce26:	f7fd fd5d 	bl	800a8e4 <HAL_GetTick>
 800ce2a:	1b40      	subs	r0, r0, r5
 800ce2c:	2802      	cmp	r0, #2
 800ce2e:	d9f5      	bls.n	800ce1c <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 800ce30:	2003      	movs	r0, #3
 800ce32:	e05f      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ce34:	4a32      	ldr	r2, [pc, #200]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce36:	68d3      	ldr	r3, [r2, #12]
 800ce38:	4932      	ldr	r1, [pc, #200]	@ (800cf04 <HAL_RCC_OscConfig+0x664>)
 800ce3a:	4019      	ands	r1, r3
 800ce3c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ce3e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800ce40:	3801      	subs	r0, #1
 800ce42:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800ce46:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800ce48:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800ce4c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800ce4e:	0840      	lsrs	r0, r0, #1
 800ce50:	3801      	subs	r0, #1
 800ce52:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800ce56:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800ce58:	0840      	lsrs	r0, r0, #1
 800ce5a:	3801      	subs	r0, #1
 800ce5c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800ce60:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce62:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800ce66:	4319      	orrs	r1, r3
 800ce68:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800ce6a:	6813      	ldr	r3, [r2, #0]
 800ce6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ce70:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ce72:	68d3      	ldr	r3, [r2, #12]
 800ce74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ce78:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800ce7a:	f7fd fd33 	bl	800a8e4 <HAL_GetTick>
 800ce7e:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ce80:	4b1f      	ldr	r3, [pc, #124]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800ce88:	d106      	bne.n	800ce98 <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce8a:	f7fd fd2b 	bl	800a8e4 <HAL_GetTick>
 800ce8e:	1b00      	subs	r0, r0, r4
 800ce90:	2802      	cmp	r0, #2
 800ce92:	d9f5      	bls.n	800ce80 <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 800ce94:	2003      	movs	r0, #3
 800ce96:	e02d      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800ce98:	2000      	movs	r0, #0
 800ce9a:	e02b      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 800ce9c:	4b18      	ldr	r3, [pc, #96]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ce9e:	681a      	ldr	r2, [r3, #0]
 800cea0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800cea4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cea6:	68da      	ldr	r2, [r3, #12]
 800cea8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800ceac:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800ceae:	f7fd fd19 	bl	800a8e4 <HAL_GetTick>
 800ceb2:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ceb4:	4b12      	ldr	r3, [pc, #72]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800cebc:	d106      	bne.n	800cecc <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cebe:	f7fd fd11 	bl	800a8e4 <HAL_GetTick>
 800cec2:	1b03      	subs	r3, r0, r4
 800cec4:	2b02      	cmp	r3, #2
 800cec6:	d9f5      	bls.n	800ceb4 <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 800cec8:	2003      	movs	r0, #3
 800ceca:	e013      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800cecc:	2000      	movs	r0, #0
 800cece:	e011      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800ced0:	4a0b      	ldr	r2, [pc, #44]	@ (800cf00 <HAL_RCC_OscConfig+0x660>)
 800ced2:	68d1      	ldr	r1, [r2, #12]
 800ced4:	4b0c      	ldr	r3, [pc, #48]	@ (800cf08 <HAL_RCC_OscConfig+0x668>)
 800ced6:	400b      	ands	r3, r1
 800ced8:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800ceda:	2000      	movs	r0, #0
 800cedc:	e00a      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 800cede:	2001      	movs	r0, #1
}
 800cee0:	4770      	bx	lr
        return HAL_ERROR;
 800cee2:	2001      	movs	r0, #1
 800cee4:	e006      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 800cee6:	2001      	movs	r0, #1
 800cee8:	e004      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800ceea:	2001      	movs	r0, #1
 800ceec:	e002      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800ceee:	2001      	movs	r0, #1
 800cef0:	e000      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800cef2:	2000      	movs	r0, #0
}
 800cef4:	b003      	add	sp, #12
 800cef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 800cef8:	2001      	movs	r0, #1
 800cefa:	e7fb      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800cefc:	2001      	movs	r0, #1
 800cefe:	e7f9      	b.n	800cef4 <HAL_RCC_OscConfig+0x654>
 800cf00:	40021000 	.word	0x40021000
 800cf04:	019d808c 	.word	0x019d808c
 800cf08:	feeefffc 	.word	0xfeeefffc

0800cf0c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	f000 80af 	beq.w	800d070 <HAL_RCC_ClockConfig+0x164>
{
 800cf12:	b570      	push	{r4, r5, r6, lr}
 800cf14:	460d      	mov	r5, r1
 800cf16:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800cf18:	4b59      	ldr	r3, [pc, #356]	@ (800d080 <HAL_RCC_ClockConfig+0x174>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f003 0307 	and.w	r3, r3, #7
 800cf20:	428b      	cmp	r3, r1
 800cf22:	d20b      	bcs.n	800cf3c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cf24:	4a56      	ldr	r2, [pc, #344]	@ (800d080 <HAL_RCC_ClockConfig+0x174>)
 800cf26:	6813      	ldr	r3, [r2, #0]
 800cf28:	f023 0307 	bic.w	r3, r3, #7
 800cf2c:	430b      	orrs	r3, r1
 800cf2e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf30:	6813      	ldr	r3, [r2, #0]
 800cf32:	f003 0307 	and.w	r3, r3, #7
 800cf36:	428b      	cmp	r3, r1
 800cf38:	f040 809c 	bne.w	800d074 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cf3c:	6823      	ldr	r3, [r4, #0]
 800cf3e:	f013 0f02 	tst.w	r3, #2
 800cf42:	d00c      	beq.n	800cf5e <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800cf44:	68a2      	ldr	r2, [r4, #8]
 800cf46:	4b4f      	ldr	r3, [pc, #316]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cf4e:	429a      	cmp	r2, r3
 800cf50:	d905      	bls.n	800cf5e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf52:	494c      	ldr	r1, [pc, #304]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf54:	688b      	ldr	r3, [r1, #8]
 800cf56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cf5e:	6823      	ldr	r3, [r4, #0]
 800cf60:	f013 0f01 	tst.w	r3, #1
 800cf64:	d039      	beq.n	800cfda <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cf66:	6863      	ldr	r3, [r4, #4]
 800cf68:	2b03      	cmp	r3, #3
 800cf6a:	d009      	beq.n	800cf80 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cf6c:	2b02      	cmp	r3, #2
 800cf6e:	d026      	beq.n	800cfbe <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800cf70:	bb63      	cbnz	r3, 800cfcc <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf72:	4a44      	ldr	r2, [pc, #272]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf74:	6812      	ldr	r2, [r2, #0]
 800cf76:	f012 0f02 	tst.w	r2, #2
 800cf7a:	d106      	bne.n	800cf8a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800cf7c:	2001      	movs	r0, #1
 800cf7e:	e076      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf80:	4a40      	ldr	r2, [pc, #256]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf82:	6812      	ldr	r2, [r2, #0]
 800cf84:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800cf88:	d076      	beq.n	800d078 <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cf8a:	493e      	ldr	r1, [pc, #248]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf8c:	688a      	ldr	r2, [r1, #8]
 800cf8e:	f022 0203 	bic.w	r2, r2, #3
 800cf92:	4313      	orrs	r3, r2
 800cf94:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800cf96:	f7fd fca5 	bl	800a8e4 <HAL_GetTick>
 800cf9a:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf9c:	4b39      	ldr	r3, [pc, #228]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	f003 030c 	and.w	r3, r3, #12
 800cfa4:	6862      	ldr	r2, [r4, #4]
 800cfa6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800cfaa:	d016      	beq.n	800cfda <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cfac:	f7fd fc9a 	bl	800a8e4 <HAL_GetTick>
 800cfb0:	1b80      	subs	r0, r0, r6
 800cfb2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cfb6:	4298      	cmp	r0, r3
 800cfb8:	d9f0      	bls.n	800cf9c <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800cfba:	2003      	movs	r0, #3
 800cfbc:	e057      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cfbe:	4a31      	ldr	r2, [pc, #196]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cfc0:	6812      	ldr	r2, [r2, #0]
 800cfc2:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800cfc6:	d1e0      	bne.n	800cf8a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800cfc8:	2001      	movs	r0, #1
 800cfca:	e050      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cfcc:	4a2d      	ldr	r2, [pc, #180]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cfce:	6812      	ldr	r2, [r2, #0]
 800cfd0:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800cfd4:	d1d9      	bne.n	800cf8a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800cfd6:	2001      	movs	r0, #1
 800cfd8:	e049      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cfda:	6823      	ldr	r3, [r4, #0]
 800cfdc:	f013 0f02 	tst.w	r3, #2
 800cfe0:	d00c      	beq.n	800cffc <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800cfe2:	68a2      	ldr	r2, [r4, #8]
 800cfe4:	4b27      	ldr	r3, [pc, #156]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cfe6:	689b      	ldr	r3, [r3, #8]
 800cfe8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cfec:	429a      	cmp	r2, r3
 800cfee:	d205      	bcs.n	800cffc <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cff0:	4924      	ldr	r1, [pc, #144]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800cff2:	688b      	ldr	r3, [r1, #8]
 800cff4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cff8:	431a      	orrs	r2, r3
 800cffa:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800cffc:	4b20      	ldr	r3, [pc, #128]	@ (800d080 <HAL_RCC_ClockConfig+0x174>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f003 0307 	and.w	r3, r3, #7
 800d004:	42ab      	cmp	r3, r5
 800d006:	d90a      	bls.n	800d01e <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d008:	4a1d      	ldr	r2, [pc, #116]	@ (800d080 <HAL_RCC_ClockConfig+0x174>)
 800d00a:	6813      	ldr	r3, [r2, #0]
 800d00c:	f023 0307 	bic.w	r3, r3, #7
 800d010:	432b      	orrs	r3, r5
 800d012:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d014:	6813      	ldr	r3, [r2, #0]
 800d016:	f003 0307 	and.w	r3, r3, #7
 800d01a:	42ab      	cmp	r3, r5
 800d01c:	d12e      	bne.n	800d07c <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d01e:	6823      	ldr	r3, [r4, #0]
 800d020:	f013 0f04 	tst.w	r3, #4
 800d024:	d006      	beq.n	800d034 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d026:	4a17      	ldr	r2, [pc, #92]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800d028:	6893      	ldr	r3, [r2, #8]
 800d02a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800d02e:	68e1      	ldr	r1, [r4, #12]
 800d030:	430b      	orrs	r3, r1
 800d032:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d034:	6823      	ldr	r3, [r4, #0]
 800d036:	f013 0f08 	tst.w	r3, #8
 800d03a:	d007      	beq.n	800d04c <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d03c:	4a11      	ldr	r2, [pc, #68]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800d03e:	6893      	ldr	r3, [r2, #8]
 800d040:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800d044:	6921      	ldr	r1, [r4, #16]
 800d046:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800d04a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d04c:	f7ff fbd4 	bl	800c7f8 <HAL_RCC_GetSysClockFreq>
 800d050:	4b0c      	ldr	r3, [pc, #48]	@ (800d084 <HAL_RCC_ClockConfig+0x178>)
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800d058:	4a0b      	ldr	r2, [pc, #44]	@ (800d088 <HAL_RCC_ClockConfig+0x17c>)
 800d05a:	5cd3      	ldrb	r3, [r2, r3]
 800d05c:	f003 031f 	and.w	r3, r3, #31
 800d060:	40d8      	lsrs	r0, r3
 800d062:	4b0a      	ldr	r3, [pc, #40]	@ (800d08c <HAL_RCC_ClockConfig+0x180>)
 800d064:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800d066:	4b0a      	ldr	r3, [pc, #40]	@ (800d090 <HAL_RCC_ClockConfig+0x184>)
 800d068:	6818      	ldr	r0, [r3, #0]
 800d06a:	f000 fbe3 	bl	800d834 <HAL_InitTick>
}
 800d06e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800d070:	2001      	movs	r0, #1
}
 800d072:	4770      	bx	lr
      return HAL_ERROR;
 800d074:	2001      	movs	r0, #1
 800d076:	e7fa      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 800d078:	2001      	movs	r0, #1
 800d07a:	e7f8      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 800d07c:	2001      	movs	r0, #1
 800d07e:	e7f6      	b.n	800d06e <HAL_RCC_ClockConfig+0x162>
 800d080:	40022000 	.word	0x40022000
 800d084:	40021000 	.word	0x40021000
 800d088:	0800ee24 	.word	0x0800ee24
 800d08c:	2000002c 	.word	0x2000002c
 800d090:	20000008 	.word	0x20000008

0800d094 <HAL_RCC_GetHCLKFreq>:
}
 800d094:	4b01      	ldr	r3, [pc, #4]	@ (800d09c <HAL_RCC_GetHCLKFreq+0x8>)
 800d096:	6818      	ldr	r0, [r3, #0]
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop
 800d09c:	2000002c 	.word	0x2000002c

0800d0a0 <HAL_RCC_GetPCLK1Freq>:
{
 800d0a0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d0a2:	f7ff fff7 	bl	800d094 <HAL_RCC_GetHCLKFreq>
 800d0a6:	4b05      	ldr	r3, [pc, #20]	@ (800d0bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 800d0a8:	689b      	ldr	r3, [r3, #8]
 800d0aa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800d0ae:	4a04      	ldr	r2, [pc, #16]	@ (800d0c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d0b0:	5cd3      	ldrb	r3, [r2, r3]
 800d0b2:	f003 031f 	and.w	r3, r3, #31
}
 800d0b6:	40d8      	lsrs	r0, r3
 800d0b8:	bd08      	pop	{r3, pc}
 800d0ba:	bf00      	nop
 800d0bc:	40021000 	.word	0x40021000
 800d0c0:	0800ee1c 	.word	0x0800ee1c

0800d0c4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d0c4:	230f      	movs	r3, #15
 800d0c6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d0c8:	4b0b      	ldr	r3, [pc, #44]	@ (800d0f8 <HAL_RCC_GetClockConfig+0x34>)
 800d0ca:	689a      	ldr	r2, [r3, #8]
 800d0cc:	f002 0203 	and.w	r2, r2, #3
 800d0d0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d0d2:	689a      	ldr	r2, [r3, #8]
 800d0d4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 800d0d8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d0da:	689a      	ldr	r2, [r3, #8]
 800d0dc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800d0e0:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	08db      	lsrs	r3, r3, #3
 800d0e6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d0ea:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d0ec:	4b03      	ldr	r3, [pc, #12]	@ (800d0fc <HAL_RCC_GetClockConfig+0x38>)
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f003 0307 	and.w	r3, r3, #7
 800d0f4:	600b      	str	r3, [r1, #0]
}
 800d0f6:	4770      	bx	lr
 800d0f8:	40021000 	.word	0x40021000
 800d0fc:	40022000 	.word	0x40022000

0800d100 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d102:	4604      	mov	r4, r0
 800d104:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d106:	4b59      	ldr	r3, [pc, #356]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d108:	68db      	ldr	r3, [r3, #12]
 800d10a:	f013 0f03 	tst.w	r3, #3
 800d10e:	d018      	beq.n	800d142 <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d110:	4b56      	ldr	r3, [pc, #344]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	f003 0303 	and.w	r3, r3, #3
 800d118:	6802      	ldr	r2, [r0, #0]
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d002      	beq.n	800d124 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800d11e:	2601      	movs	r6, #1
      }
    }
  }

  return status;
}
 800d120:	4630      	mov	r0, r6
 800d122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800d124:	2a00      	cmp	r2, #0
 800d126:	f000 809c 	beq.w	800d262 <RCCEx_PLLSAI1_Config+0x162>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d12a:	4b50      	ldr	r3, [pc, #320]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d12c:	68db      	ldr	r3, [r3, #12]
 800d12e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800d132:	3301      	adds	r3, #1
 800d134:	6842      	ldr	r2, [r0, #4]
       ||
 800d136:	4293      	cmp	r3, r2
 800d138:	d001      	beq.n	800d13e <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 800d13a:	2601      	movs	r6, #1
 800d13c:	e7f0      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800d13e:	2600      	movs	r6, #0
 800d140:	e019      	b.n	800d176 <RCCEx_PLLSAI1_Config+0x76>
    switch(PllSai1->PLLSAI1Source)
 800d142:	6803      	ldr	r3, [r0, #0]
 800d144:	2b02      	cmp	r3, #2
 800d146:	d055      	beq.n	800d1f4 <RCCEx_PLLSAI1_Config+0xf4>
 800d148:	2b03      	cmp	r3, #3
 800d14a:	d05a      	beq.n	800d202 <RCCEx_PLLSAI1_Config+0x102>
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	f040 808a 	bne.w	800d266 <RCCEx_PLLSAI1_Config+0x166>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d152:	4a46      	ldr	r2, [pc, #280]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d154:	6812      	ldr	r2, [r2, #0]
 800d156:	f012 0f02 	tst.w	r2, #2
 800d15a:	d05e      	beq.n	800d21a <RCCEx_PLLSAI1_Config+0x11a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d15c:	4843      	ldr	r0, [pc, #268]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d15e:	68c2      	ldr	r2, [r0, #12]
 800d160:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800d164:	6861      	ldr	r1, [r4, #4]
 800d166:	3901      	subs	r1, #1
 800d168:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800d16c:	4313      	orrs	r3, r2
 800d16e:	60c3      	str	r3, [r0, #12]
 800d170:	2600      	movs	r6, #0
  if(status == HAL_OK)
 800d172:	2e00      	cmp	r6, #0
 800d174:	d1d4      	bne.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 800d176:	4a3d      	ldr	r2, [pc, #244]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d178:	6813      	ldr	r3, [r2, #0]
 800d17a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d17e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800d180:	f7fd fbb0 	bl	800a8e4 <HAL_GetTick>
 800d184:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d186:	4b39      	ldr	r3, [pc, #228]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800d18e:	d005      	beq.n	800d19c <RCCEx_PLLSAI1_Config+0x9c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d190:	f7fd fba8 	bl	800a8e4 <HAL_GetTick>
 800d194:	1bc3      	subs	r3, r0, r7
 800d196:	2b02      	cmp	r3, #2
 800d198:	d9f5      	bls.n	800d186 <RCCEx_PLLSAI1_Config+0x86>
        status = HAL_TIMEOUT;
 800d19a:	2603      	movs	r6, #3
    if(status == HAL_OK)
 800d19c:	2e00      	cmp	r6, #0
 800d19e:	d1bf      	bne.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 800d1a0:	2d00      	cmp	r5, #0
 800d1a2:	d13c      	bne.n	800d21e <RCCEx_PLLSAI1_Config+0x11e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d1a4:	4931      	ldr	r1, [pc, #196]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d1a6:	690b      	ldr	r3, [r1, #16]
 800d1a8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800d1ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800d1b0:	68a0      	ldr	r0, [r4, #8]
 800d1b2:	68e2      	ldr	r2, [r4, #12]
 800d1b4:	06d2      	lsls	r2, r2, #27
 800d1b6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800d1be:	4a2b      	ldr	r2, [pc, #172]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d1c0:	6813      	ldr	r3, [r2, #0]
 800d1c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d1c6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800d1c8:	f7fd fb8c 	bl	800a8e4 <HAL_GetTick>
 800d1cc:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d1ce:	4b27      	ldr	r3, [pc, #156]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800d1d6:	d105      	bne.n	800d1e4 <RCCEx_PLLSAI1_Config+0xe4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d1d8:	f7fd fb84 	bl	800a8e4 <HAL_GetTick>
 800d1dc:	1b40      	subs	r0, r0, r5
 800d1de:	2802      	cmp	r0, #2
 800d1e0:	d9f5      	bls.n	800d1ce <RCCEx_PLLSAI1_Config+0xce>
          status = HAL_TIMEOUT;
 800d1e2:	2603      	movs	r6, #3
      if(status == HAL_OK)
 800d1e4:	2e00      	cmp	r6, #0
 800d1e6:	d19b      	bne.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d1e8:	4a20      	ldr	r2, [pc, #128]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d1ea:	6913      	ldr	r3, [r2, #16]
 800d1ec:	69a1      	ldr	r1, [r4, #24]
 800d1ee:	430b      	orrs	r3, r1
 800d1f0:	6113      	str	r3, [r2, #16]
 800d1f2:	e795      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d1f4:	4a1d      	ldr	r2, [pc, #116]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d1f6:	6812      	ldr	r2, [r2, #0]
 800d1f8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800d1fc:	d1ae      	bne.n	800d15c <RCCEx_PLLSAI1_Config+0x5c>
 800d1fe:	2601      	movs	r6, #1
 800d200:	e78e      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d202:	4a1a      	ldr	r2, [pc, #104]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d204:	6812      	ldr	r2, [r2, #0]
 800d206:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800d20a:	d1a7      	bne.n	800d15c <RCCEx_PLLSAI1_Config+0x5c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d20c:	4a17      	ldr	r2, [pc, #92]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d20e:	6812      	ldr	r2, [r2, #0]
 800d210:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800d214:	d1a2      	bne.n	800d15c <RCCEx_PLLSAI1_Config+0x5c>
 800d216:	2601      	movs	r6, #1
 800d218:	e782      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
        status = HAL_ERROR;
 800d21a:	2601      	movs	r6, #1
 800d21c:	e7a9      	b.n	800d172 <RCCEx_PLLSAI1_Config+0x72>
      else if(Divider == DIVIDER_Q_UPDATE)
 800d21e:	2d01      	cmp	r5, #1
 800d220:	d00f      	beq.n	800d242 <RCCEx_PLLSAI1_Config+0x142>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d222:	4812      	ldr	r0, [pc, #72]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d224:	6902      	ldr	r2, [r0, #16]
 800d226:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 800d22a:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800d22e:	68a1      	ldr	r1, [r4, #8]
 800d230:	6963      	ldr	r3, [r4, #20]
 800d232:	085b      	lsrs	r3, r3, #1
 800d234:	3b01      	subs	r3, #1
 800d236:	065b      	lsls	r3, r3, #25
 800d238:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800d23c:	431a      	orrs	r2, r3
 800d23e:	6102      	str	r2, [r0, #16]
 800d240:	e7bd      	b.n	800d1be <RCCEx_PLLSAI1_Config+0xbe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d242:	480a      	ldr	r0, [pc, #40]	@ (800d26c <RCCEx_PLLSAI1_Config+0x16c>)
 800d244:	6902      	ldr	r2, [r0, #16]
 800d246:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800d24a:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800d24e:	68a1      	ldr	r1, [r4, #8]
 800d250:	6923      	ldr	r3, [r4, #16]
 800d252:	085b      	lsrs	r3, r3, #1
 800d254:	3b01      	subs	r3, #1
 800d256:	055b      	lsls	r3, r3, #21
 800d258:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800d25c:	431a      	orrs	r2, r3
 800d25e:	6102      	str	r2, [r0, #16]
 800d260:	e7ad      	b.n	800d1be <RCCEx_PLLSAI1_Config+0xbe>
      status = HAL_ERROR;
 800d262:	2601      	movs	r6, #1
 800d264:	e75c      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
    switch(PllSai1->PLLSAI1Source)
 800d266:	2601      	movs	r6, #1
 800d268:	e75a      	b.n	800d120 <RCCEx_PLLSAI1_Config+0x20>
 800d26a:	bf00      	nop
 800d26c:	40021000 	.word	0x40021000

0800d270 <HAL_RCCEx_PeriphCLKConfig>:
{
 800d270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d274:	b082      	sub	sp, #8
 800d276:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d278:	6803      	ldr	r3, [r0, #0]
 800d27a:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800d27e:	d026      	beq.n	800d2ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch(PeriphClkInit->Sai1ClockSelection)
 800d280:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d282:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d286:	d006      	beq.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800d288:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d28c:	d01d      	beq.n	800d2ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
 800d28e:	b19b      	cbz	r3, 800d2b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 800d290:	2601      	movs	r6, #1
 800d292:	4637      	mov	r7, r6
 800d294:	e01d      	b.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800d296:	4aae      	ldr	r2, [pc, #696]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d298:	68d3      	ldr	r3, [r2, #12]
 800d29a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d29e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d2a0:	2700      	movs	r7, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d2a2:	4aab      	ldr	r2, [pc, #684]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d2a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d2a8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800d2ac:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800d2ae:	430b      	orrs	r3, r1
 800d2b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d2b4:	2600      	movs	r6, #0
 800d2b6:	e00c      	b.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d2b8:	2100      	movs	r1, #0
 800d2ba:	3004      	adds	r0, #4
 800d2bc:	f7ff ff20 	bl	800d100 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800d2c0:	4607      	mov	r7, r0
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d0ed      	beq.n	800d2a2 <HAL_RCCEx_PeriphCLKConfig+0x32>
      status = ret;
 800d2c6:	4606      	mov	r6, r0
 800d2c8:	e003      	b.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    switch(PeriphClkInit->Sai1ClockSelection)
 800d2ca:	2700      	movs	r7, #0
 800d2cc:	e7e9      	b.n	800d2a2 <HAL_RCCEx_PeriphCLKConfig+0x32>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d2ce:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d2d0:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d2d2:	6823      	ldr	r3, [r4, #0]
 800d2d4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800d2d8:	d06b      	beq.n	800d3b2 <HAL_RCCEx_PeriphCLKConfig+0x142>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d2da:	4b9d      	ldr	r3, [pc, #628]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d2dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2de:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800d2e2:	d14c      	bne.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800d2e4:	4b9a      	ldr	r3, [pc, #616]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d2e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d2e8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d2ec:	659a      	str	r2, [r3, #88]	@ 0x58
 800d2ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d2f4:	9301      	str	r3, [sp, #4]
 800d2f6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800d2f8:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d2fc:	4a95      	ldr	r2, [pc, #596]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800d2fe:	6813      	ldr	r3, [r2, #0]
 800d300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d304:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800d306:	f7fd faed 	bl	800a8e4 <HAL_GetTick>
 800d30a:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d30c:	4b91      	ldr	r3, [pc, #580]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800d314:	d105      	bne.n	800d322 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d316:	f7fd fae5 	bl	800a8e4 <HAL_GetTick>
 800d31a:	1b40      	subs	r0, r0, r5
 800d31c:	2802      	cmp	r0, #2
 800d31e:	d9f5      	bls.n	800d30c <HAL_RCCEx_PeriphCLKConfig+0x9c>
        ret = HAL_TIMEOUT;
 800d320:	2703      	movs	r7, #3
    if(ret == HAL_OK)
 800d322:	2f00      	cmp	r7, #0
 800d324:	d140      	bne.n	800d3a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d326:	4b8a      	ldr	r3, [pc, #552]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d32c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800d330:	d018      	beq.n	800d364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800d332:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800d334:	429a      	cmp	r2, r3
 800d336:	d012      	beq.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0xee>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d338:	4a85      	ldr	r2, [pc, #532]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d33a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800d33e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800d342:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800d346:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800d34a:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d34e:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800d352:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800d356:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 800d35a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d35e:	f013 0f01 	tst.w	r3, #1
 800d362:	d10f      	bne.n	800d384 <HAL_RCCEx_PeriphCLKConfig+0x114>
      if(ret == HAL_OK)
 800d364:	2f00      	cmp	r7, #0
 800d366:	f040 80c9 	bne.w	800d4fc <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d36a:	4a79      	ldr	r2, [pc, #484]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d36c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800d370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d374:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800d376:	430b      	orrs	r3, r1
 800d378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d37c:	e015      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    FlagStatus       pwrclkchanged = RESET;
 800d37e:	f04f 0800 	mov.w	r8, #0
 800d382:	e7bb      	b.n	800d2fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
        tickstart = HAL_GetTick();
 800d384:	f7fd faae 	bl	800a8e4 <HAL_GetTick>
 800d388:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d38a:	4b71      	ldr	r3, [pc, #452]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d38c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d390:	f013 0f02 	tst.w	r3, #2
 800d394:	d1e6      	bne.n	800d364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d396:	f7fd faa5 	bl	800a8e4 <HAL_GetTick>
 800d39a:	1b40      	subs	r0, r0, r5
 800d39c:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d3a0:	4298      	cmp	r0, r3
 800d3a2:	d9f2      	bls.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0x11a>
            ret = HAL_TIMEOUT;
 800d3a4:	2703      	movs	r7, #3
 800d3a6:	e7dd      	b.n	800d364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      status = ret;
 800d3a8:	463e      	mov	r6, r7
    if(pwrclkchanged == SET)
 800d3aa:	f1b8 0f00 	cmp.w	r8, #0
 800d3ae:	f040 80a7 	bne.w	800d500 <HAL_RCCEx_PeriphCLKConfig+0x290>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d3b2:	6823      	ldr	r3, [r4, #0]
 800d3b4:	f013 0f01 	tst.w	r3, #1
 800d3b8:	d008      	beq.n	800d3cc <HAL_RCCEx_PeriphCLKConfig+0x15c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d3ba:	4a65      	ldr	r2, [pc, #404]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d3bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d3c0:	f023 0303 	bic.w	r3, r3, #3
 800d3c4:	6a21      	ldr	r1, [r4, #32]
 800d3c6:	430b      	orrs	r3, r1
 800d3c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d3cc:	6823      	ldr	r3, [r4, #0]
 800d3ce:	f013 0f02 	tst.w	r3, #2
 800d3d2:	d008      	beq.n	800d3e6 <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d3d4:	4a5e      	ldr	r2, [pc, #376]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d3d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d3da:	f023 030c 	bic.w	r3, r3, #12
 800d3de:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800d3e0:	430b      	orrs	r3, r1
 800d3e2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d3e6:	6823      	ldr	r3, [r4, #0]
 800d3e8:	f013 0f20 	tst.w	r3, #32
 800d3ec:	d008      	beq.n	800d400 <HAL_RCCEx_PeriphCLKConfig+0x190>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d3ee:	4a58      	ldr	r2, [pc, #352]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d3f0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d3f4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d3f8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800d3fa:	430b      	orrs	r3, r1
 800d3fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d400:	6823      	ldr	r3, [r4, #0]
 800d402:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800d406:	d008      	beq.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d408:	4a51      	ldr	r2, [pc, #324]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d40a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d40e:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800d412:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d414:	430b      	orrs	r3, r1
 800d416:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800d420:	d008      	beq.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d422:	4a4b      	ldr	r2, [pc, #300]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d424:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d428:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d42c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d42e:	430b      	orrs	r3, r1
 800d430:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d434:	6823      	ldr	r3, [r4, #0]
 800d436:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d43a:	d008      	beq.n	800d44e <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d43c:	4a44      	ldr	r2, [pc, #272]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d43e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d442:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d446:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d448:	430b      	orrs	r3, r1
 800d44a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d44e:	6823      	ldr	r3, [r4, #0]
 800d450:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800d454:	d008      	beq.n	800d468 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d456:	4a3e      	ldr	r2, [pc, #248]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d458:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d45c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800d460:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d462:	430b      	orrs	r3, r1
 800d464:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d468:	6823      	ldr	r3, [r4, #0]
 800d46a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800d46e:	d00f      	beq.n	800d490 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d470:	4a37      	ldr	r2, [pc, #220]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d472:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d476:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800d47a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800d47c:	430b      	orrs	r3, r1
 800d47e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d482:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d488:	d040      	beq.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d48a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d48e:	d042      	beq.n	800d516 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d490:	6823      	ldr	r3, [r4, #0]
 800d492:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800d496:	d00f      	beq.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d498:	4a2d      	ldr	r2, [pc, #180]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d49a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d49e:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800d4a2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d4a4:	430b      	orrs	r3, r1
 800d4a6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d4aa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800d4ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4b0:	d039      	beq.n	800d526 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d4b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d4b6:	d03b      	beq.n	800d530 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d4b8:	6823      	ldr	r3, [r4, #0]
 800d4ba:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800d4be:	d00c      	beq.n	800d4da <HAL_RCCEx_PeriphCLKConfig+0x26a>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d4c0:	4a23      	ldr	r2, [pc, #140]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d4c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d4c6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800d4ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d4cc:	430b      	orrs	r3, r1
 800d4ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d4d2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800d4d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4d8:	d032      	beq.n	800d540 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d4da:	6823      	ldr	r3, [r4, #0]
 800d4dc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800d4e0:	d008      	beq.n	800d4f4 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d4e2:	4a1b      	ldr	r2, [pc, #108]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d4e4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800d4e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d4ec:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800d4ee:	430b      	orrs	r3, r1
 800d4f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	b002      	add	sp, #8
 800d4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 800d4fc:	463e      	mov	r6, r7
 800d4fe:	e754      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d500:	4a13      	ldr	r2, [pc, #76]	@ (800d550 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800d502:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d508:	6593      	str	r3, [r2, #88]	@ 0x58
 800d50a:	e752      	b.n	800d3b2 <HAL_RCCEx_PeriphCLKConfig+0x142>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d50c:	68d3      	ldr	r3, [r2, #12]
 800d50e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d512:	60d3      	str	r3, [r2, #12]
 800d514:	e7bc      	b.n	800d490 <HAL_RCCEx_PeriphCLKConfig+0x220>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d516:	2101      	movs	r1, #1
 800d518:	1d20      	adds	r0, r4, #4
 800d51a:	f7ff fdf1 	bl	800d100 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800d51e:	2800      	cmp	r0, #0
 800d520:	d0b6      	beq.n	800d490 <HAL_RCCEx_PeriphCLKConfig+0x220>
          status = ret;
 800d522:	4606      	mov	r6, r0
 800d524:	e7b4      	b.n	800d490 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d526:	68d3      	ldr	r3, [r2, #12]
 800d528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d52c:	60d3      	str	r3, [r2, #12]
 800d52e:	e7c3      	b.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d530:	2101      	movs	r1, #1
 800d532:	1d20      	adds	r0, r4, #4
 800d534:	f7ff fde4 	bl	800d100 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800d538:	2800      	cmp	r0, #0
 800d53a:	d0bd      	beq.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
        status = ret;
 800d53c:	4606      	mov	r6, r0
 800d53e:	e7bb      	b.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d540:	2102      	movs	r1, #2
 800d542:	1d20      	adds	r0, r4, #4
 800d544:	f7ff fddc 	bl	800d100 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800d548:	2800      	cmp	r0, #0
 800d54a:	d0c6      	beq.n	800d4da <HAL_RCCEx_PeriphCLKConfig+0x26a>
        status = ret;
 800d54c:	4606      	mov	r6, r0
 800d54e:	e7c4      	b.n	800d4da <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800d550:	40021000 	.word	0x40021000
 800d554:	40007000 	.word	0x40007000

0800d558 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d558:	4770      	bx	lr
	...

0800d55c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d55c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800d560:	2b01      	cmp	r3, #1
 800d562:	d126      	bne.n	800d5b2 <HAL_TIM_Base_Start_IT+0x56>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d564:	2302      	movs	r3, #2
 800d566:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d56a:	6802      	ldr	r2, [r0, #0]
 800d56c:	68d3      	ldr	r3, [r2, #12]
 800d56e:	f043 0301 	orr.w	r3, r3, #1
 800d572:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d574:	6803      	ldr	r3, [r0, #0]
 800d576:	4a12      	ldr	r2, [pc, #72]	@ (800d5c0 <HAL_TIM_Base_Start_IT+0x64>)
 800d578:	4293      	cmp	r3, r2
 800d57a:	d00c      	beq.n	800d596 <HAL_TIM_Base_Start_IT+0x3a>
 800d57c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d580:	d009      	beq.n	800d596 <HAL_TIM_Base_Start_IT+0x3a>
 800d582:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800d586:	4293      	cmp	r3, r2
 800d588:	d005      	beq.n	800d596 <HAL_TIM_Base_Start_IT+0x3a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d58a:	681a      	ldr	r2, [r3, #0]
 800d58c:	f042 0201 	orr.w	r2, r2, #1
 800d590:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d592:	2000      	movs	r0, #0
 800d594:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d596:	6899      	ldr	r1, [r3, #8]
 800d598:	4a0a      	ldr	r2, [pc, #40]	@ (800d5c4 <HAL_TIM_Base_Start_IT+0x68>)
 800d59a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d59c:	2a06      	cmp	r2, #6
 800d59e:	d00a      	beq.n	800d5b6 <HAL_TIM_Base_Start_IT+0x5a>
 800d5a0:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800d5a4:	d009      	beq.n	800d5ba <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	f042 0201 	orr.w	r2, r2, #1
 800d5ac:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800d5ae:	2000      	movs	r0, #0
 800d5b0:	4770      	bx	lr
    return HAL_ERROR;
 800d5b2:	2001      	movs	r0, #1
 800d5b4:	4770      	bx	lr
  return HAL_OK;
 800d5b6:	2000      	movs	r0, #0
 800d5b8:	4770      	bx	lr
 800d5ba:	2000      	movs	r0, #0
}
 800d5bc:	4770      	bx	lr
 800d5be:	bf00      	nop
 800d5c0:	40012c00 	.word	0x40012c00
 800d5c4:	00010007 	.word	0x00010007

0800d5c8 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d5c8:	4770      	bx	lr

0800d5ca <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d5ca:	4770      	bx	lr

0800d5cc <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d5cc:	4770      	bx	lr

0800d5ce <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d5ce:	4770      	bx	lr

0800d5d0 <HAL_TIM_IRQHandler>:
{
 800d5d0:	b570      	push	{r4, r5, r6, lr}
 800d5d2:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800d5d4:	6803      	ldr	r3, [r0, #0]
 800d5d6:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d5d8:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d5da:	f015 0f02 	tst.w	r5, #2
 800d5de:	d010      	beq.n	800d602 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d5e0:	f016 0f02 	tst.w	r6, #2
 800d5e4:	d00d      	beq.n	800d602 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d5e6:	f06f 0202 	mvn.w	r2, #2
 800d5ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d5f0:	6803      	ldr	r3, [r0, #0]
 800d5f2:	699b      	ldr	r3, [r3, #24]
 800d5f4:	f013 0f03 	tst.w	r3, #3
 800d5f8:	d064      	beq.n	800d6c4 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 800d5fa:	f7ff ffe6 	bl	800d5ca <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5fe:	2300      	movs	r3, #0
 800d600:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d602:	f015 0f04 	tst.w	r5, #4
 800d606:	d012      	beq.n	800d62e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d608:	f016 0f04 	tst.w	r6, #4
 800d60c:	d00f      	beq.n	800d62e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d60e:	6823      	ldr	r3, [r4, #0]
 800d610:	f06f 0204 	mvn.w	r2, #4
 800d614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d616:	2302      	movs	r3, #2
 800d618:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d61a:	6823      	ldr	r3, [r4, #0]
 800d61c:	699b      	ldr	r3, [r3, #24]
 800d61e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800d622:	d055      	beq.n	800d6d0 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 800d624:	4620      	mov	r0, r4
 800d626:	f7ff ffd0 	bl	800d5ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d62a:	2300      	movs	r3, #0
 800d62c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d62e:	f015 0f08 	tst.w	r5, #8
 800d632:	d012      	beq.n	800d65a <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d634:	f016 0f08 	tst.w	r6, #8
 800d638:	d00f      	beq.n	800d65a <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d63a:	6823      	ldr	r3, [r4, #0]
 800d63c:	f06f 0208 	mvn.w	r2, #8
 800d640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d642:	2304      	movs	r3, #4
 800d644:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d646:	6823      	ldr	r3, [r4, #0]
 800d648:	69db      	ldr	r3, [r3, #28]
 800d64a:	f013 0f03 	tst.w	r3, #3
 800d64e:	d046      	beq.n	800d6de <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 800d650:	4620      	mov	r0, r4
 800d652:	f7ff ffba 	bl	800d5ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d656:	2300      	movs	r3, #0
 800d658:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d65a:	f015 0f10 	tst.w	r5, #16
 800d65e:	d012      	beq.n	800d686 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d660:	f016 0f10 	tst.w	r6, #16
 800d664:	d00f      	beq.n	800d686 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d666:	6823      	ldr	r3, [r4, #0]
 800d668:	f06f 0210 	mvn.w	r2, #16
 800d66c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d66e:	2308      	movs	r3, #8
 800d670:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d672:	6823      	ldr	r3, [r4, #0]
 800d674:	69db      	ldr	r3, [r3, #28]
 800d676:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800d67a:	d037      	beq.n	800d6ec <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 800d67c:	4620      	mov	r0, r4
 800d67e:	f7ff ffa4 	bl	800d5ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d682:	2300      	movs	r3, #0
 800d684:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d686:	f015 0f01 	tst.w	r5, #1
 800d68a:	d002      	beq.n	800d692 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d68c:	f016 0f01 	tst.w	r6, #1
 800d690:	d133      	bne.n	800d6fa <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d692:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 800d696:	d002      	beq.n	800d69e <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d698:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800d69c:	d135      	bne.n	800d70a <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d69e:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800d6a2:	d002      	beq.n	800d6aa <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6a4:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800d6a8:	d137      	bne.n	800d71a <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6aa:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800d6ae:	d002      	beq.n	800d6b6 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6b0:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800d6b4:	d139      	bne.n	800d72a <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6b6:	f015 0f20 	tst.w	r5, #32
 800d6ba:	d002      	beq.n	800d6c2 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6bc:	f016 0f20 	tst.w	r6, #32
 800d6c0:	d13b      	bne.n	800d73a <HAL_TIM_IRQHandler+0x16a>
}
 800d6c2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6c4:	f7ff ff80 	bl	800d5c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	f7ff ff7f 	bl	800d5cc <HAL_TIM_PWM_PulseFinishedCallback>
 800d6ce:	e796      	b.n	800d5fe <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6d0:	4620      	mov	r0, r4
 800d6d2:	f7ff ff79 	bl	800d5c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	f7ff ff78 	bl	800d5cc <HAL_TIM_PWM_PulseFinishedCallback>
 800d6dc:	e7a5      	b.n	800d62a <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6de:	4620      	mov	r0, r4
 800d6e0:	f7ff ff72 	bl	800d5c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6e4:	4620      	mov	r0, r4
 800d6e6:	f7ff ff71 	bl	800d5cc <HAL_TIM_PWM_PulseFinishedCallback>
 800d6ea:	e7b4      	b.n	800d656 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6ec:	4620      	mov	r0, r4
 800d6ee:	f7ff ff6b 	bl	800d5c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	f7ff ff6a 	bl	800d5cc <HAL_TIM_PWM_PulseFinishedCallback>
 800d6f8:	e7c3      	b.n	800d682 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d6fa:	6823      	ldr	r3, [r4, #0]
 800d6fc:	f06f 0201 	mvn.w	r2, #1
 800d700:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d702:	4620      	mov	r0, r4
 800d704:	f7fc f84a 	bl	800979c <HAL_TIM_PeriodElapsedCallback>
 800d708:	e7c3      	b.n	800d692 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d70a:	6823      	ldr	r3, [r4, #0]
 800d70c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d710:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d712:	4620      	mov	r0, r4
 800d714:	f000 f88b 	bl	800d82e <HAL_TIMEx_BreakCallback>
 800d718:	e7c1      	b.n	800d69e <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d71a:	6823      	ldr	r3, [r4, #0]
 800d71c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d720:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800d722:	4620      	mov	r0, r4
 800d724:	f000 f884 	bl	800d830 <HAL_TIMEx_Break2Callback>
 800d728:	e7bf      	b.n	800d6aa <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d72a:	6823      	ldr	r3, [r4, #0]
 800d72c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d730:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d732:	4620      	mov	r0, r4
 800d734:	f7ff ff4b 	bl	800d5ce <HAL_TIM_TriggerCallback>
 800d738:	e7bd      	b.n	800d6b6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d73a:	6823      	ldr	r3, [r4, #0]
 800d73c:	f06f 0220 	mvn.w	r2, #32
 800d740:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800d742:	4620      	mov	r0, r4
 800d744:	f000 f872 	bl	800d82c <HAL_TIMEx_CommutCallback>
}
 800d748:	e7bb      	b.n	800d6c2 <HAL_TIM_IRQHandler+0xf2>
	...

0800d74c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d74c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d74e:	4a1e      	ldr	r2, [pc, #120]	@ (800d7c8 <TIM_Base_SetConfig+0x7c>)
 800d750:	4290      	cmp	r0, r2
 800d752:	d002      	beq.n	800d75a <TIM_Base_SetConfig+0xe>
 800d754:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800d758:	d103      	bne.n	800d762 <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d75a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800d75e:	684a      	ldr	r2, [r1, #4]
 800d760:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d762:	4a19      	ldr	r2, [pc, #100]	@ (800d7c8 <TIM_Base_SetConfig+0x7c>)
 800d764:	4290      	cmp	r0, r2
 800d766:	d00a      	beq.n	800d77e <TIM_Base_SetConfig+0x32>
 800d768:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800d76c:	d007      	beq.n	800d77e <TIM_Base_SetConfig+0x32>
 800d76e:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800d772:	4290      	cmp	r0, r2
 800d774:	d003      	beq.n	800d77e <TIM_Base_SetConfig+0x32>
 800d776:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800d77a:	4290      	cmp	r0, r2
 800d77c:	d103      	bne.n	800d786 <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d77e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d782:	68ca      	ldr	r2, [r1, #12]
 800d784:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d78a:	694a      	ldr	r2, [r1, #20]
 800d78c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800d78e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d790:	688b      	ldr	r3, [r1, #8]
 800d792:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d794:	680b      	ldr	r3, [r1, #0]
 800d796:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d798:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c8 <TIM_Base_SetConfig+0x7c>)
 800d79a:	4298      	cmp	r0, r3
 800d79c:	d007      	beq.n	800d7ae <TIM_Base_SetConfig+0x62>
 800d79e:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 800d7a2:	4298      	cmp	r0, r3
 800d7a4:	d003      	beq.n	800d7ae <TIM_Base_SetConfig+0x62>
 800d7a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d7aa:	4298      	cmp	r0, r3
 800d7ac:	d101      	bne.n	800d7b2 <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d7ae:	690b      	ldr	r3, [r1, #16]
 800d7b0:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d7b6:	6903      	ldr	r3, [r0, #16]
 800d7b8:	f013 0f01 	tst.w	r3, #1
 800d7bc:	d003      	beq.n	800d7c6 <TIM_Base_SetConfig+0x7a>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d7be:	6903      	ldr	r3, [r0, #16]
 800d7c0:	f023 0301 	bic.w	r3, r3, #1
 800d7c4:	6103      	str	r3, [r0, #16]
  }
}
 800d7c6:	4770      	bx	lr
 800d7c8:	40012c00 	.word	0x40012c00

0800d7cc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800d7cc:	b360      	cbz	r0, 800d828 <HAL_TIM_Base_Init+0x5c>
{
 800d7ce:	b510      	push	{r4, lr}
 800d7d0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800d7d2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800d7d6:	b313      	cbz	r3, 800d81e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800d7d8:	2302      	movs	r3, #2
 800d7da:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d7de:	4621      	mov	r1, r4
 800d7e0:	f851 0b04 	ldr.w	r0, [r1], #4
 800d7e4:	f7ff ffb2 	bl	800d74c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7ee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800d7f2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800d7f6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800d7fa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800d7fe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d806:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800d80a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800d80e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800d812:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800d816:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800d81a:	2000      	movs	r0, #0
}
 800d81c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800d81e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800d822:	f7ff fe99 	bl	800d558 <HAL_TIM_Base_MspInit>
 800d826:	e7d7      	b.n	800d7d8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800d828:	2001      	movs	r0, #1
}
 800d82a:	4770      	bx	lr

0800d82c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d82c:	4770      	bx	lr

0800d82e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d82e:	4770      	bx	lr

0800d830 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d830:	4770      	bx	lr
	...

0800d834 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d834:	b530      	push	{r4, r5, lr}
 800d836:	b089      	sub	sp, #36	@ 0x24
 800d838:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800d83a:	4b21      	ldr	r3, [pc, #132]	@ (800d8c0 <HAL_InitTick+0x8c>)
 800d83c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d83e:	f042 0210 	orr.w	r2, r2, #16
 800d842:	659a      	str	r2, [r3, #88]	@ 0x58
 800d844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d846:	f003 0310 	and.w	r3, r3, #16
 800d84a:	9301      	str	r3, [sp, #4]
 800d84c:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800d84e:	a902      	add	r1, sp, #8
 800d850:	a803      	add	r0, sp, #12
 800d852:	f7ff fc37 	bl	800d0c4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800d856:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800d858:	b9cb      	cbnz	r3, 800d88e <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800d85a:	f7ff fc21 	bl	800d0a0 <HAL_RCC_GetPCLK1Freq>
 800d85e:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800d860:	4a18      	ldr	r2, [pc, #96]	@ (800d8c4 <HAL_InitTick+0x90>)
 800d862:	fba2 2303 	umull	r2, r3, r2, r3
 800d866:	0c9b      	lsrs	r3, r3, #18
 800d868:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800d86a:	4817      	ldr	r0, [pc, #92]	@ (800d8c8 <HAL_InitTick+0x94>)
 800d86c:	4a17      	ldr	r2, [pc, #92]	@ (800d8cc <HAL_InitTick+0x98>)
 800d86e:	6002      	str	r2, [r0, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800d870:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800d874:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800d876:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 800d878:	2300      	movs	r3, #0
 800d87a:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d87c:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d87e:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800d880:	f7ff ffa4 	bl	800d7cc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800d884:	4605      	mov	r5, r0
 800d886:	b130      	cbz	r0, 800d896 <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 800d888:	4628      	mov	r0, r5
 800d88a:	b009      	add	sp, #36	@ 0x24
 800d88c:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800d88e:	f7ff fc07 	bl	800d0a0 <HAL_RCC_GetPCLK1Freq>
 800d892:	0043      	lsls	r3, r0, #1
 800d894:	e7e4      	b.n	800d860 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800d896:	480c      	ldr	r0, [pc, #48]	@ (800d8c8 <HAL_InitTick+0x94>)
 800d898:	f7ff fe60 	bl	800d55c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800d89c:	4605      	mov	r5, r0
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	d1f2      	bne.n	800d888 <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800d8a2:	2036      	movs	r0, #54	@ 0x36
 800d8a4:	f7fe f9c2 	bl	800bc2c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d8a8:	2c0f      	cmp	r4, #15
 800d8aa:	d901      	bls.n	800d8b0 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 800d8ac:	2501      	movs	r5, #1
 800d8ae:	e7eb      	b.n	800d888 <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	4621      	mov	r1, r4
 800d8b4:	2036      	movs	r0, #54	@ 0x36
 800d8b6:	f7fe f9a9 	bl	800bc0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800d8ba:	4b05      	ldr	r3, [pc, #20]	@ (800d8d0 <HAL_InitTick+0x9c>)
 800d8bc:	601c      	str	r4, [r3, #0]
 800d8be:	e7e3      	b.n	800d888 <HAL_InitTick+0x54>
 800d8c0:	40021000 	.word	0x40021000
 800d8c4:	431bde83 	.word	0x431bde83
 800d8c8:	20003dc0 	.word	0x20003dc0
 800d8cc:	40001000 	.word	0x40001000
 800d8d0:	20000008 	.word	0x20000008

0800d8d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800d8d4:	e7fe      	b.n	800d8d4 <NMI_Handler>

0800d8d6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d8d6:	e7fe      	b.n	800d8d6 <HardFault_Handler>

0800d8d8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d8d8:	e7fe      	b.n	800d8d8 <MemManage_Handler>

0800d8da <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d8da:	e7fe      	b.n	800d8da <BusFault_Handler>

0800d8dc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d8dc:	e7fe      	b.n	800d8dc <UsageFault_Handler>

0800d8de <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d8de:	4770      	bx	lr

0800d8e0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800d8e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800d8e2:	4802      	ldr	r0, [pc, #8]	@ (800d8ec <CAN1_RX0_IRQHandler+0xc>)
 800d8e4:	f7fe f814 	bl	800b910 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800d8e8:	bd08      	pop	{r3, pc}
 800d8ea:	bf00      	nop
 800d8ec:	20003ce8 	.word	0x20003ce8

0800d8f0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800d8f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800d8f2:	4802      	ldr	r0, [pc, #8]	@ (800d8fc <CAN1_RX1_IRQHandler+0xc>)
 800d8f4:	f7fe f80c 	bl	800b910 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800d8f8:	bd08      	pop	{r3, pc}
 800d8fa:	bf00      	nop
 800d8fc:	20003ce8 	.word	0x20003ce8

0800d900 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800d900:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800d902:	4802      	ldr	r0, [pc, #8]	@ (800d90c <CAN1_TX_IRQHandler+0xc>)
 800d904:	f7fe f804 	bl	800b910 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800d908:	bd08      	pop	{r3, pc}
 800d90a:	bf00      	nop
 800d90c:	20003ce8 	.word	0x20003ce8

0800d910 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800d910:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800d912:	4802      	ldr	r0, [pc, #8]	@ (800d91c <CAN1_SCE_IRQHandler+0xc>)
 800d914:	f7fd fffc 	bl	800b910 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800d918:	bd08      	pop	{r3, pc}
 800d91a:	bf00      	nop
 800d91c:	20003ce8 	.word	0x20003ce8

0800d920 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800d920:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800d922:	4802      	ldr	r0, [pc, #8]	@ (800d92c <TIM6_DAC_IRQHandler+0xc>)
 800d924:	f7ff fe54 	bl	800d5d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800d928:	bd08      	pop	{r3, pc}
 800d92a:	bf00      	nop
 800d92c:	20003dc0 	.word	0x20003dc0

0800d930 <SystemInit>:

void SystemInit(void)
{
  /* Reset RCC clock configuration to default state (coming from bootloader) */
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800d930:	4b0f      	ldr	r3, [pc, #60]	@ (800d970 <SystemInit+0x40>)
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	f042 0201 	orr.w	r2, r2, #1
 800d938:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (switch to MSI as system clock) */
  RCC->CFGR = 0x00000000U;
 800d93a:	2100      	movs	r1, #0
 800d93c:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800d93e:	681a      	ldr	r2, [r3, #0]
 800d940:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 800d944:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d948:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register to default */
  RCC->PLLCFGR = 0x00001000U;
 800d94a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d94e:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800d950:	681a      	ldr	r2, [r3, #0]
 800d952:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d956:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800d958:	6199      	str	r1, [r3, #24]

#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 800d95a:	4b06      	ldr	r3, [pc, #24]	@ (800d974 <SystemInit+0x44>)
 800d95c:	4a06      	ldr	r2, [pc, #24]	@ (800d978 <SystemInit+0x48>)
 800d95e:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800d960:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d964:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 800d968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif
}
 800d96c:	4770      	bx	lr
 800d96e:	bf00      	nop
 800d970:	40021000 	.word	0x40021000
 800d974:	e000ed00 	.word	0xe000ed00
 800d978:	08008000 	.word	0x08008000

0800d97c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d97c:	4b08      	ldr	r3, [pc, #32]	@ (800d9a0 <prvResetNextTaskUnblockTime+0x24>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	b923      	cbnz	r3, 800d98e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d984:	4b07      	ldr	r3, [pc, #28]	@ (800d9a4 <prvResetNextTaskUnblockTime+0x28>)
 800d986:	f04f 32ff 	mov.w	r2, #4294967295
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d98e:	4b04      	ldr	r3, [pc, #16]	@ (800d9a0 <prvResetNextTaskUnblockTime+0x24>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	68db      	ldr	r3, [r3, #12]
 800d994:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d996:	685a      	ldr	r2, [r3, #4]
 800d998:	4b02      	ldr	r3, [pc, #8]	@ (800d9a4 <prvResetNextTaskUnblockTime+0x28>)
 800d99a:	601a      	str	r2, [r3, #0]
	}
}
 800d99c:	4770      	bx	lr
 800d99e:	bf00      	nop
 800d9a0:	20003e7c 	.word	0x20003e7c
 800d9a4:	20003e14 	.word	0x20003e14

0800d9a8 <prvInitialiseNewTask>:
{
 800d9a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9ac:	4680      	mov	r8, r0
 800d9ae:	460d      	mov	r5, r1
 800d9b0:	4617      	mov	r7, r2
 800d9b2:	4699      	mov	r9, r3
 800d9b4:	9e08      	ldr	r6, [sp, #32]
 800d9b6:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800d9ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d9bc:	0092      	lsls	r2, r2, #2
 800d9be:	21a5      	movs	r1, #165	@ 0xa5
 800d9c0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800d9c2:	f000 ffd6 	bl	800e972 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d9c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d9c8:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 800d9cc:	3a01      	subs	r2, #1
 800d9ce:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d9d2:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 800d9d6:	b3a5      	cbz	r5, 800da42 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d9d8:	f04f 0c00 	mov.w	ip, #0
 800d9dc:	f1bc 0f0f 	cmp.w	ip, #15
 800d9e0:	d809      	bhi.n	800d9f6 <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d9e2:	f815 300c 	ldrb.w	r3, [r5, ip]
 800d9e6:	eb04 020c 	add.w	r2, r4, ip
 800d9ea:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 800d9ee:	b113      	cbz	r3, 800d9f6 <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d9f0:	f10c 0c01 	add.w	ip, ip, #1
 800d9f4:	e7f2      	b.n	800d9dc <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d9fc:	2e37      	cmp	r6, #55	@ 0x37
 800d9fe:	d900      	bls.n	800da02 <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800da00:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800da02:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800da04:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800da06:	2500      	movs	r5, #0
 800da08:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800da0a:	1d20      	adds	r0, r4, #4
 800da0c:	f7fb fe13 	bl	8009636 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800da10:	f104 0018 	add.w	r0, r4, #24
 800da14:	f7fb fe0f 	bl	8009636 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800da18:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da1a:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 800da1e:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800da20:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800da22:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800da24:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800da28:	464a      	mov	r2, r9
 800da2a:	4641      	mov	r1, r8
 800da2c:	4638      	mov	r0, r7
 800da2e:	f7fc f8ab 	bl	8009b88 <pxPortInitialiseStack>
 800da32:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800da34:	f1ba 0f00 	cmp.w	sl, #0
 800da38:	d001      	beq.n	800da3e <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800da3a:	f8ca 4000 	str.w	r4, [sl]
}
 800da3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800da42:	2300      	movs	r3, #0
 800da44:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800da48:	e7d8      	b.n	800d9fc <prvInitialiseNewTask+0x54>
	...

0800da4c <prvInitialiseTaskLists>:
{
 800da4c:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da4e:	2400      	movs	r4, #0
 800da50:	e007      	b.n	800da62 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800da52:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800da56:	0093      	lsls	r3, r2, #2
 800da58:	480e      	ldr	r0, [pc, #56]	@ (800da94 <prvInitialiseTaskLists+0x48>)
 800da5a:	4418      	add	r0, r3
 800da5c:	f7fb fde0 	bl	8009620 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da60:	3401      	adds	r4, #1
 800da62:	2c37      	cmp	r4, #55	@ 0x37
 800da64:	d9f5      	bls.n	800da52 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800da66:	4d0c      	ldr	r5, [pc, #48]	@ (800da98 <prvInitialiseTaskLists+0x4c>)
 800da68:	4628      	mov	r0, r5
 800da6a:	f7fb fdd9 	bl	8009620 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800da6e:	4c0b      	ldr	r4, [pc, #44]	@ (800da9c <prvInitialiseTaskLists+0x50>)
 800da70:	4620      	mov	r0, r4
 800da72:	f7fb fdd5 	bl	8009620 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800da76:	480a      	ldr	r0, [pc, #40]	@ (800daa0 <prvInitialiseTaskLists+0x54>)
 800da78:	f7fb fdd2 	bl	8009620 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800da7c:	4809      	ldr	r0, [pc, #36]	@ (800daa4 <prvInitialiseTaskLists+0x58>)
 800da7e:	f7fb fdcf 	bl	8009620 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800da82:	4809      	ldr	r0, [pc, #36]	@ (800daa8 <prvInitialiseTaskLists+0x5c>)
 800da84:	f7fb fdcc 	bl	8009620 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800da88:	4b08      	ldr	r3, [pc, #32]	@ (800daac <prvInitialiseTaskLists+0x60>)
 800da8a:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800da8c:	4b08      	ldr	r3, [pc, #32]	@ (800dab0 <prvInitialiseTaskLists+0x64>)
 800da8e:	601c      	str	r4, [r3, #0]
}
 800da90:	bd38      	pop	{r3, r4, r5, pc}
 800da92:	bf00      	nop
 800da94:	20003ea8 	.word	0x20003ea8
 800da98:	20003e94 	.word	0x20003e94
 800da9c:	20003e80 	.word	0x20003e80
 800daa0:	20003e64 	.word	0x20003e64
 800daa4:	20003e50 	.word	0x20003e50
 800daa8:	20003e38 	.word	0x20003e38
 800daac:	20003e7c 	.word	0x20003e7c
 800dab0:	20003e78 	.word	0x20003e78

0800dab4 <prvAddNewTaskToReadyList>:
{
 800dab4:	b510      	push	{r4, lr}
 800dab6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800dab8:	f7fc f894 	bl	8009be4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800dabc:	4a22      	ldr	r2, [pc, #136]	@ (800db48 <prvAddNewTaskToReadyList+0x94>)
 800dabe:	6813      	ldr	r3, [r2, #0]
 800dac0:	3301      	adds	r3, #1
 800dac2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dac4:	4b21      	ldr	r3, [pc, #132]	@ (800db4c <prvAddNewTaskToReadyList+0x98>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	b15b      	cbz	r3, 800dae2 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800daca:	4b21      	ldr	r3, [pc, #132]	@ (800db50 <prvAddNewTaskToReadyList+0x9c>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	b96b      	cbnz	r3, 800daec <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dad0:	4b1e      	ldr	r3, [pc, #120]	@ (800db4c <prvAddNewTaskToReadyList+0x98>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dad6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800dad8:	429a      	cmp	r2, r3
 800dada:	d807      	bhi.n	800daec <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800dadc:	4b1b      	ldr	r3, [pc, #108]	@ (800db4c <prvAddNewTaskToReadyList+0x98>)
 800dade:	601c      	str	r4, [r3, #0]
 800dae0:	e004      	b.n	800daec <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800dae2:	4b1a      	ldr	r3, [pc, #104]	@ (800db4c <prvAddNewTaskToReadyList+0x98>)
 800dae4:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dae6:	6813      	ldr	r3, [r2, #0]
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d029      	beq.n	800db40 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 800daec:	4a19      	ldr	r2, [pc, #100]	@ (800db54 <prvAddNewTaskToReadyList+0xa0>)
 800daee:	6813      	ldr	r3, [r2, #0]
 800daf0:	3301      	adds	r3, #1
 800daf2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800daf4:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800daf6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800daf8:	4b17      	ldr	r3, [pc, #92]	@ (800db58 <prvAddNewTaskToReadyList+0xa4>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4298      	cmp	r0, r3
 800dafe:	d901      	bls.n	800db04 <prvAddNewTaskToReadyList+0x50>
 800db00:	4b15      	ldr	r3, [pc, #84]	@ (800db58 <prvAddNewTaskToReadyList+0xa4>)
 800db02:	6018      	str	r0, [r3, #0]
 800db04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800db08:	1d21      	adds	r1, r4, #4
 800db0a:	4b14      	ldr	r3, [pc, #80]	@ (800db5c <prvAddNewTaskToReadyList+0xa8>)
 800db0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800db10:	f7fb fd94 	bl	800963c <vListInsertEnd>
	taskEXIT_CRITICAL();
 800db14:	f7fc f888 	bl	8009c28 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800db18:	4b0d      	ldr	r3, [pc, #52]	@ (800db50 <prvAddNewTaskToReadyList+0x9c>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	b17b      	cbz	r3, 800db3e <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800db1e:	4b0b      	ldr	r3, [pc, #44]	@ (800db4c <prvAddNewTaskToReadyList+0x98>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db24:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800db26:	429a      	cmp	r2, r3
 800db28:	d209      	bcs.n	800db3e <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 800db2a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800db2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db32:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800db36:	f3bf 8f4f 	dsb	sy
 800db3a:	f3bf 8f6f 	isb	sy
}
 800db3e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800db40:	f7ff ff84 	bl	800da4c <prvInitialiseTaskLists>
 800db44:	e7d2      	b.n	800daec <prvAddNewTaskToReadyList+0x38>
 800db46:	bf00      	nop
 800db48:	20003e34 	.word	0x20003e34
 800db4c:	20004308 	.word	0x20004308
 800db50:	20003e28 	.word	0x20003e28
 800db54:	20003e18 	.word	0x20003e18
 800db58:	20003e2c 	.word	0x20003e2c
 800db5c:	20003ea8 	.word	0x20003ea8

0800db60 <prvDeleteTCB>:
	{
 800db60:	b510      	push	{r4, lr}
 800db62:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800db64:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
 800db68:	b163      	cbz	r3, 800db84 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d011      	beq.n	800db92 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800db6e:	2b02      	cmp	r3, #2
 800db70:	d00e      	beq.n	800db90 <prvDeleteTCB+0x30>
 800db72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db76:	f383 8811 	msr	BASEPRI, r3
 800db7a:	f3bf 8f6f 	isb	sy
 800db7e:	f3bf 8f4f 	dsb	sy
 800db82:	e7fe      	b.n	800db82 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 800db84:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800db86:	f7fb fd01 	bl	800958c <vPortFree>
				vPortFree( pxTCB );
 800db8a:	4620      	mov	r0, r4
 800db8c:	f7fb fcfe 	bl	800958c <vPortFree>
	}
 800db90:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800db92:	f7fb fcfb 	bl	800958c <vPortFree>
 800db96:	e7fb      	b.n	800db90 <prvDeleteTCB+0x30>

0800db98 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db98:	4b0f      	ldr	r3, [pc, #60]	@ (800dbd8 <prvCheckTasksWaitingTermination+0x40>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	b1d3      	cbz	r3, 800dbd4 <prvCheckTasksWaitingTermination+0x3c>
{
 800db9e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800dba0:	f7fc f820 	bl	8009be4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dba4:	4b0d      	ldr	r3, [pc, #52]	@ (800dbdc <prvCheckTasksWaitingTermination+0x44>)
 800dba6:	68db      	ldr	r3, [r3, #12]
 800dba8:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbaa:	1d20      	adds	r0, r4, #4
 800dbac:	f7fb fd6a 	bl	8009684 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800dbb0:	4a0b      	ldr	r2, [pc, #44]	@ (800dbe0 <prvCheckTasksWaitingTermination+0x48>)
 800dbb2:	6813      	ldr	r3, [r2, #0]
 800dbb4:	3b01      	subs	r3, #1
 800dbb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800dbb8:	4a07      	ldr	r2, [pc, #28]	@ (800dbd8 <prvCheckTasksWaitingTermination+0x40>)
 800dbba:	6813      	ldr	r3, [r2, #0]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800dbc0:	f7fc f832 	bl	8009c28 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800dbc4:	4620      	mov	r0, r4
 800dbc6:	f7ff ffcb 	bl	800db60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dbca:	4b03      	ldr	r3, [pc, #12]	@ (800dbd8 <prvCheckTasksWaitingTermination+0x40>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1e6      	bne.n	800dba0 <prvCheckTasksWaitingTermination+0x8>
}
 800dbd2:	bd10      	pop	{r4, pc}
 800dbd4:	4770      	bx	lr
 800dbd6:	bf00      	nop
 800dbd8:	20003e4c 	.word	0x20003e4c
 800dbdc:	20003e50 	.word	0x20003e50
 800dbe0:	20003e34 	.word	0x20003e34

0800dbe4 <prvIdleTask>:
{
 800dbe4:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800dbe6:	f7ff ffd7 	bl	800db98 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dbea:	4b07      	ldr	r3, [pc, #28]	@ (800dc08 <prvIdleTask+0x24>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	2b01      	cmp	r3, #1
 800dbf0:	d9f9      	bls.n	800dbe6 <prvIdleTask+0x2>
				taskYIELD();
 800dbf2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800dbf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbfa:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800dbfe:	f3bf 8f4f 	dsb	sy
 800dc02:	f3bf 8f6f 	isb	sy
 800dc06:	e7ee      	b.n	800dbe6 <prvIdleTask+0x2>
 800dc08:	20003ea8 	.word	0x20003ea8

0800dc0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dc0c:	b570      	push	{r4, r5, r6, lr}
 800dc0e:	4604      	mov	r4, r0
 800dc10:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dc12:	4b17      	ldr	r3, [pc, #92]	@ (800dc70 <prvAddCurrentTaskToDelayedList+0x64>)
 800dc14:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc16:	4b17      	ldr	r3, [pc, #92]	@ (800dc74 <prvAddCurrentTaskToDelayedList+0x68>)
 800dc18:	6818      	ldr	r0, [r3, #0]
 800dc1a:	3004      	adds	r0, #4
 800dc1c:	f7fb fd32 	bl	8009684 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc20:	f1b4 3fff 	cmp.w	r4, #4294967295
 800dc24:	d00d      	beq.n	800dc42 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dc26:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc28:	4b12      	ldr	r3, [pc, #72]	@ (800dc74 <prvAddCurrentTaskToDelayedList+0x68>)
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800dc2e:	42a6      	cmp	r6, r4
 800dc30:	d910      	bls.n	800dc54 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc32:	4b11      	ldr	r3, [pc, #68]	@ (800dc78 <prvAddCurrentTaskToDelayedList+0x6c>)
 800dc34:	6818      	ldr	r0, [r3, #0]
 800dc36:	4b0f      	ldr	r3, [pc, #60]	@ (800dc74 <prvAddCurrentTaskToDelayedList+0x68>)
 800dc38:	6819      	ldr	r1, [r3, #0]
 800dc3a:	3104      	adds	r1, #4
 800dc3c:	f7fb fd09 	bl	8009652 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dc40:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc42:	2d00      	cmp	r5, #0
 800dc44:	d0ef      	beq.n	800dc26 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc46:	4b0b      	ldr	r3, [pc, #44]	@ (800dc74 <prvAddCurrentTaskToDelayedList+0x68>)
 800dc48:	6819      	ldr	r1, [r3, #0]
 800dc4a:	3104      	adds	r1, #4
 800dc4c:	480b      	ldr	r0, [pc, #44]	@ (800dc7c <prvAddCurrentTaskToDelayedList+0x70>)
 800dc4e:	f7fb fcf5 	bl	800963c <vListInsertEnd>
 800dc52:	e7f5      	b.n	800dc40 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc54:	4b0a      	ldr	r3, [pc, #40]	@ (800dc80 <prvAddCurrentTaskToDelayedList+0x74>)
 800dc56:	6818      	ldr	r0, [r3, #0]
 800dc58:	4b06      	ldr	r3, [pc, #24]	@ (800dc74 <prvAddCurrentTaskToDelayedList+0x68>)
 800dc5a:	6819      	ldr	r1, [r3, #0]
 800dc5c:	3104      	adds	r1, #4
 800dc5e:	f7fb fcf8 	bl	8009652 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dc62:	4b08      	ldr	r3, [pc, #32]	@ (800dc84 <prvAddCurrentTaskToDelayedList+0x78>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	42a3      	cmp	r3, r4
 800dc68:	d9ea      	bls.n	800dc40 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800dc6a:	4b06      	ldr	r3, [pc, #24]	@ (800dc84 <prvAddCurrentTaskToDelayedList+0x78>)
 800dc6c:	601c      	str	r4, [r3, #0]
}
 800dc6e:	e7e7      	b.n	800dc40 <prvAddCurrentTaskToDelayedList+0x34>
 800dc70:	20003e30 	.word	0x20003e30
 800dc74:	20004308 	.word	0x20004308
 800dc78:	20003e78 	.word	0x20003e78
 800dc7c:	20003e38 	.word	0x20003e38
 800dc80:	20003e7c 	.word	0x20003e7c
 800dc84:	20003e14 	.word	0x20003e14

0800dc88 <xTaskCreateStatic>:
	{
 800dc88:	b530      	push	{r4, r5, lr}
 800dc8a:	b087      	sub	sp, #28
 800dc8c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800dc8e:	b17c      	cbz	r4, 800dcb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dc90:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800dc92:	b1b5      	cbz	r5, 800dcc2 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800dc94:	255c      	movs	r5, #92	@ 0x5c
 800dc96:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dc98:	9d04      	ldr	r5, [sp, #16]
 800dc9a:	2d5c      	cmp	r5, #92	@ 0x5c
 800dc9c:	d01a      	beq.n	800dcd4 <xTaskCreateStatic+0x4c>
 800dc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dca2:	f383 8811 	msr	BASEPRI, r3
 800dca6:	f3bf 8f6f 	isb	sy
 800dcaa:	f3bf 8f4f 	dsb	sy
 800dcae:	e7fe      	b.n	800dcae <xTaskCreateStatic+0x26>
 800dcb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcb4:	f383 8811 	msr	BASEPRI, r3
 800dcb8:	f3bf 8f6f 	isb	sy
 800dcbc:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800dcc0:	e7fe      	b.n	800dcc0 <xTaskCreateStatic+0x38>
 800dcc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcc6:	f383 8811 	msr	BASEPRI, r3
 800dcca:	f3bf 8f6f 	isb	sy
 800dcce:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800dcd2:	e7fe      	b.n	800dcd2 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dcd4:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dcd6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800dcd8:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dcda:	2402      	movs	r4, #2
 800dcdc:	f885 4059 	strb.w	r4, [r5, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dce0:	2400      	movs	r4, #0
 800dce2:	9403      	str	r4, [sp, #12]
 800dce4:	9502      	str	r5, [sp, #8]
 800dce6:	ac05      	add	r4, sp, #20
 800dce8:	9401      	str	r4, [sp, #4]
 800dcea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dcec:	9400      	str	r4, [sp, #0]
 800dcee:	f7ff fe5b 	bl	800d9a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dcf2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800dcf4:	f7ff fede 	bl	800dab4 <prvAddNewTaskToReadyList>
	}
 800dcf8:	9805      	ldr	r0, [sp, #20]
 800dcfa:	b007      	add	sp, #28
 800dcfc:	bd30      	pop	{r4, r5, pc}

0800dcfe <xTaskCreate>:
	{
 800dcfe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd02:	b085      	sub	sp, #20
 800dd04:	4607      	mov	r7, r0
 800dd06:	4688      	mov	r8, r1
 800dd08:	4614      	mov	r4, r2
 800dd0a:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dd0c:	0090      	lsls	r0, r2, #2
 800dd0e:	f7fb fbb1 	bl	8009474 <pvPortMalloc>
			if( pxStack != NULL )
 800dd12:	b308      	cbz	r0, 800dd58 <xTaskCreate+0x5a>
 800dd14:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dd16:	205c      	movs	r0, #92	@ 0x5c
 800dd18:	f7fb fbac 	bl	8009474 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800dd1c:	4605      	mov	r5, r0
 800dd1e:	b1a8      	cbz	r0, 800dd4c <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 800dd20:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dd24:	2300      	movs	r3, #0
 800dd26:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dd2a:	9303      	str	r3, [sp, #12]
 800dd2c:	9002      	str	r0, [sp, #8]
 800dd2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd30:	9301      	str	r3, [sp, #4]
 800dd32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd34:	9300      	str	r3, [sp, #0]
 800dd36:	4633      	mov	r3, r6
 800dd38:	4622      	mov	r2, r4
 800dd3a:	4641      	mov	r1, r8
 800dd3c:	4638      	mov	r0, r7
 800dd3e:	f7ff fe33 	bl	800d9a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dd42:	4628      	mov	r0, r5
 800dd44:	f7ff feb6 	bl	800dab4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dd48:	2001      	movs	r0, #1
 800dd4a:	e007      	b.n	800dd5c <xTaskCreate+0x5e>
					vPortFree( pxStack );
 800dd4c:	4648      	mov	r0, r9
 800dd4e:	f7fb fc1d 	bl	800958c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dd52:	f04f 30ff 	mov.w	r0, #4294967295
 800dd56:	e001      	b.n	800dd5c <xTaskCreate+0x5e>
 800dd58:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800dd5c:	b005      	add	sp, #20
 800dd5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800dd64 <vTaskStartScheduler>:
{
 800dd64:	b510      	push	{r4, lr}
 800dd66:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dd68:	2400      	movs	r4, #0
 800dd6a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dd6c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dd6e:	aa07      	add	r2, sp, #28
 800dd70:	a906      	add	r1, sp, #24
 800dd72:	a805      	add	r0, sp, #20
 800dd74:	f7fb f944 	bl	8009000 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dd78:	9b05      	ldr	r3, [sp, #20]
 800dd7a:	9302      	str	r3, [sp, #8]
 800dd7c:	9b06      	ldr	r3, [sp, #24]
 800dd7e:	9301      	str	r3, [sp, #4]
 800dd80:	9400      	str	r4, [sp, #0]
 800dd82:	4623      	mov	r3, r4
 800dd84:	9a07      	ldr	r2, [sp, #28]
 800dd86:	4917      	ldr	r1, [pc, #92]	@ (800dde4 <vTaskStartScheduler+0x80>)
 800dd88:	4817      	ldr	r0, [pc, #92]	@ (800dde8 <vTaskStartScheduler+0x84>)
 800dd8a:	f7ff ff7d 	bl	800dc88 <xTaskCreateStatic>
 800dd8e:	4b17      	ldr	r3, [pc, #92]	@ (800ddec <vTaskStartScheduler+0x88>)
 800dd90:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800dd92:	b1c0      	cbz	r0, 800ddc6 <vTaskStartScheduler+0x62>
			xReturn = xTimerCreateTimerTask();
 800dd94:	f000 fc06 	bl	800e5a4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800dd98:	2801      	cmp	r0, #1
 800dd9a:	d115      	bne.n	800ddc8 <vTaskStartScheduler+0x64>
 800dd9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dda0:	f383 8811 	msr	BASEPRI, r3
 800dda4:	f3bf 8f6f 	isb	sy
 800dda8:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800ddac:	4b10      	ldr	r3, [pc, #64]	@ (800ddf0 <vTaskStartScheduler+0x8c>)
 800ddae:	f04f 32ff 	mov.w	r2, #4294967295
 800ddb2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ddb4:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf4 <vTaskStartScheduler+0x90>)
 800ddb6:	2201      	movs	r2, #1
 800ddb8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ddba:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf8 <vTaskStartScheduler+0x94>)
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800ddc0:	f7fb ffaa 	bl	8009d18 <xPortStartScheduler>
		}
 800ddc4:	e003      	b.n	800ddce <vTaskStartScheduler+0x6a>
			xReturn = pdFAIL;
 800ddc6:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ddc8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ddcc:	d001      	beq.n	800ddd2 <vTaskStartScheduler+0x6e>
}
 800ddce:	b008      	add	sp, #32
 800ddd0:	bd10      	pop	{r4, pc}
 800ddd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd6:	f383 8811 	msr	BASEPRI, r3
 800ddda:	f3bf 8f6f 	isb	sy
 800ddde:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dde2:	e7fe      	b.n	800dde2 <vTaskStartScheduler+0x7e>
 800dde4:	0800ed04 	.word	0x0800ed04
 800dde8:	0800dbe5 	.word	0x0800dbe5
 800ddec:	20003e10 	.word	0x20003e10
 800ddf0:	20003e14 	.word	0x20003e14
 800ddf4:	20003e28 	.word	0x20003e28
 800ddf8:	20003e30 	.word	0x20003e30

0800ddfc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800ddfc:	4a02      	ldr	r2, [pc, #8]	@ (800de08 <vTaskSuspendAll+0xc>)
 800ddfe:	6813      	ldr	r3, [r2, #0]
 800de00:	3301      	adds	r3, #1
 800de02:	6013      	str	r3, [r2, #0]
}
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	20003e0c 	.word	0x20003e0c

0800de0c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800de0c:	4b01      	ldr	r3, [pc, #4]	@ (800de14 <xTaskGetTickCount+0x8>)
 800de0e:	6818      	ldr	r0, [r3, #0]
}
 800de10:	4770      	bx	lr
 800de12:	bf00      	nop
 800de14:	20003e30 	.word	0x20003e30

0800de18 <xTaskGetTickCountFromISR>:
{
 800de18:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800de1a:	f7fc f809 	bl	8009e30 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800de1e:	4b01      	ldr	r3, [pc, #4]	@ (800de24 <xTaskGetTickCountFromISR+0xc>)
 800de20:	6818      	ldr	r0, [r3, #0]
}
 800de22:	bd08      	pop	{r3, pc}
 800de24:	20003e30 	.word	0x20003e30

0800de28 <xTaskIncrementTick>:
{
 800de28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de2a:	4b3a      	ldr	r3, [pc, #232]	@ (800df14 <xTaskIncrementTick+0xec>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d169      	bne.n	800df06 <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800de32:	4b39      	ldr	r3, [pc, #228]	@ (800df18 <xTaskIncrementTick+0xf0>)
 800de34:	681d      	ldr	r5, [r3, #0]
 800de36:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800de38:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800de3a:	b9c5      	cbnz	r5, 800de6e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800de3c:	4b37      	ldr	r3, [pc, #220]	@ (800df1c <xTaskIncrementTick+0xf4>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	b143      	cbz	r3, 800de56 <xTaskIncrementTick+0x2e>
 800de44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de48:	f383 8811 	msr	BASEPRI, r3
 800de4c:	f3bf 8f6f 	isb	sy
 800de50:	f3bf 8f4f 	dsb	sy
 800de54:	e7fe      	b.n	800de54 <xTaskIncrementTick+0x2c>
 800de56:	4a31      	ldr	r2, [pc, #196]	@ (800df1c <xTaskIncrementTick+0xf4>)
 800de58:	6811      	ldr	r1, [r2, #0]
 800de5a:	4b31      	ldr	r3, [pc, #196]	@ (800df20 <xTaskIncrementTick+0xf8>)
 800de5c:	6818      	ldr	r0, [r3, #0]
 800de5e:	6010      	str	r0, [r2, #0]
 800de60:	6019      	str	r1, [r3, #0]
 800de62:	4a30      	ldr	r2, [pc, #192]	@ (800df24 <xTaskIncrementTick+0xfc>)
 800de64:	6813      	ldr	r3, [r2, #0]
 800de66:	3301      	adds	r3, #1
 800de68:	6013      	str	r3, [r2, #0]
 800de6a:	f7ff fd87 	bl	800d97c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800de6e:	4b2e      	ldr	r3, [pc, #184]	@ (800df28 <xTaskIncrementTick+0x100>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	42ab      	cmp	r3, r5
 800de74:	d93d      	bls.n	800def2 <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 800de76:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800de78:	4b2c      	ldr	r3, [pc, #176]	@ (800df2c <xTaskIncrementTick+0x104>)
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800de82:	009a      	lsls	r2, r3, #2
 800de84:	4b2a      	ldr	r3, [pc, #168]	@ (800df30 <xTaskIncrementTick+0x108>)
 800de86:	589b      	ldr	r3, [r3, r2]
 800de88:	2b01      	cmp	r3, #1
 800de8a:	d900      	bls.n	800de8e <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 800de8c:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 800de8e:	4b29      	ldr	r3, [pc, #164]	@ (800df34 <xTaskIncrementTick+0x10c>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d03c      	beq.n	800df10 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 800de96:	2701      	movs	r7, #1
	return xSwitchRequired;
 800de98:	e03a      	b.n	800df10 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 800de9a:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de9c:	4b1f      	ldr	r3, [pc, #124]	@ (800df1c <xTaskIncrementTick+0xf4>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	b343      	cbz	r3, 800def6 <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dea4:	4b1d      	ldr	r3, [pc, #116]	@ (800df1c <xTaskIncrementTick+0xf4>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	68db      	ldr	r3, [r3, #12]
 800deaa:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800deac:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800deae:	429d      	cmp	r5, r3
 800deb0:	d326      	bcc.n	800df00 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800deb2:	1d26      	adds	r6, r4, #4
 800deb4:	4630      	mov	r0, r6
 800deb6:	f7fb fbe5 	bl	8009684 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800deba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800debc:	b11b      	cbz	r3, 800dec6 <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800debe:	f104 0018 	add.w	r0, r4, #24
 800dec2:	f7fb fbdf 	bl	8009684 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dec6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800dec8:	4a1b      	ldr	r2, [pc, #108]	@ (800df38 <xTaskIncrementTick+0x110>)
 800deca:	6812      	ldr	r2, [r2, #0]
 800decc:	4293      	cmp	r3, r2
 800dece:	d901      	bls.n	800ded4 <xTaskIncrementTick+0xac>
 800ded0:	4a19      	ldr	r2, [pc, #100]	@ (800df38 <xTaskIncrementTick+0x110>)
 800ded2:	6013      	str	r3, [r2, #0]
 800ded4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ded8:	009a      	lsls	r2, r3, #2
 800deda:	4631      	mov	r1, r6
 800dedc:	4814      	ldr	r0, [pc, #80]	@ (800df30 <xTaskIncrementTick+0x108>)
 800dede:	4410      	add	r0, r2
 800dee0:	f7fb fbac 	bl	800963c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dee4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800dee6:	4b11      	ldr	r3, [pc, #68]	@ (800df2c <xTaskIncrementTick+0x104>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deec:	429a      	cmp	r2, r3
 800deee:	d2d4      	bcs.n	800de9a <xTaskIncrementTick+0x72>
 800def0:	e7d4      	b.n	800de9c <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800def2:	2700      	movs	r7, #0
 800def4:	e7d2      	b.n	800de9c <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800def6:	4b0c      	ldr	r3, [pc, #48]	@ (800df28 <xTaskIncrementTick+0x100>)
 800def8:	f04f 32ff 	mov.w	r2, #4294967295
 800defc:	601a      	str	r2, [r3, #0]
					break;
 800defe:	e7bb      	b.n	800de78 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800df00:	4a09      	ldr	r2, [pc, #36]	@ (800df28 <xTaskIncrementTick+0x100>)
 800df02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800df04:	e7b8      	b.n	800de78 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800df06:	4a0d      	ldr	r2, [pc, #52]	@ (800df3c <xTaskIncrementTick+0x114>)
 800df08:	6813      	ldr	r3, [r2, #0]
 800df0a:	3301      	adds	r3, #1
 800df0c:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800df0e:	2700      	movs	r7, #0
}
 800df10:	4638      	mov	r0, r7
 800df12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df14:	20003e0c 	.word	0x20003e0c
 800df18:	20003e30 	.word	0x20003e30
 800df1c:	20003e7c 	.word	0x20003e7c
 800df20:	20003e78 	.word	0x20003e78
 800df24:	20003e1c 	.word	0x20003e1c
 800df28:	20003e14 	.word	0x20003e14
 800df2c:	20004308 	.word	0x20004308
 800df30:	20003ea8 	.word	0x20003ea8
 800df34:	20003e20 	.word	0x20003e20
 800df38:	20003e2c 	.word	0x20003e2c
 800df3c:	20003e24 	.word	0x20003e24

0800df40 <xTaskResumeAll>:
{
 800df40:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800df42:	4b35      	ldr	r3, [pc, #212]	@ (800e018 <xTaskResumeAll+0xd8>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	b943      	cbnz	r3, 800df5a <xTaskResumeAll+0x1a>
 800df48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df4c:	f383 8811 	msr	BASEPRI, r3
 800df50:	f3bf 8f6f 	isb	sy
 800df54:	f3bf 8f4f 	dsb	sy
 800df58:	e7fe      	b.n	800df58 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800df5a:	f7fb fe43 	bl	8009be4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800df5e:	4b2e      	ldr	r3, [pc, #184]	@ (800e018 <xTaskResumeAll+0xd8>)
 800df60:	681a      	ldr	r2, [r3, #0]
 800df62:	3a01      	subs	r2, #1
 800df64:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d14f      	bne.n	800e00c <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800df6c:	4b2b      	ldr	r3, [pc, #172]	@ (800e01c <xTaskResumeAll+0xdc>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	b90b      	cbnz	r3, 800df76 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800df72:	2400      	movs	r4, #0
 800df74:	e04b      	b.n	800e00e <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 800df76:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800df78:	4b29      	ldr	r3, [pc, #164]	@ (800e020 <xTaskResumeAll+0xe0>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	b31b      	cbz	r3, 800dfc6 <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df7e:	4b28      	ldr	r3, [pc, #160]	@ (800e020 <xTaskResumeAll+0xe0>)
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800df84:	f104 0018 	add.w	r0, r4, #24
 800df88:	f7fb fb7c 	bl	8009684 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800df8c:	1d25      	adds	r5, r4, #4
 800df8e:	4628      	mov	r0, r5
 800df90:	f7fb fb78 	bl	8009684 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800df94:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800df96:	4b23      	ldr	r3, [pc, #140]	@ (800e024 <xTaskResumeAll+0xe4>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4298      	cmp	r0, r3
 800df9c:	d901      	bls.n	800dfa2 <xTaskResumeAll+0x62>
 800df9e:	4b21      	ldr	r3, [pc, #132]	@ (800e024 <xTaskResumeAll+0xe4>)
 800dfa0:	6018      	str	r0, [r3, #0]
 800dfa2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800dfa6:	4629      	mov	r1, r5
 800dfa8:	4b1f      	ldr	r3, [pc, #124]	@ (800e028 <xTaskResumeAll+0xe8>)
 800dfaa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800dfae:	f7fb fb45 	bl	800963c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dfb2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800dfb4:	4b1d      	ldr	r3, [pc, #116]	@ (800e02c <xTaskResumeAll+0xec>)
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	d3dc      	bcc.n	800df78 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800dfbe:	4b1c      	ldr	r3, [pc, #112]	@ (800e030 <xTaskResumeAll+0xf0>)
 800dfc0:	2201      	movs	r2, #1
 800dfc2:	601a      	str	r2, [r3, #0]
 800dfc4:	e7d8      	b.n	800df78 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800dfc6:	b10c      	cbz	r4, 800dfcc <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800dfc8:	f7ff fcd8 	bl	800d97c <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dfcc:	4b19      	ldr	r3, [pc, #100]	@ (800e034 <xTaskResumeAll+0xf4>)
 800dfce:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800dfd0:	b984      	cbnz	r4, 800dff4 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800dfd2:	4b17      	ldr	r3, [pc, #92]	@ (800e030 <xTaskResumeAll+0xf0>)
 800dfd4:	681c      	ldr	r4, [r3, #0]
 800dfd6:	b1d4      	cbz	r4, 800e00e <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 800dfd8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800dfdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfe0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800dfe4:	f3bf 8f4f 	dsb	sy
 800dfe8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800dfec:	2401      	movs	r4, #1
 800dfee:	e00e      	b.n	800e00e <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dff0:	3c01      	subs	r4, #1
 800dff2:	d007      	beq.n	800e004 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800dff4:	f7ff ff18 	bl	800de28 <xTaskIncrementTick>
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d0f9      	beq.n	800dff0 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 800dffc:	4b0c      	ldr	r3, [pc, #48]	@ (800e030 <xTaskResumeAll+0xf0>)
 800dffe:	2201      	movs	r2, #1
 800e000:	601a      	str	r2, [r3, #0]
 800e002:	e7f5      	b.n	800dff0 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 800e004:	4b0b      	ldr	r3, [pc, #44]	@ (800e034 <xTaskResumeAll+0xf4>)
 800e006:	2200      	movs	r2, #0
 800e008:	601a      	str	r2, [r3, #0]
 800e00a:	e7e2      	b.n	800dfd2 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 800e00c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800e00e:	f7fb fe0b 	bl	8009c28 <vPortExitCritical>
}
 800e012:	4620      	mov	r0, r4
 800e014:	bd38      	pop	{r3, r4, r5, pc}
 800e016:	bf00      	nop
 800e018:	20003e0c 	.word	0x20003e0c
 800e01c:	20003e34 	.word	0x20003e34
 800e020:	20003e64 	.word	0x20003e64
 800e024:	20003e2c 	.word	0x20003e2c
 800e028:	20003ea8 	.word	0x20003ea8
 800e02c:	20004308 	.word	0x20004308
 800e030:	20003e20 	.word	0x20003e20
 800e034:	20003e24 	.word	0x20003e24

0800e038 <vTaskDelay>:
	{
 800e038:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e03a:	b1a8      	cbz	r0, 800e068 <vTaskDelay+0x30>
 800e03c:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800e03e:	4b10      	ldr	r3, [pc, #64]	@ (800e080 <vTaskDelay+0x48>)
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	b143      	cbz	r3, 800e056 <vTaskDelay+0x1e>
 800e044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e048:	f383 8811 	msr	BASEPRI, r3
 800e04c:	f3bf 8f6f 	isb	sy
 800e050:	f3bf 8f4f 	dsb	sy
 800e054:	e7fe      	b.n	800e054 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800e056:	f7ff fed1 	bl	800ddfc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e05a:	2100      	movs	r1, #0
 800e05c:	4620      	mov	r0, r4
 800e05e:	f7ff fdd5 	bl	800dc0c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800e062:	f7ff ff6d 	bl	800df40 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800e066:	b948      	cbnz	r0, 800e07c <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 800e068:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800e06c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e070:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	f3bf 8f6f 	isb	sy
	}
 800e07c:	bd10      	pop	{r4, pc}
 800e07e:	bf00      	nop
 800e080:	20003e0c 	.word	0x20003e0c

0800e084 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e084:	4b20      	ldr	r3, [pc, #128]	@ (800e108 <vTaskSwitchContext+0x84>)
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	b11b      	cbz	r3, 800e092 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800e08a:	4b20      	ldr	r3, [pc, #128]	@ (800e10c <vTaskSwitchContext+0x88>)
 800e08c:	2201      	movs	r2, #1
 800e08e:	601a      	str	r2, [r3, #0]
 800e090:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800e092:	4b1e      	ldr	r3, [pc, #120]	@ (800e10c <vTaskSwitchContext+0x88>)
 800e094:	2200      	movs	r2, #0
 800e096:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e098:	4b1d      	ldr	r3, [pc, #116]	@ (800e110 <vTaskSwitchContext+0x8c>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800e0a0:	008a      	lsls	r2, r1, #2
 800e0a2:	491c      	ldr	r1, [pc, #112]	@ (800e114 <vTaskSwitchContext+0x90>)
 800e0a4:	588a      	ldr	r2, [r1, r2]
 800e0a6:	b95a      	cbnz	r2, 800e0c0 <vTaskSwitchContext+0x3c>
 800e0a8:	b10b      	cbz	r3, 800e0ae <vTaskSwitchContext+0x2a>
 800e0aa:	3b01      	subs	r3, #1
 800e0ac:	e7f6      	b.n	800e09c <vTaskSwitchContext+0x18>
 800e0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0b2:	f383 8811 	msr	BASEPRI, r3
 800e0b6:	f3bf 8f6f 	isb	sy
 800e0ba:	f3bf 8f4f 	dsb	sy
 800e0be:	e7fe      	b.n	800e0be <vTaskSwitchContext+0x3a>
 800e0c0:	4608      	mov	r0, r1
 800e0c2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800e0c6:	008a      	lsls	r2, r1, #2
 800e0c8:	4402      	add	r2, r0
 800e0ca:	6851      	ldr	r1, [r2, #4]
 800e0cc:	6849      	ldr	r1, [r1, #4]
 800e0ce:	6051      	str	r1, [r2, #4]
 800e0d0:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800e0d4:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800e0d8:	3208      	adds	r2, #8
 800e0da:	4402      	add	r2, r0
 800e0dc:	4291      	cmp	r1, r2
 800e0de:	d00b      	beq.n	800e0f8 <vTaskSwitchContext+0x74>
 800e0e0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800e0e4:	0091      	lsls	r1, r2, #2
 800e0e6:	4a0b      	ldr	r2, [pc, #44]	@ (800e114 <vTaskSwitchContext+0x90>)
 800e0e8:	440a      	add	r2, r1
 800e0ea:	6852      	ldr	r2, [r2, #4]
 800e0ec:	68d1      	ldr	r1, [r2, #12]
 800e0ee:	4a0a      	ldr	r2, [pc, #40]	@ (800e118 <vTaskSwitchContext+0x94>)
 800e0f0:	6011      	str	r1, [r2, #0]
 800e0f2:	4a07      	ldr	r2, [pc, #28]	@ (800e110 <vTaskSwitchContext+0x8c>)
 800e0f4:	6013      	str	r3, [r2, #0]
}
 800e0f6:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0f8:	6848      	ldr	r0, [r1, #4]
 800e0fa:	4662      	mov	r2, ip
 800e0fc:	0091      	lsls	r1, r2, #2
 800e0fe:	4a05      	ldr	r2, [pc, #20]	@ (800e114 <vTaskSwitchContext+0x90>)
 800e100:	440a      	add	r2, r1
 800e102:	6050      	str	r0, [r2, #4]
 800e104:	e7ec      	b.n	800e0e0 <vTaskSwitchContext+0x5c>
 800e106:	bf00      	nop
 800e108:	20003e0c 	.word	0x20003e0c
 800e10c:	20003e20 	.word	0x20003e20
 800e110:	20003e2c 	.word	0x20003e2c
 800e114:	20003ea8 	.word	0x20003ea8
 800e118:	20004308 	.word	0x20004308

0800e11c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800e11c:	b158      	cbz	r0, 800e136 <vTaskPlaceOnEventList+0x1a>
{
 800e11e:	b510      	push	{r4, lr}
 800e120:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e122:	4a09      	ldr	r2, [pc, #36]	@ (800e148 <vTaskPlaceOnEventList+0x2c>)
 800e124:	6811      	ldr	r1, [r2, #0]
 800e126:	3118      	adds	r1, #24
 800e128:	f7fb fa93 	bl	8009652 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e12c:	2101      	movs	r1, #1
 800e12e:	4620      	mov	r0, r4
 800e130:	f7ff fd6c 	bl	800dc0c <prvAddCurrentTaskToDelayedList>
}
 800e134:	bd10      	pop	{r4, pc}
 800e136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e13a:	f383 8811 	msr	BASEPRI, r3
 800e13e:	f3bf 8f6f 	isb	sy
 800e142:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800e146:	e7fe      	b.n	800e146 <vTaskPlaceOnEventList+0x2a>
 800e148:	20004308 	.word	0x20004308

0800e14c <vTaskPlaceOnEventListRestricted>:
	{
 800e14c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800e14e:	b170      	cbz	r0, 800e16e <vTaskPlaceOnEventListRestricted+0x22>
 800e150:	460d      	mov	r5, r1
 800e152:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e154:	4a0a      	ldr	r2, [pc, #40]	@ (800e180 <vTaskPlaceOnEventListRestricted+0x34>)
 800e156:	6811      	ldr	r1, [r2, #0]
 800e158:	3118      	adds	r1, #24
 800e15a:	f7fb fa6f 	bl	800963c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800e15e:	b10c      	cbz	r4, 800e164 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800e160:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e164:	4621      	mov	r1, r4
 800e166:	4628      	mov	r0, r5
 800e168:	f7ff fd50 	bl	800dc0c <prvAddCurrentTaskToDelayedList>
	}
 800e16c:	bd38      	pop	{r3, r4, r5, pc}
 800e16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e172:	f383 8811 	msr	BASEPRI, r3
 800e176:	f3bf 8f6f 	isb	sy
 800e17a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800e17e:	e7fe      	b.n	800e17e <vTaskPlaceOnEventListRestricted+0x32>
 800e180:	20004308 	.word	0x20004308

0800e184 <xTaskRemoveFromEventList>:
{
 800e184:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e186:	68c3      	ldr	r3, [r0, #12]
 800e188:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800e18a:	b324      	cbz	r4, 800e1d6 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e18c:	f104 0518 	add.w	r5, r4, #24
 800e190:	4628      	mov	r0, r5
 800e192:	f7fb fa77 	bl	8009684 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e196:	4b18      	ldr	r3, [pc, #96]	@ (800e1f8 <xTaskRemoveFromEventList+0x74>)
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	bb2b      	cbnz	r3, 800e1e8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e19c:	1d25      	adds	r5, r4, #4
 800e19e:	4628      	mov	r0, r5
 800e1a0:	f7fb fa70 	bl	8009684 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e1a4:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800e1a6:	4b15      	ldr	r3, [pc, #84]	@ (800e1fc <xTaskRemoveFromEventList+0x78>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	4298      	cmp	r0, r3
 800e1ac:	d901      	bls.n	800e1b2 <xTaskRemoveFromEventList+0x2e>
 800e1ae:	4b13      	ldr	r3, [pc, #76]	@ (800e1fc <xTaskRemoveFromEventList+0x78>)
 800e1b0:	6018      	str	r0, [r3, #0]
 800e1b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	4b11      	ldr	r3, [pc, #68]	@ (800e200 <xTaskRemoveFromEventList+0x7c>)
 800e1ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e1be:	f7fb fa3d 	bl	800963c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e1c2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e1c4:	4b0f      	ldr	r3, [pc, #60]	@ (800e204 <xTaskRemoveFromEventList+0x80>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ca:	429a      	cmp	r2, r3
 800e1cc:	d911      	bls.n	800e1f2 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800e1ce:	2001      	movs	r0, #1
 800e1d0:	4b0d      	ldr	r3, [pc, #52]	@ (800e208 <xTaskRemoveFromEventList+0x84>)
 800e1d2:	6018      	str	r0, [r3, #0]
}
 800e1d4:	bd38      	pop	{r3, r4, r5, pc}
 800e1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1da:	f383 8811 	msr	BASEPRI, r3
 800e1de:	f3bf 8f6f 	isb	sy
 800e1e2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800e1e6:	e7fe      	b.n	800e1e6 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e1e8:	4629      	mov	r1, r5
 800e1ea:	4808      	ldr	r0, [pc, #32]	@ (800e20c <xTaskRemoveFromEventList+0x88>)
 800e1ec:	f7fb fa26 	bl	800963c <vListInsertEnd>
 800e1f0:	e7e7      	b.n	800e1c2 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800e1f2:	2000      	movs	r0, #0
	return xReturn;
 800e1f4:	e7ee      	b.n	800e1d4 <xTaskRemoveFromEventList+0x50>
 800e1f6:	bf00      	nop
 800e1f8:	20003e0c 	.word	0x20003e0c
 800e1fc:	20003e2c 	.word	0x20003e2c
 800e200:	20003ea8 	.word	0x20003ea8
 800e204:	20004308 	.word	0x20004308
 800e208:	20003e20 	.word	0x20003e20
 800e20c:	20003e64 	.word	0x20003e64

0800e210 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e210:	4b03      	ldr	r3, [pc, #12]	@ (800e220 <vTaskInternalSetTimeOutState+0x10>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e216:	4b03      	ldr	r3, [pc, #12]	@ (800e224 <vTaskInternalSetTimeOutState+0x14>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	6043      	str	r3, [r0, #4]
}
 800e21c:	4770      	bx	lr
 800e21e:	bf00      	nop
 800e220:	20003e1c 	.word	0x20003e1c
 800e224:	20003e30 	.word	0x20003e30

0800e228 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 800e228:	b1e0      	cbz	r0, 800e264 <xTaskCheckForTimeOut+0x3c>
{
 800e22a:	b570      	push	{r4, r5, r6, lr}
 800e22c:	460c      	mov	r4, r1
 800e22e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800e230:	b309      	cbz	r1, 800e276 <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 800e232:	f7fb fcd7 	bl	8009be4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800e236:	4b1c      	ldr	r3, [pc, #112]	@ (800e2a8 <xTaskCheckForTimeOut+0x80>)
 800e238:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e23a:	686b      	ldr	r3, [r5, #4]
 800e23c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800e23e:	6822      	ldr	r2, [r4, #0]
 800e240:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e244:	d028      	beq.n	800e298 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e246:	f8df c064 	ldr.w	ip, [pc, #100]	@ 800e2ac <xTaskCheckForTimeOut+0x84>
 800e24a:	f8dc c000 	ldr.w	ip, [ip]
 800e24e:	682e      	ldr	r6, [r5, #0]
 800e250:	4566      	cmp	r6, ip
 800e252:	d001      	beq.n	800e258 <xTaskCheckForTimeOut+0x30>
 800e254:	428b      	cmp	r3, r1
 800e256:	d924      	bls.n	800e2a2 <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e258:	4282      	cmp	r2, r0
 800e25a:	d815      	bhi.n	800e288 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 800e25c:	2300      	movs	r3, #0
 800e25e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800e260:	2401      	movs	r4, #1
 800e262:	e01a      	b.n	800e29a <xTaskCheckForTimeOut+0x72>
 800e264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e268:	f383 8811 	msr	BASEPRI, r3
 800e26c:	f3bf 8f6f 	isb	sy
 800e270:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800e274:	e7fe      	b.n	800e274 <xTaskCheckForTimeOut+0x4c>
 800e276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e27a:	f383 8811 	msr	BASEPRI, r3
 800e27e:	f3bf 8f6f 	isb	sy
 800e282:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800e286:	e7fe      	b.n	800e286 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 800e288:	1a5b      	subs	r3, r3, r1
 800e28a:	4413      	add	r3, r2
 800e28c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e28e:	4628      	mov	r0, r5
 800e290:	f7ff ffbe 	bl	800e210 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e294:	2400      	movs	r4, #0
 800e296:	e000      	b.n	800e29a <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 800e298:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800e29a:	f7fb fcc5 	bl	8009c28 <vPortExitCritical>
}
 800e29e:	4620      	mov	r0, r4
 800e2a0:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 800e2a2:	2401      	movs	r4, #1
 800e2a4:	e7f9      	b.n	800e29a <xTaskCheckForTimeOut+0x72>
 800e2a6:	bf00      	nop
 800e2a8:	20003e30 	.word	0x20003e30
 800e2ac:	20003e1c 	.word	0x20003e1c

0800e2b0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800e2b0:	4b01      	ldr	r3, [pc, #4]	@ (800e2b8 <vTaskMissedYield+0x8>)
 800e2b2:	2201      	movs	r2, #1
 800e2b4:	601a      	str	r2, [r3, #0]
}
 800e2b6:	4770      	bx	lr
 800e2b8:	20003e20 	.word	0x20003e20

0800e2bc <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800e2bc:	4b01      	ldr	r3, [pc, #4]	@ (800e2c4 <xTaskGetCurrentTaskHandle+0x8>)
 800e2be:	6818      	ldr	r0, [r3, #0]
	}
 800e2c0:	4770      	bx	lr
 800e2c2:	bf00      	nop
 800e2c4:	20004308 	.word	0x20004308

0800e2c8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800e2c8:	4b05      	ldr	r3, [pc, #20]	@ (800e2e0 <xTaskGetSchedulerState+0x18>)
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	b133      	cbz	r3, 800e2dc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2ce:	4b05      	ldr	r3, [pc, #20]	@ (800e2e4 <xTaskGetSchedulerState+0x1c>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	b10b      	cbz	r3, 800e2d8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800e2d4:	2000      	movs	r0, #0
	}
 800e2d6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800e2d8:	2002      	movs	r0, #2
 800e2da:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e2dc:	2001      	movs	r0, #1
 800e2de:	4770      	bx	lr
 800e2e0:	20003e28 	.word	0x20003e28
 800e2e4:	20003e0c 	.word	0x20003e0c

0800e2e8 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800e2e8:	2800      	cmp	r0, #0
 800e2ea:	d03e      	beq.n	800e36a <xTaskPriorityInherit+0x82>
	{
 800e2ec:	b538      	push	{r3, r4, r5, lr}
 800e2ee:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e2f0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800e2f2:	4a20      	ldr	r2, [pc, #128]	@ (800e374 <xTaskPriorityInherit+0x8c>)
 800e2f4:	6812      	ldr	r2, [r2, #0]
 800e2f6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d22e      	bcs.n	800e35a <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e2fc:	6982      	ldr	r2, [r0, #24]
 800e2fe:	2a00      	cmp	r2, #0
 800e300:	db05      	blt.n	800e30e <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e302:	4a1c      	ldr	r2, [pc, #112]	@ (800e374 <xTaskPriorityInherit+0x8c>)
 800e304:	6812      	ldr	r2, [r2, #0]
 800e306:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e308:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800e30c:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e30e:	6961      	ldr	r1, [r4, #20]
 800e310:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e314:	4a18      	ldr	r2, [pc, #96]	@ (800e378 <xTaskPriorityInherit+0x90>)
 800e316:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e31a:	4299      	cmp	r1, r3
 800e31c:	d005      	beq.n	800e32a <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e31e:	4b15      	ldr	r3, [pc, #84]	@ (800e374 <xTaskPriorityInherit+0x8c>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e324:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 800e326:	2001      	movs	r0, #1
	}
 800e328:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e32a:	1d25      	adds	r5, r4, #4
 800e32c:	4628      	mov	r0, r5
 800e32e:	f7fb f9a9 	bl	8009684 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e332:	4b10      	ldr	r3, [pc, #64]	@ (800e374 <xTaskPriorityInherit+0x8c>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800e338:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e33a:	4b10      	ldr	r3, [pc, #64]	@ (800e37c <xTaskPriorityInherit+0x94>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	4298      	cmp	r0, r3
 800e340:	d901      	bls.n	800e346 <xTaskPriorityInherit+0x5e>
 800e342:	4b0e      	ldr	r3, [pc, #56]	@ (800e37c <xTaskPriorityInherit+0x94>)
 800e344:	6018      	str	r0, [r3, #0]
 800e346:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e34a:	4629      	mov	r1, r5
 800e34c:	4b0a      	ldr	r3, [pc, #40]	@ (800e378 <xTaskPriorityInherit+0x90>)
 800e34e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e352:	f7fb f973 	bl	800963c <vListInsertEnd>
				xReturn = pdTRUE;
 800e356:	2001      	movs	r0, #1
 800e358:	e7e6      	b.n	800e328 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e35a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800e35c:	4b05      	ldr	r3, [pc, #20]	@ (800e374 <xTaskPriorityInherit+0x8c>)
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e362:	429a      	cmp	r2, r3
 800e364:	d303      	bcc.n	800e36e <xTaskPriorityInherit+0x86>
	BaseType_t xReturn = pdFALSE;
 800e366:	2000      	movs	r0, #0
 800e368:	e7de      	b.n	800e328 <xTaskPriorityInherit+0x40>
 800e36a:	2000      	movs	r0, #0
	}
 800e36c:	4770      	bx	lr
					xReturn = pdTRUE;
 800e36e:	2001      	movs	r0, #1
		return xReturn;
 800e370:	e7da      	b.n	800e328 <xTaskPriorityInherit+0x40>
 800e372:	bf00      	nop
 800e374:	20004308 	.word	0x20004308
 800e378:	20003ea8 	.word	0x20003ea8
 800e37c:	20003e2c 	.word	0x20003e2c

0800e380 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800e380:	2800      	cmp	r0, #0
 800e382:	d03b      	beq.n	800e3fc <xTaskPriorityDisinherit+0x7c>
	{
 800e384:	b538      	push	{r3, r4, r5, lr}
 800e386:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800e388:	4b1e      	ldr	r3, [pc, #120]	@ (800e404 <xTaskPriorityDisinherit+0x84>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	4283      	cmp	r3, r0
 800e38e:	d008      	beq.n	800e3a2 <xTaskPriorityDisinherit+0x22>
 800e390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e394:	f383 8811 	msr	BASEPRI, r3
 800e398:	f3bf 8f6f 	isb	sy
 800e39c:	f3bf 8f4f 	dsb	sy
 800e3a0:	e7fe      	b.n	800e3a0 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800e3a2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800e3a4:	b943      	cbnz	r3, 800e3b8 <xTaskPriorityDisinherit+0x38>
 800e3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3aa:	f383 8811 	msr	BASEPRI, r3
 800e3ae:	f3bf 8f6f 	isb	sy
 800e3b2:	f3bf 8f4f 	dsb	sy
 800e3b6:	e7fe      	b.n	800e3b6 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800e3b8:	3b01      	subs	r3, #1
 800e3ba:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e3bc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800e3be:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800e3c0:	4291      	cmp	r1, r2
 800e3c2:	d01d      	beq.n	800e400 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e3c4:	b10b      	cbz	r3, 800e3ca <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800e3c6:	2000      	movs	r0, #0
	}
 800e3c8:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e3ca:	1d05      	adds	r5, r0, #4
 800e3cc:	4628      	mov	r0, r5
 800e3ce:	f7fb f959 	bl	8009684 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e3d2:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800e3d4:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3d6:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 800e3da:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800e3dc:	4b0a      	ldr	r3, [pc, #40]	@ (800e408 <xTaskPriorityDisinherit+0x88>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	4298      	cmp	r0, r3
 800e3e2:	d901      	bls.n	800e3e8 <xTaskPriorityDisinherit+0x68>
 800e3e4:	4b08      	ldr	r3, [pc, #32]	@ (800e408 <xTaskPriorityDisinherit+0x88>)
 800e3e6:	6018      	str	r0, [r3, #0]
 800e3e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e3ec:	4629      	mov	r1, r5
 800e3ee:	4b07      	ldr	r3, [pc, #28]	@ (800e40c <xTaskPriorityDisinherit+0x8c>)
 800e3f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e3f4:	f7fb f922 	bl	800963c <vListInsertEnd>
					xReturn = pdTRUE;
 800e3f8:	2001      	movs	r0, #1
 800e3fa:	e7e5      	b.n	800e3c8 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 800e3fc:	2000      	movs	r0, #0
	}
 800e3fe:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800e400:	2000      	movs	r0, #0
 800e402:	e7e1      	b.n	800e3c8 <xTaskPriorityDisinherit+0x48>
 800e404:	20004308 	.word	0x20004308
 800e408:	20003e2c 	.word	0x20003e2c
 800e40c:	20003ea8 	.word	0x20003ea8

0800e410 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 800e410:	2800      	cmp	r0, #0
 800e412:	d046      	beq.n	800e4a2 <vTaskPriorityDisinheritAfterTimeout+0x92>
	{
 800e414:	b538      	push	{r3, r4, r5, lr}
 800e416:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 800e418:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800e41a:	b943      	cbnz	r3, 800e42e <vTaskPriorityDisinheritAfterTimeout+0x1e>
 800e41c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e420:	f383 8811 	msr	BASEPRI, r3
 800e424:	f3bf 8f6f 	isb	sy
 800e428:	f3bf 8f4f 	dsb	sy
 800e42c:	e7fe      	b.n	800e42c <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e42e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800e430:	428a      	cmp	r2, r1
 800e432:	d200      	bcs.n	800e436 <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e434:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e436:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e438:	4291      	cmp	r1, r2
 800e43a:	d001      	beq.n	800e440 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e43c:	2b01      	cmp	r3, #1
 800e43e:	d000      	beq.n	800e442 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 800e440:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 800e442:	4b18      	ldr	r3, [pc, #96]	@ (800e4a4 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	42a3      	cmp	r3, r4
 800e448:	d022      	beq.n	800e490 <vTaskPriorityDisinheritAfterTimeout+0x80>
					pxTCB->uxPriority = uxPriorityToUse;
 800e44a:	62e2      	str	r2, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e44c:	69a3      	ldr	r3, [r4, #24]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	db02      	blt.n	800e458 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e452:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800e456:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e458:	6962      	ldr	r2, [r4, #20]
 800e45a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e45e:	4b12      	ldr	r3, [pc, #72]	@ (800e4a8 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800e460:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800e464:	429a      	cmp	r2, r3
 800e466:	d1eb      	bne.n	800e440 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e468:	1d25      	adds	r5, r4, #4
 800e46a:	4628      	mov	r0, r5
 800e46c:	f7fb f90a 	bl	8009684 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800e470:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800e472:	4b0e      	ldr	r3, [pc, #56]	@ (800e4ac <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	4298      	cmp	r0, r3
 800e478:	d901      	bls.n	800e47e <vTaskPriorityDisinheritAfterTimeout+0x6e>
 800e47a:	4b0c      	ldr	r3, [pc, #48]	@ (800e4ac <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800e47c:	6018      	str	r0, [r3, #0]
 800e47e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e482:	4629      	mov	r1, r5
 800e484:	4b08      	ldr	r3, [pc, #32]	@ (800e4a8 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800e486:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e48a:	f7fb f8d7 	bl	800963c <vListInsertEnd>
	}
 800e48e:	e7d7      	b.n	800e440 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800e490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e494:	f383 8811 	msr	BASEPRI, r3
 800e498:	f3bf 8f6f 	isb	sy
 800e49c:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 800e4a0:	e7fe      	b.n	800e4a0 <vTaskPriorityDisinheritAfterTimeout+0x90>
 800e4a2:	4770      	bx	lr
 800e4a4:	20004308 	.word	0x20004308
 800e4a8:	20003ea8 	.word	0x20003ea8
 800e4ac:	20003e2c 	.word	0x20003e2c

0800e4b0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800e4b0:	4b05      	ldr	r3, [pc, #20]	@ (800e4c8 <pvTaskIncrementMutexHeldCount+0x18>)
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	b123      	cbz	r3, 800e4c0 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800e4b6:	4b04      	ldr	r3, [pc, #16]	@ (800e4c8 <pvTaskIncrementMutexHeldCount+0x18>)
 800e4b8:	681a      	ldr	r2, [r3, #0]
 800e4ba:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800e4bc:	3301      	adds	r3, #1
 800e4be:	6513      	str	r3, [r2, #80]	@ 0x50
		return pxCurrentTCB;
 800e4c0:	4b01      	ldr	r3, [pc, #4]	@ (800e4c8 <pvTaskIncrementMutexHeldCount+0x18>)
 800e4c2:	6818      	ldr	r0, [r3, #0]
	}
 800e4c4:	4770      	bx	lr
 800e4c6:	bf00      	nop
 800e4c8:	20004308 	.word	0x20004308

0800e4cc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e4cc:	4b06      	ldr	r3, [pc, #24]	@ (800e4e8 <prvGetNextExpireTime+0x1c>)
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	6813      	ldr	r3, [r2, #0]
 800e4d2:	b92b      	cbnz	r3, 800e4e0 <prvGetNextExpireTime+0x14>
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e4d8:	b923      	cbnz	r3, 800e4e4 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e4da:	68d3      	ldr	r3, [r2, #12]
 800e4dc:	6818      	ldr	r0, [r3, #0]
 800e4de:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	e7f8      	b.n	800e4d6 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e4e4:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800e4e6:	4770      	bx	lr
 800e4e8:	2000440c 	.word	0x2000440c

0800e4ec <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e4ec:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e4ee:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e4f0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e4f2:	4291      	cmp	r1, r2
 800e4f4:	d80c      	bhi.n	800e510 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e4f6:	1ad2      	subs	r2, r2, r3
 800e4f8:	6983      	ldr	r3, [r0, #24]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d301      	bcc.n	800e502 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e4fe:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800e500:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e502:	1d01      	adds	r1, r0, #4
 800e504:	4b09      	ldr	r3, [pc, #36]	@ (800e52c <prvInsertTimerInActiveList+0x40>)
 800e506:	6818      	ldr	r0, [r3, #0]
 800e508:	f7fb f8a3 	bl	8009652 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800e50c:	2000      	movs	r0, #0
 800e50e:	e7f7      	b.n	800e500 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e510:	429a      	cmp	r2, r3
 800e512:	d201      	bcs.n	800e518 <prvInsertTimerInActiveList+0x2c>
 800e514:	4299      	cmp	r1, r3
 800e516:	d206      	bcs.n	800e526 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e518:	1d01      	adds	r1, r0, #4
 800e51a:	4b05      	ldr	r3, [pc, #20]	@ (800e530 <prvInsertTimerInActiveList+0x44>)
 800e51c:	6818      	ldr	r0, [r3, #0]
 800e51e:	f7fb f898 	bl	8009652 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800e522:	2000      	movs	r0, #0
 800e524:	e7ec      	b.n	800e500 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800e526:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800e528:	e7ea      	b.n	800e500 <prvInsertTimerInActiveList+0x14>
 800e52a:	bf00      	nop
 800e52c:	20004408 	.word	0x20004408
 800e530:	2000440c 	.word	0x2000440c

0800e534 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e534:	b530      	push	{r4, r5, lr}
 800e536:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e538:	f7fb fb54 	bl	8009be4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e53c:	4b11      	ldr	r3, [pc, #68]	@ (800e584 <prvCheckForValidListAndQueue+0x50>)
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	b11b      	cbz	r3, 800e54a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e542:	f7fb fb71 	bl	8009c28 <vPortExitCritical>
}
 800e546:	b003      	add	sp, #12
 800e548:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800e54a:	4d0f      	ldr	r5, [pc, #60]	@ (800e588 <prvCheckForValidListAndQueue+0x54>)
 800e54c:	4628      	mov	r0, r5
 800e54e:	f7fb f867 	bl	8009620 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e552:	4c0e      	ldr	r4, [pc, #56]	@ (800e58c <prvCheckForValidListAndQueue+0x58>)
 800e554:	4620      	mov	r0, r4
 800e556:	f7fb f863 	bl	8009620 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e55a:	4b0d      	ldr	r3, [pc, #52]	@ (800e590 <prvCheckForValidListAndQueue+0x5c>)
 800e55c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e55e:	4b0d      	ldr	r3, [pc, #52]	@ (800e594 <prvCheckForValidListAndQueue+0x60>)
 800e560:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e562:	2300      	movs	r3, #0
 800e564:	9300      	str	r3, [sp, #0]
 800e566:	4b0c      	ldr	r3, [pc, #48]	@ (800e598 <prvCheckForValidListAndQueue+0x64>)
 800e568:	4a0c      	ldr	r2, [pc, #48]	@ (800e59c <prvCheckForValidListAndQueue+0x68>)
 800e56a:	2110      	movs	r1, #16
 800e56c:	200a      	movs	r0, #10
 800e56e:	f7fb fd88 	bl	800a082 <xQueueGenericCreateStatic>
 800e572:	4b04      	ldr	r3, [pc, #16]	@ (800e584 <prvCheckForValidListAndQueue+0x50>)
 800e574:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800e576:	2800      	cmp	r0, #0
 800e578:	d0e3      	beq.n	800e542 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e57a:	4909      	ldr	r1, [pc, #36]	@ (800e5a0 <prvCheckForValidListAndQueue+0x6c>)
 800e57c:	f7fc f95a 	bl	800a834 <vQueueAddToRegistry>
 800e580:	e7df      	b.n	800e542 <prvCheckForValidListAndQueue+0xe>
 800e582:	bf00      	nop
 800e584:	20004404 	.word	0x20004404
 800e588:	20004424 	.word	0x20004424
 800e58c:	20004410 	.word	0x20004410
 800e590:	2000440c 	.word	0x2000440c
 800e594:	20004408 	.word	0x20004408
 800e598:	2000430c 	.word	0x2000430c
 800e59c:	2000435c 	.word	0x2000435c
 800e5a0:	0800ed0c 	.word	0x0800ed0c

0800e5a4 <xTimerCreateTimerTask>:
{
 800e5a4:	b510      	push	{r4, lr}
 800e5a6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800e5a8:	f7ff ffc4 	bl	800e534 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800e5ac:	4b12      	ldr	r3, [pc, #72]	@ (800e5f8 <xTimerCreateTimerTask+0x54>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	b1cb      	cbz	r3, 800e5e6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e5b2:	2400      	movs	r4, #0
 800e5b4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e5b6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e5b8:	aa07      	add	r2, sp, #28
 800e5ba:	a906      	add	r1, sp, #24
 800e5bc:	a805      	add	r0, sp, #20
 800e5be:	f7fa fd2b 	bl	8009018 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e5c2:	9b05      	ldr	r3, [sp, #20]
 800e5c4:	9302      	str	r3, [sp, #8]
 800e5c6:	9b06      	ldr	r3, [sp, #24]
 800e5c8:	9301      	str	r3, [sp, #4]
 800e5ca:	2302      	movs	r3, #2
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	4623      	mov	r3, r4
 800e5d0:	9a07      	ldr	r2, [sp, #28]
 800e5d2:	490a      	ldr	r1, [pc, #40]	@ (800e5fc <xTimerCreateTimerTask+0x58>)
 800e5d4:	480a      	ldr	r0, [pc, #40]	@ (800e600 <xTimerCreateTimerTask+0x5c>)
 800e5d6:	f7ff fb57 	bl	800dc88 <xTaskCreateStatic>
 800e5da:	4b0a      	ldr	r3, [pc, #40]	@ (800e604 <xTimerCreateTimerTask+0x60>)
 800e5dc:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800e5de:	b110      	cbz	r0, 800e5e6 <xTimerCreateTimerTask+0x42>
}
 800e5e0:	2001      	movs	r0, #1
 800e5e2:	b008      	add	sp, #32
 800e5e4:	bd10      	pop	{r4, pc}
 800e5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5ea:	f383 8811 	msr	BASEPRI, r3
 800e5ee:	f3bf 8f6f 	isb	sy
 800e5f2:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800e5f6:	e7fe      	b.n	800e5f6 <xTimerCreateTimerTask+0x52>
 800e5f8:	20004404 	.word	0x20004404
 800e5fc:	0800ed14 	.word	0x0800ed14
 800e600:	0800e909 	.word	0x0800e909
 800e604:	20004400 	.word	0x20004400

0800e608 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800e608:	b1b8      	cbz	r0, 800e63a <xTimerGenericCommand+0x32>
 800e60a:	469c      	mov	ip, r3
 800e60c:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800e60e:	4818      	ldr	r0, [pc, #96]	@ (800e670 <xTimerGenericCommand+0x68>)
 800e610:	6800      	ldr	r0, [r0, #0]
 800e612:	b358      	cbz	r0, 800e66c <xTimerGenericCommand+0x64>
{
 800e614:	b500      	push	{lr}
 800e616:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800e618:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e61a:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e61c:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e61e:	2905      	cmp	r1, #5
 800e620:	dc1c      	bgt.n	800e65c <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e622:	f7ff fe51 	bl	800e2c8 <xTaskGetSchedulerState>
 800e626:	2802      	cmp	r0, #2
 800e628:	d010      	beq.n	800e64c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e62a:	2300      	movs	r3, #0
 800e62c:	461a      	mov	r2, r3
 800e62e:	4669      	mov	r1, sp
 800e630:	480f      	ldr	r0, [pc, #60]	@ (800e670 <xTimerGenericCommand+0x68>)
 800e632:	6800      	ldr	r0, [r0, #0]
 800e634:	f7fb fd93 	bl	800a15e <xQueueGenericSend>
 800e638:	e015      	b.n	800e666 <xTimerGenericCommand+0x5e>
 800e63a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e63e:	f383 8811 	msr	BASEPRI, r3
 800e642:	f3bf 8f6f 	isb	sy
 800e646:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800e64a:	e7fe      	b.n	800e64a <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e64c:	2300      	movs	r3, #0
 800e64e:	9a06      	ldr	r2, [sp, #24]
 800e650:	4669      	mov	r1, sp
 800e652:	4807      	ldr	r0, [pc, #28]	@ (800e670 <xTimerGenericCommand+0x68>)
 800e654:	6800      	ldr	r0, [r0, #0]
 800e656:	f7fb fd82 	bl	800a15e <xQueueGenericSend>
 800e65a:	e004      	b.n	800e666 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e65c:	2300      	movs	r3, #0
 800e65e:	4662      	mov	r2, ip
 800e660:	4669      	mov	r1, sp
 800e662:	f7fb fe86 	bl	800a372 <xQueueGenericSendFromISR>
}
 800e666:	b005      	add	sp, #20
 800e668:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 800e66c:	2000      	movs	r0, #0
}
 800e66e:	4770      	bx	lr
 800e670:	20004404 	.word	0x20004404

0800e674 <prvSwitchTimerLists>:
{
 800e674:	b570      	push	{r4, r5, r6, lr}
 800e676:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e678:	4b1b      	ldr	r3, [pc, #108]	@ (800e6e8 <prvSwitchTimerLists+0x74>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	681a      	ldr	r2, [r3, #0]
 800e67e:	b362      	cbz	r2, 800e6da <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e680:	68db      	ldr	r3, [r3, #12]
 800e682:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e684:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e686:	1d25      	adds	r5, r4, #4
 800e688:	4628      	mov	r0, r5
 800e68a:	f7fa fffb 	bl	8009684 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e68e:	6a23      	ldr	r3, [r4, #32]
 800e690:	4620      	mov	r0, r4
 800e692:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e694:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e698:	f013 0f04 	tst.w	r3, #4
 800e69c:	d0ec      	beq.n	800e678 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e69e:	69a3      	ldr	r3, [r4, #24]
 800e6a0:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800e6a2:	429e      	cmp	r6, r3
 800e6a4:	d207      	bcs.n	800e6b6 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e6a6:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e6a8:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e6aa:	4629      	mov	r1, r5
 800e6ac:	4b0e      	ldr	r3, [pc, #56]	@ (800e6e8 <prvSwitchTimerLists+0x74>)
 800e6ae:	6818      	ldr	r0, [r3, #0]
 800e6b0:	f7fa ffcf 	bl	8009652 <vListInsert>
 800e6b4:	e7e0      	b.n	800e678 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e6b6:	2100      	movs	r1, #0
 800e6b8:	9100      	str	r1, [sp, #0]
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	4632      	mov	r2, r6
 800e6be:	4620      	mov	r0, r4
 800e6c0:	f7ff ffa2 	bl	800e608 <xTimerGenericCommand>
				configASSERT( xResult );
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	d1d7      	bne.n	800e678 <prvSwitchTimerLists+0x4>
 800e6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6cc:	f383 8811 	msr	BASEPRI, r3
 800e6d0:	f3bf 8f6f 	isb	sy
 800e6d4:	f3bf 8f4f 	dsb	sy
 800e6d8:	e7fe      	b.n	800e6d8 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800e6da:	4a04      	ldr	r2, [pc, #16]	@ (800e6ec <prvSwitchTimerLists+0x78>)
 800e6dc:	6810      	ldr	r0, [r2, #0]
 800e6de:	4902      	ldr	r1, [pc, #8]	@ (800e6e8 <prvSwitchTimerLists+0x74>)
 800e6e0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800e6e2:	6013      	str	r3, [r2, #0]
}
 800e6e4:	b002      	add	sp, #8
 800e6e6:	bd70      	pop	{r4, r5, r6, pc}
 800e6e8:	2000440c 	.word	0x2000440c
 800e6ec:	20004408 	.word	0x20004408

0800e6f0 <prvSampleTimeNow>:
{
 800e6f0:	b538      	push	{r3, r4, r5, lr}
 800e6f2:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800e6f4:	f7ff fb8a 	bl	800de0c <xTaskGetTickCount>
 800e6f8:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800e6fa:	4b07      	ldr	r3, [pc, #28]	@ (800e718 <prvSampleTimeNow+0x28>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4283      	cmp	r3, r0
 800e700:	d805      	bhi.n	800e70e <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800e702:	2300      	movs	r3, #0
 800e704:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800e706:	4b04      	ldr	r3, [pc, #16]	@ (800e718 <prvSampleTimeNow+0x28>)
 800e708:	601c      	str	r4, [r3, #0]
}
 800e70a:	4620      	mov	r0, r4
 800e70c:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800e70e:	f7ff ffb1 	bl	800e674 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e712:	2301      	movs	r3, #1
 800e714:	602b      	str	r3, [r5, #0]
 800e716:	e7f6      	b.n	800e706 <prvSampleTimeNow+0x16>
 800e718:	200043fc 	.word	0x200043fc

0800e71c <prvProcessExpiredTimer>:
{
 800e71c:	b570      	push	{r4, r5, r6, lr}
 800e71e:	b082      	sub	sp, #8
 800e720:	4606      	mov	r6, r0
 800e722:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e724:	4917      	ldr	r1, [pc, #92]	@ (800e784 <prvProcessExpiredTimer+0x68>)
 800e726:	6809      	ldr	r1, [r1, #0]
 800e728:	68c9      	ldr	r1, [r1, #12]
 800e72a:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e72c:	1d20      	adds	r0, r4, #4
 800e72e:	f7fa ffa9 	bl	8009684 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e732:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 800e736:	f01c 0f04 	tst.w	ip, #4
 800e73a:	d108      	bne.n	800e74e <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e73c:	f02c 0c01 	bic.w	ip, ip, #1
 800e740:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e744:	6a23      	ldr	r3, [r4, #32]
 800e746:	4620      	mov	r0, r4
 800e748:	4798      	blx	r3
}
 800e74a:	b002      	add	sp, #8
 800e74c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e74e:	69a1      	ldr	r1, [r4, #24]
 800e750:	4633      	mov	r3, r6
 800e752:	462a      	mov	r2, r5
 800e754:	4431      	add	r1, r6
 800e756:	4620      	mov	r0, r4
 800e758:	f7ff fec8 	bl	800e4ec <prvInsertTimerInActiveList>
 800e75c:	2800      	cmp	r0, #0
 800e75e:	d0f1      	beq.n	800e744 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e760:	2100      	movs	r1, #0
 800e762:	9100      	str	r1, [sp, #0]
 800e764:	460b      	mov	r3, r1
 800e766:	4632      	mov	r2, r6
 800e768:	4620      	mov	r0, r4
 800e76a:	f7ff ff4d 	bl	800e608 <xTimerGenericCommand>
			configASSERT( xResult );
 800e76e:	2800      	cmp	r0, #0
 800e770:	d1e8      	bne.n	800e744 <prvProcessExpiredTimer+0x28>
 800e772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e776:	f383 8811 	msr	BASEPRI, r3
 800e77a:	f3bf 8f6f 	isb	sy
 800e77e:	f3bf 8f4f 	dsb	sy
 800e782:	e7fe      	b.n	800e782 <prvProcessExpiredTimer+0x66>
 800e784:	2000440c 	.word	0x2000440c

0800e788 <prvProcessTimerOrBlockTask>:
{
 800e788:	b570      	push	{r4, r5, r6, lr}
 800e78a:	b082      	sub	sp, #8
 800e78c:	4606      	mov	r6, r0
 800e78e:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800e790:	f7ff fb34 	bl	800ddfc <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e794:	a801      	add	r0, sp, #4
 800e796:	f7ff ffab 	bl	800e6f0 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800e79a:	9b01      	ldr	r3, [sp, #4]
 800e79c:	bb33      	cbnz	r3, 800e7ec <prvProcessTimerOrBlockTask+0x64>
 800e79e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e7a0:	b9e4      	cbnz	r4, 800e7dc <prvProcessTimerOrBlockTask+0x54>
 800e7a2:	42b0      	cmp	r0, r6
 800e7a4:	d213      	bcs.n	800e7ce <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e7a6:	4622      	mov	r2, r4
 800e7a8:	1b71      	subs	r1, r6, r5
 800e7aa:	4b12      	ldr	r3, [pc, #72]	@ (800e7f4 <prvProcessTimerOrBlockTask+0x6c>)
 800e7ac:	6818      	ldr	r0, [r3, #0]
 800e7ae:	f7fc f855 	bl	800a85c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e7b2:	f7ff fbc5 	bl	800df40 <xTaskResumeAll>
 800e7b6:	b9d8      	cbnz	r0, 800e7f0 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 800e7b8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800e7bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e7c0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800e7c4:	f3bf 8f4f 	dsb	sy
 800e7c8:	f3bf 8f6f 	isb	sy
 800e7cc:	e010      	b.n	800e7f0 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800e7ce:	f7ff fbb7 	bl	800df40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	4630      	mov	r0, r6
 800e7d6:	f7ff ffa1 	bl	800e71c <prvProcessExpiredTimer>
 800e7da:	e009      	b.n	800e7f0 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e7dc:	4a06      	ldr	r2, [pc, #24]	@ (800e7f8 <prvProcessTimerOrBlockTask+0x70>)
 800e7de:	6812      	ldr	r2, [r2, #0]
 800e7e0:	6812      	ldr	r2, [r2, #0]
 800e7e2:	b90a      	cbnz	r2, 800e7e8 <prvProcessTimerOrBlockTask+0x60>
 800e7e4:	2401      	movs	r4, #1
 800e7e6:	e7de      	b.n	800e7a6 <prvProcessTimerOrBlockTask+0x1e>
 800e7e8:	461c      	mov	r4, r3
 800e7ea:	e7dc      	b.n	800e7a6 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 800e7ec:	f7ff fba8 	bl	800df40 <xTaskResumeAll>
}
 800e7f0:	b002      	add	sp, #8
 800e7f2:	bd70      	pop	{r4, r5, r6, pc}
 800e7f4:	20004404 	.word	0x20004404
 800e7f8:	20004408 	.word	0x20004408

0800e7fc <prvProcessReceivedCommands>:
{
 800e7fc:	b510      	push	{r4, lr}
 800e7fe:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e800:	e002      	b.n	800e808 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e802:	9b04      	ldr	r3, [sp, #16]
 800e804:	2b00      	cmp	r3, #0
 800e806:	da0f      	bge.n	800e828 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e808:	2200      	movs	r2, #0
 800e80a:	a904      	add	r1, sp, #16
 800e80c:	4b3d      	ldr	r3, [pc, #244]	@ (800e904 <prvProcessReceivedCommands+0x108>)
 800e80e:	6818      	ldr	r0, [r3, #0]
 800e810:	f7fb fe16 	bl	800a440 <xQueueReceive>
 800e814:	2800      	cmp	r0, #0
 800e816:	d072      	beq.n	800e8fe <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e818:	9b04      	ldr	r3, [sp, #16]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	daf1      	bge.n	800e802 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e81e:	9907      	ldr	r1, [sp, #28]
 800e820:	9806      	ldr	r0, [sp, #24]
 800e822:	9b05      	ldr	r3, [sp, #20]
 800e824:	4798      	blx	r3
 800e826:	e7ec      	b.n	800e802 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e828:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e82a:	6963      	ldr	r3, [r4, #20]
 800e82c:	b113      	cbz	r3, 800e834 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e82e:	1d20      	adds	r0, r4, #4
 800e830:	f7fa ff28 	bl	8009684 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e834:	a803      	add	r0, sp, #12
 800e836:	f7ff ff5b 	bl	800e6f0 <prvSampleTimeNow>
 800e83a:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 800e83c:	9b04      	ldr	r3, [sp, #16]
 800e83e:	2b09      	cmp	r3, #9
 800e840:	d8e2      	bhi.n	800e808 <prvProcessReceivedCommands+0xc>
 800e842:	e8df f003 	tbb	[pc, r3]
 800e846:	0505      	.short	0x0505
 800e848:	4e362f05 	.word	0x4e362f05
 800e84c:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e850:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e854:	f043 0301 	orr.w	r3, r3, #1
 800e858:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e85c:	9b05      	ldr	r3, [sp, #20]
 800e85e:	69a1      	ldr	r1, [r4, #24]
 800e860:	4419      	add	r1, r3
 800e862:	4620      	mov	r0, r4
 800e864:	f7ff fe42 	bl	800e4ec <prvInsertTimerInActiveList>
 800e868:	2800      	cmp	r0, #0
 800e86a:	d0cd      	beq.n	800e808 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e86c:	6a23      	ldr	r3, [r4, #32]
 800e86e:	4620      	mov	r0, r4
 800e870:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e872:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e876:	f013 0f04 	tst.w	r3, #4
 800e87a:	d0c5      	beq.n	800e808 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e87c:	69a2      	ldr	r2, [r4, #24]
 800e87e:	2100      	movs	r1, #0
 800e880:	9100      	str	r1, [sp, #0]
 800e882:	460b      	mov	r3, r1
 800e884:	9805      	ldr	r0, [sp, #20]
 800e886:	4402      	add	r2, r0
 800e888:	4620      	mov	r0, r4
 800e88a:	f7ff febd 	bl	800e608 <xTimerGenericCommand>
							configASSERT( xResult );
 800e88e:	2800      	cmp	r0, #0
 800e890:	d1ba      	bne.n	800e808 <prvProcessReceivedCommands+0xc>
 800e892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e896:	f383 8811 	msr	BASEPRI, r3
 800e89a:	f3bf 8f6f 	isb	sy
 800e89e:	f3bf 8f4f 	dsb	sy
 800e8a2:	e7fe      	b.n	800e8a2 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e8a4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e8a8:	f023 0301 	bic.w	r3, r3, #1
 800e8ac:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 800e8b0:	e7aa      	b.n	800e808 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e8b2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e8b6:	f043 0301 	orr.w	r3, r3, #1
 800e8ba:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e8be:	9905      	ldr	r1, [sp, #20]
 800e8c0:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e8c2:	b129      	cbz	r1, 800e8d0 <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	4401      	add	r1, r0
 800e8c8:	4620      	mov	r0, r4
 800e8ca:	f7ff fe0f 	bl	800e4ec <prvInsertTimerInActiveList>
					break;
 800e8ce:	e79b      	b.n	800e808 <prvProcessReceivedCommands+0xc>
 800e8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d4:	f383 8811 	msr	BASEPRI, r3
 800e8d8:	f3bf 8f6f 	isb	sy
 800e8dc:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e8e0:	e7fe      	b.n	800e8e0 <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e8e2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e8e6:	f013 0f02 	tst.w	r3, #2
 800e8ea:	d004      	beq.n	800e8f6 <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e8ec:	f023 0301 	bic.w	r3, r3, #1
 800e8f0:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 800e8f4:	e788      	b.n	800e808 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800e8f6:	4620      	mov	r0, r4
 800e8f8:	f7fa fe48 	bl	800958c <vPortFree>
 800e8fc:	e784      	b.n	800e808 <prvProcessReceivedCommands+0xc>
}
 800e8fe:	b008      	add	sp, #32
 800e900:	bd10      	pop	{r4, pc}
 800e902:	bf00      	nop
 800e904:	20004404 	.word	0x20004404

0800e908 <prvTimerTask>:
{
 800e908:	b500      	push	{lr}
 800e90a:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e90c:	a801      	add	r0, sp, #4
 800e90e:	f7ff fddd 	bl	800e4cc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e912:	9901      	ldr	r1, [sp, #4]
 800e914:	f7ff ff38 	bl	800e788 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800e918:	f7ff ff70 	bl	800e7fc <prvProcessReceivedCommands>
	for( ;; )
 800e91c:	e7f6      	b.n	800e90c <prvTimerTask+0x4>
	...

0800e920 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800e920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800e958 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800e924:	f7ff f804 	bl	800d930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800e928:	480c      	ldr	r0, [pc, #48]	@ (800e95c <LoopForever+0x6>)
  ldr r1, =_edata
 800e92a:	490d      	ldr	r1, [pc, #52]	@ (800e960 <LoopForever+0xa>)
  ldr r2, =_sidata
 800e92c:	4a0d      	ldr	r2, [pc, #52]	@ (800e964 <LoopForever+0xe>)
  movs r3, #0
 800e92e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800e930:	e002      	b.n	800e938 <LoopCopyDataInit>

0800e932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e936:	3304      	adds	r3, #4

0800e938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e93a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e93c:	d3f9      	bcc.n	800e932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e93e:	4a0a      	ldr	r2, [pc, #40]	@ (800e968 <LoopForever+0x12>)
  ldr r4, =_ebss
 800e940:	4c0a      	ldr	r4, [pc, #40]	@ (800e96c <LoopForever+0x16>)
  movs r3, #0
 800e942:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e944:	e001      	b.n	800e94a <LoopFillZerobss>

0800e946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e948:	3204      	adds	r2, #4

0800e94a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e94a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e94c:	d3fb      	bcc.n	800e946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800e94e:	f000 f81f 	bl	800e990 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e952:	f7fb f84f 	bl	80099f4 <main>

0800e956 <LoopForever>:

LoopForever:
    b LoopForever
 800e956:	e7fe      	b.n	800e956 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800e958:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800e95c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e960:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800e964:	0800ee48 	.word	0x0800ee48
  ldr r2, =_sbss
 800e968:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800e96c:	20004570 	.word	0x20004570

0800e970 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e970:	e7fe      	b.n	800e970 <ADC1_IRQHandler>

0800e972 <memset>:
 800e972:	4402      	add	r2, r0
 800e974:	4603      	mov	r3, r0
 800e976:	4293      	cmp	r3, r2
 800e978:	d100      	bne.n	800e97c <memset+0xa>
 800e97a:	4770      	bx	lr
 800e97c:	f803 1b01 	strb.w	r1, [r3], #1
 800e980:	e7f9      	b.n	800e976 <memset+0x4>
	...

0800e984 <__errno>:
 800e984:	4b01      	ldr	r3, [pc, #4]	@ (800e98c <__errno+0x8>)
 800e986:	6818      	ldr	r0, [r3, #0]
 800e988:	4770      	bx	lr
 800e98a:	bf00      	nop
 800e98c:	20000030 	.word	0x20000030

0800e990 <__libc_init_array>:
 800e990:	b570      	push	{r4, r5, r6, lr}
 800e992:	4b0d      	ldr	r3, [pc, #52]	@ (800e9c8 <__libc_init_array+0x38>)
 800e994:	4d0d      	ldr	r5, [pc, #52]	@ (800e9cc <__libc_init_array+0x3c>)
 800e996:	1b5b      	subs	r3, r3, r5
 800e998:	109c      	asrs	r4, r3, #2
 800e99a:	2600      	movs	r6, #0
 800e99c:	42a6      	cmp	r6, r4
 800e99e:	d109      	bne.n	800e9b4 <__libc_init_array+0x24>
 800e9a0:	f000 f958 	bl	800ec54 <_init>
 800e9a4:	4d0a      	ldr	r5, [pc, #40]	@ (800e9d0 <__libc_init_array+0x40>)
 800e9a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e9d4 <__libc_init_array+0x44>)
 800e9a8:	1b5b      	subs	r3, r3, r5
 800e9aa:	109c      	asrs	r4, r3, #2
 800e9ac:	2600      	movs	r6, #0
 800e9ae:	42a6      	cmp	r6, r4
 800e9b0:	d105      	bne.n	800e9be <__libc_init_array+0x2e>
 800e9b2:	bd70      	pop	{r4, r5, r6, pc}
 800e9b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9b8:	4798      	blx	r3
 800e9ba:	3601      	adds	r6, #1
 800e9bc:	e7ee      	b.n	800e99c <__libc_init_array+0xc>
 800e9be:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9c2:	4798      	blx	r3
 800e9c4:	3601      	adds	r6, #1
 800e9c6:	e7f2      	b.n	800e9ae <__libc_init_array+0x1e>
 800e9c8:	0800ee38 	.word	0x0800ee38
 800e9cc:	0800ee38 	.word	0x0800ee38
 800e9d0:	0800ee38 	.word	0x0800ee38
 800e9d4:	0800ee3c 	.word	0x0800ee3c

0800e9d8 <memcpy>:
 800e9d8:	440a      	add	r2, r1
 800e9da:	4291      	cmp	r1, r2
 800e9dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9e0:	d100      	bne.n	800e9e4 <memcpy+0xc>
 800e9e2:	4770      	bx	lr
 800e9e4:	b510      	push	{r4, lr}
 800e9e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e9ee:	4291      	cmp	r1, r2
 800e9f0:	d1f9      	bne.n	800e9e6 <memcpy+0xe>
 800e9f2:	bd10      	pop	{r4, pc}

0800e9f4 <logf>:
 800e9f4:	b508      	push	{r3, lr}
 800e9f6:	ed2d 8b02 	vpush	{d8}
 800e9fa:	eeb0 8a40 	vmov.f32	s16, s0
 800e9fe:	f000 f82f 	bl	800ea60 <__ieee754_logf>
 800ea02:	eeb4 8a48 	vcmp.f32	s16, s16
 800ea06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea0a:	d60f      	bvs.n	800ea2c <logf+0x38>
 800ea0c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ea10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea14:	dc0a      	bgt.n	800ea2c <logf+0x38>
 800ea16:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ea1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea1e:	d108      	bne.n	800ea32 <logf+0x3e>
 800ea20:	f7ff ffb0 	bl	800e984 <__errno>
 800ea24:	2322      	movs	r3, #34	@ 0x22
 800ea26:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800ea4c <logf+0x58>
 800ea2a:	6003      	str	r3, [r0, #0]
 800ea2c:	ecbd 8b02 	vpop	{d8}
 800ea30:	bd08      	pop	{r3, pc}
 800ea32:	f7ff ffa7 	bl	800e984 <__errno>
 800ea36:	ecbd 8b02 	vpop	{d8}
 800ea3a:	4603      	mov	r3, r0
 800ea3c:	2221      	movs	r2, #33	@ 0x21
 800ea3e:	601a      	str	r2, [r3, #0]
 800ea40:	4803      	ldr	r0, [pc, #12]	@ (800ea50 <logf+0x5c>)
 800ea42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ea46:	f000 b805 	b.w	800ea54 <nanf>
 800ea4a:	bf00      	nop
 800ea4c:	ff800000 	.word	0xff800000
 800ea50:	0800eccc 	.word	0x0800eccc

0800ea54 <nanf>:
 800ea54:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ea5c <nanf+0x8>
 800ea58:	4770      	bx	lr
 800ea5a:	bf00      	nop
 800ea5c:	7fc00000 	.word	0x7fc00000

0800ea60 <__ieee754_logf>:
 800ea60:	ee10 2a10 	vmov	r2, s0
 800ea64:	f032 4300 	bics.w	r3, r2, #2147483648	@ 0x80000000
 800ea68:	d02f      	beq.n	800eaca <__ieee754_logf+0x6a>
 800ea6a:	2a00      	cmp	r2, #0
 800ea6c:	4613      	mov	r3, r2
 800ea6e:	db33      	blt.n	800ead8 <__ieee754_logf+0x78>
 800ea70:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ea74:	da40      	bge.n	800eaf8 <__ieee754_logf+0x98>
 800ea76:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 800ea7a:	db34      	blt.n	800eae6 <__ieee754_logf+0x86>
 800ea7c:	f04f 0c00 	mov.w	ip, #0
 800ea80:	4864      	ldr	r0, [pc, #400]	@ (800ec14 <__ieee754_logf+0x1b4>)
 800ea82:	f3c3 0116 	ubfx	r1, r3, #0, #23
 800ea86:	4408      	add	r0, r1
 800ea88:	f400 0200 	and.w	r2, r0, #8388608	@ 0x800000
 800ea8c:	f082 527e 	eor.w	r2, r2, #1065353216	@ 0x3f800000
 800ea90:	430a      	orrs	r2, r1
 800ea92:	15db      	asrs	r3, r3, #23
 800ea94:	ee00 2a10 	vmov	s0, r2
 800ea98:	3b7f      	subs	r3, #127	@ 0x7f
 800ea9a:	4a5f      	ldr	r2, [pc, #380]	@ (800ec18 <__ieee754_logf+0x1b8>)
 800ea9c:	4463      	add	r3, ip
 800ea9e:	f101 0c0f 	add.w	ip, r1, #15
 800eaa2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800eaa6:	ea0c 0202 	and.w	r2, ip, r2
 800eaaa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800eaae:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800eab2:	bb22      	cbnz	r2, 800eafe <__ieee754_logf+0x9e>
 800eab4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800eab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eabc:	d162      	bne.n	800eb84 <__ieee754_logf+0x124>
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	f040 8090 	bne.w	800ebe4 <__ieee754_logf+0x184>
 800eac4:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 800ec1c <__ieee754_logf+0x1bc>
 800eac8:	4770      	bx	lr
 800eaca:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ec20 <__ieee754_logf+0x1c0>
 800eace:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800ec1c <__ieee754_logf+0x1bc>
 800ead2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800ead6:	4770      	bx	lr
 800ead8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800eadc:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800ec1c <__ieee754_logf+0x1bc>
 800eae0:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800eae4:	4770      	bx	lr
 800eae6:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800ec24 <__ieee754_logf+0x1c4>
 800eaea:	ee60 7a27 	vmul.f32	s15, s0, s15
 800eaee:	f06f 0c18 	mvn.w	ip, #24
 800eaf2:	ee17 3a90 	vmov	r3, s15
 800eaf6:	e7c3      	b.n	800ea80 <__ieee754_logf+0x20>
 800eaf8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800eafc:	4770      	bx	lr
 800eafe:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800eb02:	ee70 7a27 	vadd.f32	s15, s0, s15
 800eb06:	ee07 3a10 	vmov	s14, r3
 800eb0a:	ee80 4a27 	vdiv.f32	s8, s0, s15
 800eb0e:	4846      	ldr	r0, [pc, #280]	@ (800ec28 <__ieee754_logf+0x1c8>)
 800eb10:	f5c1 1257 	rsb	r2, r1, #3522560	@ 0x35c000
 800eb14:	4408      	add	r0, r1
 800eb16:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800eb1a:	4302      	orrs	r2, r0
 800eb1c:	2a00      	cmp	r2, #0
 800eb1e:	ed9f 3a43 	vldr	s6, [pc, #268]	@ 800ec2c <__ieee754_logf+0x1cc>
 800eb22:	eddf 4a43 	vldr	s9, [pc, #268]	@ 800ec30 <__ieee754_logf+0x1d0>
 800eb26:	eddf 5a43 	vldr	s11, [pc, #268]	@ 800ec34 <__ieee754_logf+0x1d4>
 800eb2a:	eddf 3a43 	vldr	s7, [pc, #268]	@ 800ec38 <__ieee754_logf+0x1d8>
 800eb2e:	ed9f 5a43 	vldr	s10, [pc, #268]	@ 800ec3c <__ieee754_logf+0x1dc>
 800eb32:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800ec40 <__ieee754_logf+0x1e0>
 800eb36:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800ec44 <__ieee754_logf+0x1e4>
 800eb3a:	ee24 6a04 	vmul.f32	s12, s8, s8
 800eb3e:	eef8 2ac7 	vcvt.f32.s32	s5, s14
 800eb42:	ee26 7a06 	vmul.f32	s14, s12, s12
 800eb46:	eee7 4a03 	vfma.f32	s9, s14, s6
 800eb4a:	eea7 5a23 	vfma.f32	s10, s14, s7
 800eb4e:	eee4 5a87 	vfma.f32	s11, s9, s14
 800eb52:	eee5 6a07 	vfma.f32	s13, s10, s14
 800eb56:	eee5 7a87 	vfma.f32	s15, s11, s14
 800eb5a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800eb5e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800eb62:	dd2a      	ble.n	800ebba <__ieee754_logf+0x15a>
 800eb64:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800eb68:	ee20 7a07 	vmul.f32	s14, s0, s14
 800eb6c:	ee27 7a00 	vmul.f32	s14, s14, s0
 800eb70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb74:	ee67 7a84 	vmul.f32	s15, s15, s8
 800eb78:	bb3b      	cbnz	r3, 800ebca <__ieee754_logf+0x16a>
 800eb7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eb7e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800eb82:	4770      	bx	lr
 800eb84:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800ec48 <__ieee754_logf+0x1e8>
 800eb88:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eb8c:	eee0 7a47 	vfms.f32	s15, s0, s14
 800eb90:	ee20 7a00 	vmul.f32	s14, s0, s0
 800eb94:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d0f0      	beq.n	800eb7e <__ieee754_logf+0x11e>
 800eb9c:	ee07 3a90 	vmov	s15, r3
 800eba0:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 800ec4c <__ieee754_logf+0x1ec>
 800eba4:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ec50 <__ieee754_logf+0x1f0>
 800eba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebac:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800ebb0:	ee37 0a40 	vsub.f32	s0, s14, s0
 800ebb4:	ee97 0aa6 	vfnms.f32	s0, s15, s13
 800ebb8:	4770      	bx	lr
 800ebba:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ebbe:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ebc2:	b9e3      	cbnz	r3, 800ebfe <__ieee754_logf+0x19e>
 800ebc4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ebc8:	4770      	bx	lr
 800ebca:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 800ec4c <__ieee754_logf+0x1ec>
 800ebce:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800ec50 <__ieee754_logf+0x1f0>
 800ebd2:	eee2 7a86 	vfma.f32	s15, s5, s12
 800ebd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ebda:	ee37 0a40 	vsub.f32	s0, s14, s0
 800ebde:	ee92 0aa6 	vfnms.f32	s0, s5, s13
 800ebe2:	4770      	bx	lr
 800ebe4:	ee07 3a90 	vmov	s15, r3
 800ebe8:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800ec4c <__ieee754_logf+0x1ec>
 800ebec:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800ec50 <__ieee754_logf+0x1f0>
 800ebf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebf4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ebf8:	eea7 0a87 	vfma.f32	s0, s15, s14
 800ebfc:	4770      	bx	lr
 800ebfe:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800ec4c <__ieee754_logf+0x1ec>
 800ec02:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800ec50 <__ieee754_logf+0x1f0>
 800ec06:	eee2 7ae6 	vfms.f32	s15, s5, s13
 800ec0a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ec0e:	ee92 0a87 	vfnms.f32	s0, s5, s14
 800ec12:	4770      	bx	lr
 800ec14:	004afb20 	.word	0x004afb20
 800ec18:	007ffff0 	.word	0x007ffff0
 800ec1c:	00000000 	.word	0x00000000
 800ec20:	cc000000 	.word	0xcc000000
 800ec24:	4c000000 	.word	0x4c000000
 800ec28:	ffcf5c30 	.word	0xffcf5c30
 800ec2c:	3e178897 	.word	0x3e178897
 800ec30:	3e3a3325 	.word	0x3e3a3325
 800ec34:	3e924925 	.word	0x3e924925
 800ec38:	3e1cd04f 	.word	0x3e1cd04f
 800ec3c:	3e638e29 	.word	0x3e638e29
 800ec40:	3f2aaaab 	.word	0x3f2aaaab
 800ec44:	3ecccccd 	.word	0x3ecccccd
 800ec48:	3eaaaaab 	.word	0x3eaaaaab
 800ec4c:	3717f7d1 	.word	0x3717f7d1
 800ec50:	3f317180 	.word	0x3f317180

0800ec54 <_init>:
 800ec54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec56:	bf00      	nop
 800ec58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec5a:	bc08      	pop	{r3}
 800ec5c:	469e      	mov	lr, r3
 800ec5e:	4770      	bx	lr

0800ec60 <_fini>:
 800ec60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec62:	bf00      	nop
 800ec64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec66:	bc08      	pop	{r3}
 800ec68:	469e      	mov	lr, r3
 800ec6a:	4770      	bx	lr
 800ec6c:	0000      	movs	r0, r0
	...
