# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_ADC_FSM_0_0/sim/design_1_ADC_FSM_0_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_CLK_DIVIDER_0_0/sim/design_1_CLK_DIVIDER_0_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_0_0/sim/design_1_Edge_Detector_0_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_RAM_Controller_0_0/sim/design_1_RAM_Controller_0_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_1_0/sim/design_1_Edge_Detector_1_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_PreEmphasisFilter_0_0/sim/design_1_PreEmphasisFilter_0_0.v" \

verilog blk_mem_gen_v8_4_3  \
"../../../../Lab_ADC_Finalized.srcs/sources_1/bd/design_1/ipshared/c001/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../Lab_ADC_Finalized.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Lab_ADC_Finalized.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../Lab_ADC_Finalized.srcs/sim_1/new/tb_design.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
