 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  22.14	  vpr	  81.82 MiB	  	  -1	  -1	  1.50	  29500	  2	  0.12	  -1	  -1	  37736	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  83780	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  35.0 MiB	  0.98	  9365	  202198	  74776	  117229	  10193	  76.8 MiB	  1.40	  0.02	  4.8046	  -3913.87	  -4.8046	  4.8046	  1.69	  0.00610306	  0.00535177	  0.650008	  0.562031	  -1	  -1	  -1	  -1	  46	  14326	  15	  4.25198e+07	  9.94461e+06	  2.42825e+06	  3097.26	  10.53	  2.95135	  2.62498	  81963	  495902	  -1	  13813	  11	  2359	  2703	  832718	  314081	  4.94363	  4.94363	  -4384.42	  -4.94363	  -367.864	  -1.26276	  3.12000e+06	  3979.60	  0.25	  1.49	  0.70	  -1	  -1	  0.25	  0.183604	  0.168791	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  21.14	  vpr	  85.34 MiB	  	  -1	  -1	  1.46	  29488	  2	  0.17	  -1	  -1	  37984	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  87384	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  34.6 MiB	  1.02	  9365	  202198	  74776	  117229	  10193	  77.2 MiB	  1.49	  0.03	  4.8046	  -3913.87	  -4.8046	  4.8046	  1.72	  0.00745529	  0.00636204	  0.709181	  0.610899	  -1	  -1	  -1	  -1	  46	  14531	  14	  4.25198e+07	  9.94461e+06	  2.47848e+06	  3161.33	  10.27	  3.22179	  2.86209	  81963	  509322	  -1	  13895	  10	  2295	  2641	  564364	  164225	  5.2138	  5.2138	  -4583.26	  -5.2138	  -149.396	  -1.20609	  3.17357e+06	  4047.92	  0.16	  0.89	  0.46	  -1	  -1	  0.16	  0.127663	  0.117099	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  25.61	  vpr	  78.92 MiB	  	  -1	  -1	  1.51	  29244	  2	  0.15	  -1	  -1	  37516	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  80812	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  34.8 MiB	  0.83	  9442	  200140	  70475	  118412	  11253	  78.1 MiB	  1.44	  0.02	  4.10149	  -3784.12	  -4.10149	  4.10149	  1.51	  0.00620655	  0.00547017	  0.672177	  0.575194	  -1	  -1	  -1	  -1	  40	  16586	  15	  4.25198e+07	  9.94461e+06	  2.15085e+06	  2743.43	  14.64	  1.95101	  1.72006	  78831	  435812	  -1	  15579	  11	  2621	  3012	  1218850	  719774	  5.45816	  5.45816	  -4586.28	  -5.45816	  -1608.52	  -3.17721	  2.68809e+06	  3428.68	  0.23	  1.76	  0.54	  -1	  -1	  0.23	  0.216383	  0.199419	  15	  950	 
