// Seed: 3499791838
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  wand id_6 = 1;
  always_latch @* id_4[""] <= 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_6 = 1, id_7, id_8;
  module_0(
      id_3, id_6
  );
  wire id_9 = id_1;
  wire id_10;
  wire id_11;
endmodule
