Loading plugins phase: Elapsed time ==> 0s.281ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -d CY8C4245AXI-483 -s C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.875ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 ADXL345_sleep_xbee.v -verilog
======================================================================

======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 ADXL345_sleep_xbee.v -verilog
======================================================================

======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 -verilog ADXL345_sleep_xbee.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 29 08:50:13 2016


======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   vpp
Options  :    -yv2 -q10 ADXL345_sleep_xbee.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 29 08:50:13 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ADXL345_sleep_xbee.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 -verilog ADXL345_sleep_xbee.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 29 08:50:13 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\codegentemp\ADXL345_sleep_xbee.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\codegentemp\ADXL345_sleep_xbee.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  ADXL345_sleep_xbee.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 -verilog ADXL345_sleep_xbee.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 29 08:50:13 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\codegentemp\ADXL345_sleep_xbee.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\codegentemp\ADXL345_sleep_xbee.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Accelero:Net_1257\
	\Accelero:uncfg_rx_irq\
	\Accelero:Net_1099\
	\Accelero:Net_1258\
	\Accelero:Net_547\
	\Accelero:Net_891\
	\Accelero:Net_1001\
	\Accelero:Net_899\
	\zigbee:BUART:HalfDuplexSend\
	\zigbee:BUART:FinalAddrMode_2\
	\zigbee:BUART:FinalAddrMode_1\
	\zigbee:BUART:FinalAddrMode_0\
	\zigbee:BUART:reset_sr\
	Net_51
	Net_52


Deleted 15 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Accelero:Net_452\ to \Accelero:Net_459\
Aliasing \Accelero:Net_1194\ to \Accelero:Net_459\
Aliasing \Accelero:Net_1195\ to \Accelero:Net_459\
Aliasing \Accelero:Net_1196\ to \Accelero:Net_459\
Aliasing zero to \Accelero:Net_459\
Aliasing one to \Accelero:tmpOE__sda_net_0\
Aliasing \Accelero:tmpOE__scl_net_0\ to \Accelero:tmpOE__sda_net_0\
Aliasing \Accelero:Net_747\ to \Accelero:Net_459\
Aliasing Net_26 to \Accelero:Net_459\
Aliasing \zigbee:BUART:tx_hd_send_break\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:FinalParityType_1\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:FinalParityType_0\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:tx_ctrl_mark\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:tx_status_6\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:tx_status_5\ to \Accelero:Net_459\
Aliasing \zigbee:BUART:tx_status_4\ to \Accelero:Net_459\
Aliasing tmpOE__Pin_tx_net_0 to \Accelero:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_gestion_sleep_xbee_net_0 to \Accelero:tmpOE__sda_net_0\
Aliasing Net_48D to \Accelero:Net_459\
Removing Lhs of wire \Accelero:Net_652\[3] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_452\[4] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_1194\[5] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_1195\[6] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_1196\[7] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_654\[8] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_1170\[11] = \Accelero:Net_847\[1]
Removing Lhs of wire \Accelero:Net_990\[12] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_909\[13] = \Accelero:Net_459\[2]
Removing Lhs of wire \Accelero:Net_663\[14] = \Accelero:Net_459\[2]
Removing Rhs of wire zero[17] = \Accelero:Net_459\[2]
Removing Rhs of wire one[21] = \Accelero:tmpOE__sda_net_0\[16]
Removing Lhs of wire \Accelero:tmpOE__scl_net_0\[24] = one[21]
Removing Lhs of wire \Accelero:Net_1175\[33] = zero[17]
Removing Lhs of wire \Accelero:Net_747\[34] = zero[17]
Removing Lhs of wire \zigbee:Net_61\[58] = \zigbee:Net_9\[57]
Removing Lhs of wire Net_26[62] = zero[17]
Removing Lhs of wire \zigbee:BUART:tx_hd_send_break\[63] = zero[17]
Removing Lhs of wire \zigbee:BUART:FinalParityType_1\[65] = zero[17]
Removing Lhs of wire \zigbee:BUART:FinalParityType_0\[66] = zero[17]
Removing Lhs of wire \zigbee:BUART:tx_ctrl_mark\[70] = zero[17]
Removing Rhs of wire \zigbee:BUART:tx_bitclk_enable_pre\[81] = \zigbee:BUART:tx_bitclk_dp\[117]
Removing Lhs of wire \zigbee:BUART:tx_counter_tc\[127] = \zigbee:BUART:tx_counter_dp\[118]
Removing Lhs of wire \zigbee:BUART:tx_status_6\[128] = zero[17]
Removing Lhs of wire \zigbee:BUART:tx_status_5\[129] = zero[17]
Removing Lhs of wire \zigbee:BUART:tx_status_4\[130] = zero[17]
Removing Lhs of wire \zigbee:BUART:tx_status_1\[132] = \zigbee:BUART:tx_fifo_empty\[95]
Removing Lhs of wire \zigbee:BUART:tx_status_3\[134] = \zigbee:BUART:tx_fifo_notfull\[94]
Removing Lhs of wire tmpOE__Pin_tx_net_0[142] = one[21]
Removing Lhs of wire tmpOE__Pin_gestion_sleep_xbee_net_0[148] = one[21]
Removing Lhs of wire \zigbee:BUART:reset_reg\\D\[156] = zero[17]
Removing Lhs of wire Net_48D[161] = zero[17]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \zigbee:BUART:tx_ctrl_mark_last\\D\[163] = \zigbee:BUART:tx_ctrl_mark_last\[138]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -dcpsoc3 ADXL345_sleep_xbee.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.656ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 29 March 2016 08:50:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dylan\Desktop\ADXL345_sleep_xbee_wdt_topdesign\ADXL345_sleep_xbee.cydsn\ADXL345_sleep_xbee.cyprj -d CY8C4245AXI-483 ADXL345_sleep_xbee.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \zigbee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_48 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'Accelero_SCBCLK'. Signal=\Accelero:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'zigbee_IntClock'. Fanout=1, Signal=\zigbee:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \zigbee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \zigbee:BUART:tx_parity_bit\, Duplicate of \zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\zigbee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \zigbee:BUART:tx_parity_bit\ (fanout=0)

    Removing \zigbee:BUART:tx_mark\, Duplicate of \zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\zigbee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \zigbee:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \Accelero:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Accelero:sda(0)\__PA ,
            fb => \Accelero:Net_581\ ,
            pad => \Accelero:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Accelero:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Accelero:scl(0)\__PA ,
            fb => \Accelero:Net_580\ ,
            pad => \Accelero:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_tx(0)__PA ,
            input => Net_22 ,
            pad => Pin_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_gestion_sleep_xbee(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_gestion_sleep_xbee(0)__PA ,
            pad => Pin_gestion_sleep_xbee(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_22, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:txn\
        );
        Output = Net_22 (fanout=1)

    MacroCell: Name=\zigbee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\
            + !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\
        );
        Output = \zigbee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\zigbee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              \zigbee:BUART:tx_fifo_empty\ * \zigbee:BUART:tx_state_2\
        );
        Output = \zigbee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\zigbee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:tx_fifo_notfull\
        );
        Output = \zigbee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\zigbee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \zigbee:BUART:txn\ * \zigbee:BUART:tx_state_1\ * 
              !\zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:txn\ * \zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_shift_out\ * !\zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\ * !\zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_shift_out\ * !\zigbee:BUART:tx_state_2\ * 
              !\zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:txn\ (fanout=2)

    MacroCell: Name=\zigbee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_0\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\zigbee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              !\zigbee:BUART:tx_fifo_empty\
            + !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_fifo_empty\ * !\zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              \zigbee:BUART:tx_fifo_empty\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_0\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\zigbee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\ * \zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\zigbee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_bitclk_enable_pre\
        );
        Output = \zigbee:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\zigbee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \zigbee:Net_9_digital\ ,
            cs_addr_2 => \zigbee:BUART:tx_state_1\ ,
            cs_addr_1 => \zigbee:BUART:tx_state_0\ ,
            cs_addr_0 => \zigbee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \zigbee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \zigbee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \zigbee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\zigbee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \zigbee:Net_9_digital\ ,
            cs_addr_0 => \zigbee:BUART:counter_load_not\ ,
            ce0_reg => \zigbee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \zigbee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\zigbee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \zigbee:Net_9_digital\ ,
            status_3 => \zigbee:BUART:tx_fifo_notfull\ ,
            status_2 => \zigbee:BUART:tx_status_2\ ,
            status_1 => \zigbee:BUART:tx_fifo_empty\ ,
            status_0 => \zigbee:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Accelero:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =WdtIsr
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    6 :   30 :   36 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :   23 :   32 : 28.13 %
  Unique P-terms              :   20 :   44 :   64 : 31.25 %
  Total P-terms               :   23 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech mapping phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1352946s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0009339 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            5.75
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 45, final cost is 45 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       8.00 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\zigbee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              \zigbee:BUART:tx_fifo_empty\ * \zigbee:BUART:tx_state_2\
        );
        Output = \zigbee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\zigbee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:tx_fifo_notfull\
        );
        Output = \zigbee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\zigbee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              !\zigbee:BUART:tx_fifo_empty\
            + !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_fifo_empty\ * !\zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * 
              \zigbee:BUART:tx_fifo_empty\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_0\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_22, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\zigbee:BUART:txn\
        );
        Output = Net_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\zigbee:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \zigbee:BUART:txn\ * \zigbee:BUART:tx_state_1\ * 
              !\zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:txn\ * \zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_shift_out\ * !\zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\ * !\zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_shift_out\ * !\zigbee:BUART:tx_state_2\ * 
              !\zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\zigbee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \zigbee:Net_9_digital\ ,
        cs_addr_2 => \zigbee:BUART:tx_state_1\ ,
        cs_addr_1 => \zigbee:BUART:tx_state_0\ ,
        cs_addr_0 => \zigbee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \zigbee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \zigbee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \zigbee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\zigbee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \zigbee:Net_9_digital\ ,
        status_3 => \zigbee:BUART:tx_fifo_notfull\ ,
        status_2 => \zigbee:BUART:tx_status_2\ ,
        status_1 => \zigbee:BUART:tx_fifo_empty\ ,
        status_0 => \zigbee:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\zigbee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\ * \zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\zigbee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \zigbee:BUART:tx_state_1\ * \zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\ * \zigbee:BUART:tx_state_2\
            + \zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_counter_dp\ * \zigbee:BUART:tx_bitclk\
            + \zigbee:BUART:tx_state_0\ * !\zigbee:BUART:tx_state_2\ * 
              \zigbee:BUART:tx_bitclk\
        );
        Output = \zigbee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\zigbee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\zigbee:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_state_2\
            + !\zigbee:BUART:tx_bitclk_enable_pre\
        );
        Output = \zigbee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\zigbee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              \zigbee:BUART:tx_bitclk_enable_pre\
            + !\zigbee:BUART:tx_state_1\ * !\zigbee:BUART:tx_state_0\ * 
              !\zigbee:BUART:tx_state_2\
        );
        Output = \zigbee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\zigbee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \zigbee:Net_9_digital\ ,
        cs_addr_0 => \zigbee:BUART:counter_load_not\ ,
        ce0_reg => \zigbee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \zigbee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =WdtIsr
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\Accelero:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_tx(0)__PA ,
        input => Net_22 ,
        pad => Pin_tx(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_gestion_sleep_xbee(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_gestion_sleep_xbee(0)__PA ,
        pad => Pin_gestion_sleep_xbee(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Accelero:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Accelero:scl(0)\__PA ,
        fb => \Accelero:Net_580\ ,
        pad => \Accelero:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Accelero:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Accelero:sda(0)\__PA ,
        fb => \Accelero:Net_581\ ,
        pad => \Accelero:sda(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \Accelero:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: 
    WDT Block @ F(WDT,0): 
    m0s8wdtcell: Name =WDT
        PORT MAP (
            wdt_int => WDT_INT_OUT );
        Properties:
        {
        }
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\Accelero:SCB\
        PORT MAP (
            clock => \Accelero:Net_847_ff2\ ,
            interrupt => Net_1 ,
            tx => \Accelero:Net_1062\ ,
            rts => \Accelero:Net_1053\ ,
            mosi_m => \Accelero:Net_1061\ ,
            select_m_3 => \Accelero:ss_3\ ,
            select_m_2 => \Accelero:ss_2\ ,
            select_m_1 => \Accelero:ss_1\ ,
            select_m_0 => \Accelero:ss_0\ ,
            sclk_m => \Accelero:Net_1059\ ,
            miso_s => \Accelero:Net_1055\ ,
            scl => \Accelero:Net_580\ ,
            sda => \Accelero:Net_581\ ,
            tx_req => Net_4 ,
            rx_req => Net_3 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \zigbee:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   0 |   5 |     * |      NONE |         CMOS_OUT |                 Pin_tx(0) | In(Net_22)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   3 |   5 |     * |      NONE |         CMOS_OUT | Pin_gestion_sleep_xbee(0) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         \Accelero:scl(0)\ | FB(\Accelero:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         \Accelero:sda(0)\ | FB(\Accelero:Net_581\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ADXL345_sleep_xbee_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.343ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.390ms
API generation phase: Elapsed time ==> 1s.843ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
