# Verilog_Coding_Practice

First Verilog Phrase using three different modeling styles
1. Structural modeling (uses pre-defined primitives in library)
2. Dataflow modeling (Uses concurrent assignment statement)
3. Behavioral modeling (uses always block)

Above three modeling styles are used to design
1. 4-bit comparator
2. 2:1 Mux
