# Reading pref.tcl
# OpenFile {D:/VLSI Programs/Verilog Labs/LAB -1 FULL ADDER/rtl/full_adder.v}
