{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696349449526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696349449526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:10:49 2023 " "Processing started: Tue Oct  3 13:10:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696349449526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696349449526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor " "Command: quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696349449526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696349449914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696349449914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tricolor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tricolor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tricolor " "Found entity 1: tricolor" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349456999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696349456999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tricolor " "Elaborating entity \"tricolor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696349457205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/rom/dependencies/rom.vhd 2 1 " "Using design file /users/11814183/documents/github/processador/rom/dependencies/rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458032 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst " "Elaborating entity \"rom\" for hierarchy \"rom:inst\"" {  } { { "tricolor.bdf" "inst" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mem01.mif " "Parameter \"init_file\" = \"../Mem01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696349458244 ""}  } { { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696349458244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i224 " "Found entity 1: altsyncram_i224" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696349458316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i224 rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated " "Elaborating entity \"altsyncram_i224\" for hierarchy \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/contador/dependencies/contador.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/contador/dependencies/contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst1\"" {  } { { "tricolor.bdf" "inst1" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 248 384 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/contador/dependencies/jump.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/contador/dependencies/jump.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Jump " "Found entity 1: Jump" {  } { { "jump.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/contador/dependencies/jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump Contador:inst1\|Jump:inst14 " "Elaborating entity \"Jump\" for hierarchy \"Contador:inst1\|Jump:inst14\"" {  } { { "contador.bdf" "inst14" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 72 440 536 184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458370 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "unidadecontrole.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:inst2 " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:inst2\"" {  } { { "tricolor.bdf" "inst2" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 144 416 632 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/unidadecontrole/dependencies/extract.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/unidadecontrole/dependencies/extract.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extract " "Found entity 1: extract" {  } { { "extract.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/unidadecontrole/dependencies/extract.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extract UnidadeControle:inst2\|extract:inst " "Elaborating entity \"extract\" for hierarchy \"UnidadeControle:inst2\|extract:inst\"" {  } { { "unidadecontrole.bdf" "inst" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { { 8 272 488 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxbarula " "Found entity 1: muxbarula" {  } { { "muxbarula.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/unidadecontrole/dependencies/muxbarula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbarula UnidadeControle:inst2\|muxbarula:inst2 " "Elaborating entity \"muxbarula\" for hierarchy \"UnidadeControle:inst2\|muxbarula:inst2\"" {  } { { "unidadecontrole.bdf" "inst2" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { { 96 736 872 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/registrador/dependencies/registrador.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/registrador/dependencies/registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst3 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst3\"" {  } { { "tricolor.bdf" "inst3" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 312 744 840 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/registrador/dependencies/mux2x1.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/registrador/dependencies/mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 registrador:inst3\|MUX2x1:inst5 " "Elaborating entity \"MUX2x1\" for hierarchy \"registrador:inst3\|MUX2x1:inst5\"" {  } { { "registrador.bdf" "inst5" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { { 192 232 328 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/ula.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst5 " "Elaborating entity \"ula\" for hierarchy \"ula:inst5\"" {  } { { "tricolor.bdf" "inst5" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 152 808 976 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula06.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula06.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula06 " "Found entity 1: aula06" {  } { { "aula06.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula06 ula:inst5\|aula06:inst100 " "Elaborating entity \"aula06\" for hierarchy \"ula:inst5\|aula06:inst100\"" {  } { { "ula.bdf" "inst100" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 64 872 992 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula05.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula05.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula05 " "Found entity 1: aula05" {  } { { "aula05.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula05 ula:inst5\|aula06:inst100\|aula05:inst6 " "Elaborating entity \"aula05\" for hierarchy \"ula:inst5\|aula06:inst100\|aula05:inst6\"" {  } { { "aula06.bdf" "inst6" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { { 528 640 736 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula08.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula08.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula08 " "Found entity 1: aula08" {  } { { "aula08.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula08 ula:inst5\|aula08:inst2 " "Elaborating entity \"aula08\" for hierarchy \"ula:inst5\|aula08:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 280 872 1008 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula07.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula07.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula07 " "Found entity 1: aula07" {  } { { "aula07.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula07.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula07 ula:inst5\|aula08:inst2\|aula07:inst5 " "Elaborating entity \"aula07\" for hierarchy \"ula:inst5\|aula08:inst2\|aula07:inst5\"" {  } { { "aula08.bdf" "inst5" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { { 520 616 784 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula10.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula10 " "Found entity 1: aula10" {  } { { "aula10.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula10 ula:inst5\|aula10:inst3 " "Elaborating entity \"aula10\" for hierarchy \"ula:inst5\|aula10:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 496 872 1000 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/aula11.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/aula11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula11 " "Found entity 1: aula11" {  } { { "aula11.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula11 ula:inst5\|aula11:inst4 " "Elaborating entity \"aula11\" for hierarchy \"ula:inst5\|aula11:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 704 888 984 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/11814183/documents/github/processador/ula/dependencies/mux2.bdf 1 1 " "Using design file /users/11814183/documents/github/processador/ula/dependencies/mux2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/mux2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696349458689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696349458689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ula:inst5\|aula11:inst4\|mux2:inst29 " "Elaborating entity \"mux2\" for hierarchy \"ula:inst5\|aula11:inst4\|mux2:inst29\"" {  } { { "aula11.bdf" "inst29" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { { 1024 504 616 1120 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349458690 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[7\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[8\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[9\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[12\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[13\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[14\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[15\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458801 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696349458801 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696349458801 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[10\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[11\] " "Synthesized away node \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.vhd" "" { Text "C:/Users/11814183/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } } { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349458805 "|tricolor|rom:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696349458805 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696349458805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696349459143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696349459267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696349459267 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -120 -72 96 -104 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349459311 "|tricolor|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MASTER_RESET " "No output dependent on input pin \"MASTER_RESET\"" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -152 -80 104 -136 "MASTER_RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696349459311 "|tricolor|MASTER_RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696349459311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696349459311 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696349459311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696349459311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696349459337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:10:59 2023 " "Processing ended: Tue Oct  3 13:10:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696349459337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696349459337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696349459337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696349459337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696349460519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696349460519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:11:00 2023 " "Processing started: Tue Oct  3 13:11:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696349460519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696349460519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tricolor -c tricolor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696349460519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696349460608 ""}
{ "Info" "0" "" "Project  = tricolor" {  } {  } 0 0 "Project  = tricolor" 0 0 "Fitter" 0 0 1696349460609 ""}
{ "Info" "0" "" "Revision = tricolor" {  } {  } 0 0 "Revision = tricolor" 0 0 "Fitter" 0 0 1696349460609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696349460718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696349460718 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tricolor 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"tricolor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696349460725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696349460759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696349460759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696349460975 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696349461002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696349461106 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696349461286 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696349464852 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349464870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696349464873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696349464873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696349464873 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696349464873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696349464874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696349464874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696349464874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696349464874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696349464874 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349464880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tricolor.sdc " "Synopsys Design Constraints File file not found: 'tricolor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696349467360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696349467361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1696349467361 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1696349467361 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696349467362 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1696349467362 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696349467362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696349467364 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696349467406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349467626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696349467823 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696349467964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349467964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696349468449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696349470444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696349470444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696349470532 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696349470532 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696349470532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349470536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696349471244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696349471256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696349471511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696349471511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696349471734 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696349472526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/output_files/tricolor.fit.smsg " "Generated suppressed messages file C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/output_files/tricolor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696349472747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6170 " "Peak virtual memory: 6170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696349473102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:11:13 2023 " "Processing ended: Tue Oct  3 13:11:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696349473102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696349473102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696349473102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696349473102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696349474147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696349474147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:11:14 2023 " "Processing started: Tue Oct  3 13:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696349474147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696349474147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tricolor -c tricolor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696349474148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696349474737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696349476785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696349477021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:11:17 2023 " "Processing ended: Tue Oct  3 13:11:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696349477021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696349477021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696349477021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696349477021 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696349477661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696349478175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696349478175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:11:17 2023 " "Processing started: Tue Oct  3 13:11:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696349478175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696349478175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tricolor -c tricolor " "Command: quartus_sta tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696349478176 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696349478270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696349478741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696349478741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349478776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349478776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tricolor.sdc " "Synopsys Design Constraints File file not found: 'tricolor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696349479043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349479043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696349479043 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696349479043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696349479043 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696349479044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696349479044 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1696349479070 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696349479072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479120 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696349479124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696349479150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696349479622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349479655 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696349479655 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696349479655 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696349479655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349479684 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696349479687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696349479819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696349480193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349480224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696349480224 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696349480224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696349480224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480247 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696349480253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696349480377 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696349480377 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696349480377 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696349480377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696349480406 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696349480858 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696349480858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696349480898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:11:20 2023 " "Processing ended: Tue Oct  3 13:11:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696349480898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696349480898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696349480898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696349480898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1696349481960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696349481961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 13:11:21 2023 " "Processing started: Tue Oct  3 13:11:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696349481961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696349481961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tricolor -c tricolor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696349481961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1696349482677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tricolor.vho C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/simulation/modelsim/ simulation " "Generated file tricolor.vho in folder \"C:/Users/11814183/Documents/GitHub/Processador/main/tricolor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696349482733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696349482770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 13:11:22 2023 " "Processing ended: Tue Oct  3 13:11:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696349482770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696349482770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696349482770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696349482770 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696349483405 ""}
