
*** Running vivado
    with args -log main_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug 28 17:15:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.484 ; gain = 13.902 ; free physical = 4526 ; free virtual = 9899
Command: link_design -top main_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1676.617 ; gain = 0.000 ; free physical = 4355 ; free virtual = 9728
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.207 ; gain = 0.000 ; free physical = 4241 ; free virtual = 9615
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.207 ; gain = 407.723 ; free physical = 4241 ; free virtual = 9615
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1975.965 ; gain = 80.758 ; free physical = 4202 ; free virtual = 9575

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e11aea96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.793 ; gain = 460.828 ; free physical = 3802 ; free virtual = 9176

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Phase 1 Initialization | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Retarget | Checksum: 1e11aea96
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e11aea96

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Constant propagation | Checksum: 1e11aea96
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Phase 5 Sweep | Checksum: 1fb9b4087

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2773.715 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Sweep | Checksum: 1fb9b4087
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fb9b4087

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837
BUFG optimization | Checksum: 1fb9b4087
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fb9b4087

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837
Shift Register Optimization | Checksum: 1fb9b4087
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fbef46b6

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837
Post Processing Netlist | Checksum: 1fbef46b6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837
Phase 9 Finalization | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2805.730 ; gain = 32.016 ; free physical = 3463 ; free virtual = 8837

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
Ending Netlist Obfuscation Task | Checksum: 1eae29ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3463 ; free virtual = 8837
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2805.730 ; gain = 910.523 ; free physical = 3463 ; free virtual = 8837
INFO: [Vivado 12-24828] Executing command : report_drc -file main_top_drc_opted.rpt -pb main_top_drc_opted.pb -rpx main_top_drc_opted.rpx
Command: report_drc -file main_top_drc_opted.rpt -pb main_top_drc_opted.pb -rpx main_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3440 ; free virtual = 8814
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3440 ; free virtual = 8814
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3440 ; free virtual = 8814
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3439 ; free virtual = 8813
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3439 ; free virtual = 8813
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3437 ; free virtual = 8812
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2805.730 ; gain = 0.000 ; free physical = 3437 ; free virtual = 8811
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2847.426 ; gain = 0.000 ; free physical = 3394 ; free virtual = 8768
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f96d4f9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2847.426 ; gain = 0.000 ; free physical = 3394 ; free virtual = 8768
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2847.426 ; gain = 0.000 ; free physical = 3394 ; free virtual = 8768

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167fabc4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2847.426 ; gain = 0.000 ; free physical = 3383 ; free virtual = 8757

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 246863b1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3383 ; free virtual = 8758

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 246863b1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3383 ; free virtual = 8758
Phase 1 Placer Initialization | Checksum: 246863b1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3383 ; free virtual = 8758

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 213396143

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8798

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 227ef179f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3424 ; free virtual = 8799

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 227ef179f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3424 ; free virtual = 8799

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21d9d2e3d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3424 ; free virtual = 8798

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b0422010

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3424 ; free virtual = 8798

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 22 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 2, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 8 LUTs, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3423 ; free virtual = 8797

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             10  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             10  |                    18  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17adeb0b3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8797
Phase 2.5 Global Place Phase2 | Checksum: 25093c695

Time (s): cpu = 00:00:44 ; elapsed = 00:00:09 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8797
Phase 2 Global Placement | Checksum: 25093c695

Time (s): cpu = 00:00:44 ; elapsed = 00:00:09 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8797

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2449aad17

Time (s): cpu = 00:00:45 ; elapsed = 00:00:09 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8797

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16eba0e22

Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3422 ; free virtual = 8796

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb1d21f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3422 ; free virtual = 8796

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa89fc42

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3422 ; free virtual = 8796

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20232edac

Time (s): cpu = 00:00:49 ; elapsed = 00:00:11 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3423 ; free virtual = 8797

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ff9bf015

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3422 ; free virtual = 8796

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f8d2d3b8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3421 ; free virtual = 8795

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f1e8fd82

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3421 ; free virtual = 8795

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22b72d2ad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:12 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3417 ; free virtual = 8791
Phase 3 Detail Placement | Checksum: 22b72d2ad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:12 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3417 ; free virtual = 8791

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b50ad500

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.402 | TNS=-10.305 |
Phase 1 Physical Synthesis Initialization | Checksum: 17e6441e2

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3417 ; free virtual = 8791
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21e9eae32

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3417 ; free virtual = 8791
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b50ad500

Time (s): cpu = 00:00:54 ; elapsed = 00:00:12 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3417 ; free virtual = 8791

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.468. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 175ba7432

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790
Phase 4.1 Post Commit Optimization | Checksum: 175ba7432

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175ba7432

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 175ba7432

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790
Phase 4.3 Placer Reporting | Checksum: 175ba7432

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3416 ; free virtual = 8790

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1be2671

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790
Ending Placer Task | Checksum: 13d41945e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2886.469 ; gain = 39.043 ; free physical = 3416 ; free virtual = 8790
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2886.469 ; gain = 80.738 ; free physical = 3416 ; free virtual = 8790
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8783
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_top_utilization_placed.rpt -pb main_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file main_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3400 ; free virtual = 8774
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3400 ; free virtual = 8774
Wrote PlaceDB: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3399 ; free virtual = 8775
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3399 ; free virtual = 8775
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3399 ; free virtual = 8775
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3398 ; free virtual = 8775
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3398 ; free virtual = 8775
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3398 ; free virtual = 8775
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3370 ; free virtual = 8745
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.468 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3370 ; free virtual = 8745
Wrote PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3350 ; free virtual = 8728
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3350 ; free virtual = 8728
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3350 ; free virtual = 8727
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3349 ; free virtual = 8727
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3349 ; free virtual = 8727
Write Physdb Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2886.469 ; gain = 0.000 ; free physical = 3349 ; free virtual = 8727
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2baf08f8 ConstDB: 0 ShapeSum: 71112f0f RouteDB: a0815c57
Post Restoration Checksum: NetGraph: a5e2bc0a | NumContArr: 5199e552 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27cce9696

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2981.719 ; gain = 95.250 ; free physical = 3249 ; free virtual = 8625

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27cce9696

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2981.719 ; gain = 95.250 ; free physical = 3241 ; free virtual = 8617

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27cce9696

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2981.719 ; gain = 95.250 ; free physical = 3241 ; free virtual = 8617
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24e3b5ec5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.477  | TNS=0.000  | WHS=-0.148 | THS=-13.668|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1802
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1802
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26173c042

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26173c042

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22ad02bb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
Phase 4 Initial Routing | Checksum: 22ad02bb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22af33959

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
Phase 5 Rip-up And Reroute | Checksum: 22af33959

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 248b83210

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.420  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 248b83210

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 248b83210

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
Phase 6 Delay and Skew Optimization | Checksum: 248b83210

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.420  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d21c5627

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
Phase 7 Post Hold Fix | Checksum: 1d21c5627

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.445986 %
  Global Horizontal Routing Utilization  = 0.422827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d21c5627

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d21c5627

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2340bf9c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2340bf9c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.420  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2340bf9c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
Total Elapsed time in route_design: 25.6 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 189b24d11

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 189b24d11

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3014.781 ; gain = 128.312 ; free physical = 3206 ; free virtual = 8582
INFO: [Vivado 12-24828] Executing command : report_drc -file main_top_drc_routed.rpt -pb main_top_drc_routed.pb -rpx main_top_drc_routed.rpx
Command: report_drc -file main_top_drc_routed.rpt -pb main_top_drc_routed.pb -rpx main_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_top_methodology_drc_routed.rpt -pb main_top_methodology_drc_routed.pb -rpx main_top_methodology_drc_routed.rpx
Command: report_methodology -file main_top_methodology_drc_routed.rpt -pb main_top_methodology_drc_routed.pb -rpx main_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_top_timing_summary_routed.rpt -pb main_top_timing_summary_routed.pb -rpx main_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_top_route_status.rpt -pb main_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_top_bus_skew_routed.rpt -pb main_top_bus_skew_routed.pb -rpx main_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file main_top_power_routed.rpt -pb main_top_power_summary_routed.pb -rpx main_top_power_routed.rpx
Command: report_power -file main_top_power_routed.rpt -pb main_top_power_summary_routed.pb -rpx main_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:45 ; elapsed = 00:00:12 . Memory (MB): peak = 3164.141 ; gain = 149.359 ; free physical = 3122 ; free virtual = 8499
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3122 ; free virtual = 8499
Wrote PlaceDB: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8502
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8502
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8502
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3123 ; free virtual = 8502
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3122 ; free virtual = 8502
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3164.141 ; gain = 0.000 ; free physical = 3122 ; free virtual = 8502
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_routed.dcp' has been generated.
Command: write_bitstream -force main_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11667840 bits.
Writing bitstream ./main_top.bit...
Writing bitstream ./main_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3414.883 ; gain = 250.742 ; free physical = 2806 ; free virtual = 8186
INFO: [Common 17-206] Exiting Vivado at Thu Aug 28 17:17:27 2025...
