

================================================================
== Vitis HLS Report for 'write_data'
================================================================
* Date:           Tue Mar  7 22:13:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_190_p2      |         +|   0|  0|  14|           6|           6|
    |add_ln97_1_fu_111_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln97_fu_123_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln99_fu_159_p2       |         +|   0|  0|  13|           4|           1|
    |icmp_ln97_fu_105_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln99_fu_129_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln97_1_fu_143_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln97_fu_135_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  84|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_r_load               |   9|          2|    4|          8|
    |c_fu_48                               |   9|          2|    4|          8|
    |indvar_flatten_fu_56                  |   9|          2|    7|         14|
    |r_fu_52                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  1|   0|    1|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |  1|   0|    1|          0|
    |c_fu_48                              |  4|   0|    4|          0|
    |indvar_flatten_fu_56                 |  7|   0|    7|          0|
    |r_fu_52                              |  4|   0|    4|          0|
    |select_ln97_reg_237                  |  4|   0|    4|          0|
    |trunc_ln100_1_reg_248                |  3|   0|    3|          0|
    |trunc_ln100_1_reg_248_pp0_iter1_reg  |  3|   0|    3|          0|
    |trunc_ln100_reg_242                  |  3|   0|    3|          0|
    |trunc_ln100_reg_242_pp0_iter1_reg    |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 36|   0|   36|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|buf_r_address0     |  out|    6|   ap_memory|         buf_r|         array|
|buf_r_ce0          |  out|    1|   ap_memory|         buf_r|         array|
|buf_r_q0           |   in|   16|   ap_memory|         buf_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln97 = store i7 0, i7 %indvar_flatten" [dct.cpp:97]   --->   Operation 10 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln97 = store i4 0, i4 %r" [dct.cpp:97]   --->   Operation 11 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln97 = store i4 0, i4 %c" [dct.cpp:97]   --->   Operation 12 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc" [dct.cpp:97]   --->   Operation 13 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:97]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln97 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:97]   --->   Operation 16 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln97_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:97]   --->   Operation 17 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc8, void %for.end10" [dct.cpp:97]   --->   Operation 18 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:99]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:97]   --->   Operation 20 'load' 'r_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %r_load, i4 1" [dct.cpp:97]   --->   Operation 21 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln99 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:99]   --->   Operation 22 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln97 = select i1 %icmp_ln99, i4 0, i4 %c_load" [dct.cpp:97]   --->   Operation 23 'select' 'select_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln97_1 = select i1 %icmp_ln99, i4 %add_ln97, i4 %r_load" [dct.cpp:97]   --->   Operation 24 'select' 'select_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i4 %select_ln97_1" [dct.cpp:100]   --->   Operation 25 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i4 %select_ln97" [dct.cpp:100]   --->   Operation 26 'trunc' 'trunc_ln100_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln99 = add i4 %select_ln97, i4 1" [dct.cpp:99]   --->   Operation 27 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln99 = store i7 %add_ln97_1, i7 %indvar_flatten" [dct.cpp:99]   --->   Operation 28 'store' 'store_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln99 = store i4 %select_ln97_1, i4 %r" [dct.cpp:99]   --->   Operation 29 'store' 'store_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln99 = store i4 %add_ln99, i4 %c" [dct.cpp:99]   --->   Operation 30 'store' 'store_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln100, i3 0" [dct.cpp:100]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i4 %select_ln97" [dct.cpp:100]   --->   Operation 32 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln100 = add i6 %tmp, i6 %zext_ln100_1" [dct.cpp:100]   --->   Operation 33 'add' 'add_ln100' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i6 %add_ln100" [dct.cpp:100]   --->   Operation 34 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_r, i64 0, i64 %zext_ln100_2" [dct.cpp:100]   --->   Operation 35 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:100]   --->   Operation 36 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [dct.cpp:102]   --->   Operation 47 'ret' 'ret_ln102' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [dct.cpp:94]   --->   Operation 40 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:100]   --->   Operation 41 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln100, i3 %trunc_ln100_1" [dct.cpp:100]   --->   Operation 42 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i6 %add_ln" [dct.cpp:100]   --->   Operation 43 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln100" [dct.cpp:100]   --->   Operation 44 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln100 = store i16 %buf_load, i6 %output_r_addr" [dct.cpp:100]   --->   Operation 45 'store' 'store_ln100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc" [dct.cpp:99]   --->   Operation 46 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 0100]
r                   (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln97          (store            ) [ 0000]
store_ln97          (store            ) [ 0000]
store_ln97          (store            ) [ 0000]
br_ln97             (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln97           (icmp             ) [ 0110]
add_ln97_1          (add              ) [ 0000]
br_ln97             (br               ) [ 0000]
c_load              (load             ) [ 0000]
r_load              (load             ) [ 0000]
add_ln97            (add              ) [ 0000]
icmp_ln99           (icmp             ) [ 0000]
select_ln97         (select           ) [ 0110]
select_ln97_1       (select           ) [ 0000]
trunc_ln100         (trunc            ) [ 0111]
trunc_ln100_1       (trunc            ) [ 0111]
add_ln99            (add              ) [ 0000]
store_ln99          (store            ) [ 0000]
store_ln99          (store            ) [ 0000]
store_ln99          (store            ) [ 0000]
tmp                 (bitconcatenate   ) [ 0000]
zext_ln100_1        (zext             ) [ 0000]
add_ln100           (add              ) [ 0000]
zext_ln100_2        (zext             ) [ 0000]
buf_addr            (getelementptr    ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln94   (specloopname     ) [ 0000]
buf_load            (load             ) [ 0000]
add_ln              (bitconcatenate   ) [ 0000]
zext_ln100          (zext             ) [ 0000]
output_r_addr       (getelementptr    ) [ 0000]
store_ln100         (store            ) [ 0000]
br_ln99             (br               ) [ 0000]
ret_ln102           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="c_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_r_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln100_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln97_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln97_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln97_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln97_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln97_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="c_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln97_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln99_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln97_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln97_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln100_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln100_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln99_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln99_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln99_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln99_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln100_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln100_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln100_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="2"/>
<pin id="204" dir="0" index="2" bw="3" slack="2"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln100_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="c_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="219" class="1005" name="r_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln97_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="237" class="1005" name="select_ln97_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln97 "/>
</bind>
</comp>

<comp id="242" class="1005" name="trunc_ln100_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="248" class="1005" name="trunc_ln100_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="2"/>
<pin id="250" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln100_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="buf_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="117" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="129" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="123" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="120" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="135" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="135" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="111" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="143" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="159" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="180" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="215"><net_src comp="48" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="222"><net_src comp="52" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="229"><net_src comp="56" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="236"><net_src comp="105" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="135" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="245"><net_src comp="151" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="251"><net_src comp="155" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="256"><net_src comp="60" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
 - Input state : 
	Port: write_data : buf_r | {2 3 }
	Port: write_data : output_r | {}
  - Chain level:
	State 1
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
		indvar_flatten_load : 1
		icmp_ln97 : 2
		add_ln97_1 : 2
		br_ln97 : 3
		c_load : 1
		r_load : 1
		add_ln97 : 2
		icmp_ln99 : 2
		select_ln97 : 3
		select_ln97_1 : 3
		trunc_ln100 : 4
		trunc_ln100_1 : 4
		add_ln99 : 4
		store_ln99 : 3
		store_ln99 : 4
		store_ln99 : 5
	State 2
		add_ln100 : 1
		zext_ln100_2 : 2
		buf_addr : 3
		buf_load : 4
	State 3
		zext_ln100 : 1
		output_r_addr : 2
		store_ln100 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln97_1_fu_111  |    0    |    14   |
|    add   |    add_ln97_fu_123   |    0    |    13   |
|          |    add_ln99_fu_159   |    0    |    13   |
|          |   add_ln100_fu_190   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln97_fu_105   |    0    |    10   |
|          |   icmp_ln99_fu_129   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln97_fu_135  |    0    |    4    |
|          | select_ln97_1_fu_143 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln100_fu_151  |    0    |    0    |
|          | trunc_ln100_1_fu_155 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_180      |    0    |    0    |
|          |     add_ln_fu_201    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln100_1_fu_187 |    0    |    0    |
|   zext   |  zext_ln100_2_fu_196 |    0    |    0    |
|          |   zext_ln100_fu_207  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    81   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   buf_addr_reg_253   |    6   |
|       c_reg_212      |    4   |
|   icmp_ln97_reg_233  |    1   |
|indvar_flatten_reg_226|    7   |
|       r_reg_219      |    4   |
|  select_ln97_reg_237 |    4   |
| trunc_ln100_1_reg_248|    3   |
|  trunc_ln100_reg_242 |    3   |
+----------------------+--------+
|         Total        |   32   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   90   |
+-----------+--------+--------+--------+
