// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.1 (64-bit)
// Version: 2022.2.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_dst_data1_dout,
        p_dst_data1_num_data_valid,
        p_dst_data1_fifo_cap,
        p_dst_data1_empty_n,
        p_dst_data1_read,
        imgOutput_data2_din,
        imgOutput_data2_num_data_valid,
        imgOutput_data2_fifo_cap,
        imgOutput_data2_full_n,
        imgOutput_data2_write,
        img_height_dout,
        img_height_num_data_valid,
        img_height_fifo_cap,
        img_height_empty_n,
        img_height_read,
        img_width_dout,
        img_width_num_data_valid,
        img_width_fifo_cap,
        img_width_empty_n,
        img_width_read
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] p_dst_data1_dout;
input  [1:0] p_dst_data1_num_data_valid;
input  [1:0] p_dst_data1_fifo_cap;
input   p_dst_data1_empty_n;
output   p_dst_data1_read;
output  [7:0] imgOutput_data2_din;
input  [1:0] imgOutput_data2_num_data_valid;
input  [1:0] imgOutput_data2_fifo_cap;
input   imgOutput_data2_full_n;
output   imgOutput_data2_write;
input  [15:0] img_height_dout;
input  [1:0] img_height_num_data_valid;
input  [1:0] img_height_fifo_cap;
input   img_height_empty_n;
output   img_height_read;
input  [15:0] img_width_dout;
input  [1:0] img_width_num_data_valid;
input  [1:0] img_width_fifo_cap;
input   img_width_empty_n;
output   img_width_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_dst_data1_read;
reg imgOutput_data2_write;
reg img_height_read;
reg img_width_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_height_blk_n;
wire    ap_CS_fsm_state3;
reg    img_width_blk_n;
reg   [15:0] img_width_read_reg_417;
reg   [15:0] img_height_read_reg_424;
wire   [63:0] zext_ln846_fu_199_p1;
reg   [63:0] zext_ln846_reg_439;
wire   [1:0] empty_fu_216_p1;
reg   [1:0] empty_reg_447;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1027_1_fu_211_p2;
wire   [1:0] empty_31_fu_231_p1;
reg   [1:0] empty_31_reg_480;
wire   [16:0] add_i_i65_fu_254_p2;
reg   [16:0] add_i_i65_reg_485;
wire    ap_CS_fsm_state8;
wire   [16:0] sub328_i_fu_260_p2;
reg   [16:0] sub328_i_reg_490;
reg   [12:0] row_ind_V_8_reg_496;
wire    ap_CS_fsm_state9;
reg   [12:0] row_ind_V_9_reg_503;
wire   [0:0] cmp_i_i322_i_fu_288_p2;
reg   [0:0] cmp_i_i322_i_reg_511;
wire   [0:0] icmp_ln1027_fu_283_p2;
wire   [0:0] cmp_i_i270_i_fu_293_p2;
reg   [0:0] cmp_i_i270_i_reg_516;
wire  signed [16:0] sub_i_i238_i_fu_298_p2;
reg  signed [16:0] sub_i_i238_i_reg_523;
wire   [0:0] spec_select51_fu_336_p2;
reg   [0:0] spec_select51_reg_529;
wire    ap_CS_fsm_state10;
wire   [0:0] spec_select55_fu_347_p2;
reg   [0:0] spec_select55_reg_534;
wire   [0:0] spec_select59_fu_357_p2;
reg   [0:0] spec_select59_reg_539;
wire   [1:0] empty_32_fu_362_p1;
reg   [1:0] empty_32_reg_544;
reg   [12:0] row_ind_V_load_reg_549;
wire    ap_CS_fsm_state11;
wire   [1:0] empty_33_fu_370_p1;
reg   [1:0] empty_33_reg_554;
wire   [1:0] empty_34_fu_375_p1;
reg   [1:0] empty_34_reg_559;
wire   [1:0] empty_35_fu_379_p1;
reg   [1:0] empty_35_reg_564;
reg   [6:0] buf_V_address0;
reg    buf_V_ce0;
wire   [7:0] buf_V_q0;
reg   [6:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [7:0] buf_V_d1;
reg   [6:0] buf_V_1_address0;
reg    buf_V_1_ce0;
wire   [7:0] buf_V_1_q0;
reg   [6:0] buf_V_1_address1;
reg    buf_V_1_ce1;
reg    buf_V_1_we1;
reg   [7:0] buf_V_1_d1;
reg   [6:0] buf_V_2_address0;
reg    buf_V_2_ce0;
wire   [7:0] buf_V_2_q0;
reg   [6:0] buf_V_2_address1;
reg    buf_V_2_ce1;
reg    buf_V_2_we1;
reg   [7:0] buf_V_2_d1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_done;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_idle;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_ready;
wire   [12:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out_ap_vld;
wire   [12:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out_ap_vld;
wire   [12:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_out;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_out_ap_vld;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_done;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_idle;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_ready;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_p_dst_data1_read;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_d1;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_d1;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_d1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_done;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_idle;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_ready;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce0;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_d1;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_ce0;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_ce0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_done;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_idle;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0;
wire   [6:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1;
wire    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1;
wire   [7:0] grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1;
reg    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg;
reg    ap_block_state1_ignore_call16;
wire    ap_CS_fsm_state2;
reg    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg;
wire    ap_CS_fsm_state12;
reg   [63:0] init_buf_fu_80;
wire   [63:0] add_ln846_fu_220_p2;
wire   [63:0] zext_ln541_fu_195_p1;
reg    ap_block_state3;
reg   [12:0] row_V_fu_108;
wire   [12:0] row_V_3_fu_303_p2;
reg   [12:0] row_ind_V_fu_112;
reg   [12:0] row_ind_V_6_fu_116;
reg   [12:0] row_ind_V_7_fu_120;
wire   [16:0] conv3_i_i_i60_fu_251_p1;
wire   [16:0] zext_ln1027_1_fu_279_p1;
wire   [15:0] zext_ln1027_fu_275_p1;
wire  signed [17:0] sub_i_i238_i_cast_fu_319_p1;
wire   [17:0] sub_i214_i_fu_322_p2;
wire   [0:0] tmp_fu_328_p3;
wire   [0:0] cmp_i_i194_i_1_fu_341_p2;
wire   [0:0] cmp_i_i194_i_2_fu_352_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg = 1'b0;
#0 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg = 1'b0;
#0 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg = 1'b0;
#0 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg = 1'b0;
end

fast_corner_detect_xFfast7x7_0_128_128_0_1_1_131_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

fast_corner_detect_xFfast7x7_0_128_128_0_1_1_131_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .q0(buf_V_1_q0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .we1(buf_V_1_we1),
    .d1(buf_V_1_d1)
);

fast_corner_detect_xFfast7x7_0_128_128_0_1_1_131_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .q0(buf_V_2_q0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .we1(buf_V_2_we1),
    .d1(buf_V_2_d1)
);

fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start),
    .ap_done(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_done),
    .ap_idle(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_idle),
    .ap_ready(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_ready),
    .row_ind_V_2_out(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out),
    .row_ind_V_2_out_ap_vld(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out_ap_vld),
    .row_ind_V_1_out(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out),
    .row_ind_V_1_out_ap_vld(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out_ap_vld),
    .row_ind_V_out(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_out_ap_vld)
);

fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start),
    .ap_done(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_done),
    .ap_idle(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_idle),
    .ap_ready(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_ready),
    .p_dst_data1_dout(p_dst_data1_dout),
    .p_dst_data1_num_data_valid(2'd0),
    .p_dst_data1_fifo_cap(2'd0),
    .p_dst_data1_empty_n(p_dst_data1_empty_n),
    .p_dst_data1_read(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_p_dst_data1_read),
    .img_width_load(img_width_read_reg_417),
    .buf_V_2_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_address1),
    .buf_V_2_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_ce1),
    .buf_V_2_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_we1),
    .buf_V_2_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_d1),
    .buf_V_1_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_address1),
    .buf_V_1_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_ce1),
    .buf_V_1_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_we1),
    .buf_V_1_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_d1),
    .buf_V_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_address1),
    .buf_V_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_ce1),
    .buf_V_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_we1),
    .buf_V_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_d1),
    .init_buf_cast(empty_reg_447)
);

fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3 grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start),
    .ap_done(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_done),
    .ap_idle(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_idle),
    .ap_ready(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_ready),
    .img_width_load(img_width_read_reg_417),
    .buf_V_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address0),
    .buf_V_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address1),
    .buf_V_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce1),
    .buf_V_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_we1),
    .buf_V_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_d1),
    .buf_V_1_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_address0),
    .buf_V_1_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_ce0),
    .buf_V_1_q0(buf_V_1_q0),
    .buf_V_2_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_address0),
    .buf_V_2_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_ce0),
    .buf_V_2_q0(buf_V_2_q0),
    .row_ind_V_1_cast(empty_31_reg_480)
);

fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start),
    .ap_done(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_done),
    .ap_idle(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_idle),
    .ap_ready(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready),
    .p_dst_data1_dout(p_dst_data1_dout),
    .p_dst_data1_num_data_valid(2'd0),
    .p_dst_data1_fifo_cap(2'd0),
    .p_dst_data1_empty_n(p_dst_data1_empty_n),
    .p_dst_data1_read(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read),
    .imgOutput_data2_din(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din),
    .imgOutput_data2_num_data_valid(2'd0),
    .imgOutput_data2_fifo_cap(2'd0),
    .imgOutput_data2_full_n(imgOutput_data2_full_n),
    .imgOutput_data2_write(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write),
    .img_width_load(img_width_read_reg_417),
    .buf_V_2_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0),
    .buf_V_2_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0),
    .buf_V_2_q0(buf_V_2_q0),
    .buf_V_2_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1),
    .buf_V_2_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1),
    .buf_V_2_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1),
    .buf_V_2_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1),
    .buf_V_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0),
    .buf_V_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1),
    .buf_V_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1),
    .buf_V_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1),
    .buf_V_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1),
    .buf_V_1_address0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0),
    .buf_V_1_ce0(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0),
    .buf_V_1_q0(buf_V_1_q0),
    .buf_V_1_address1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1),
    .buf_V_1_ce1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1),
    .buf_V_1_we1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1),
    .buf_V_1_d1(grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1),
    .row_ind_V_7(row_ind_V_load_reg_549),
    .row_ind_V_8(row_ind_V_8_reg_496),
    .row_ind_V_9(row_ind_V_9_reg_503),
    .sub_i214_i_cast(empty_32_reg_544),
    .row_ind_V_7_cast(empty_33_reg_554),
    .spec_select51(spec_select51_reg_529),
    .row_ind_V_8_cast(empty_34_reg_559),
    .spec_select55(spec_select55_reg_534),
    .row_ind_V_9_cast(empty_35_reg_564),
    .spec_select59(spec_select59_reg_539),
    .cmp_i_i322_i(cmp_i_i322_i_reg_511)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready == 1'b1)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg <= 1'b1;
        end else if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_ready == 1'b1)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_ready == 1'b1)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_ready == 1'b1)) begin
            grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        init_buf_fu_80 <= zext_ln541_fu_195_p1;
    end else if (((icmp_ln1027_1_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_80 <= add_ln846_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_V_fu_108 <= 13'd1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd1))) begin
        row_V_fu_108 <= row_V_3_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_6_fu_116 <= grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd1))) begin
        row_ind_V_6_fu_116 <= row_ind_V_7_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_7_fu_120 <= grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        row_ind_V_7_fu_120 <= row_ind_V_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_fu_112 <= grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        row_ind_V_fu_112 <= row_ind_V_8_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_i_i65_reg_485 <= add_i_i65_fu_254_p2;
        sub328_i_reg_490 <= sub328_i_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd1))) begin
        cmp_i_i270_i_reg_516 <= cmp_i_i270_i_fu_293_p2;
        cmp_i_i322_i_reg_511 <= cmp_i_i322_i_fu_288_p2;
        sub_i_i238_i_reg_523 <= sub_i_i238_i_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_31_reg_480 <= empty_31_fu_231_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_32_reg_544 <= empty_32_fu_362_p1;
        spec_select51_reg_529 <= spec_select51_fu_336_p2;
        spec_select55_reg_534 <= spec_select55_fu_347_p2;
        spec_select59_reg_539 <= spec_select59_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        empty_33_reg_554 <= empty_33_fu_370_p1;
        empty_34_reg_559 <= empty_34_fu_375_p1;
        empty_35_reg_564 <= empty_35_fu_379_p1;
        row_ind_V_load_reg_549 <= row_ind_V_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_447 <= empty_fu_216_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_height_read_reg_424 <= img_height_dout;
        img_width_read_reg_417 <= img_width_dout;
        zext_ln846_reg_439[12 : 0] <= zext_ln846_fu_199_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_8_reg_496 <= row_ind_V_6_fu_116;
        row_ind_V_9_reg_503 <= row_ind_V_7_fu_120;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_address0;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_address1;
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_1_ce0;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_ce1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_d1;
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_1_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_1_we1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_address0;
    end else begin
        buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_address1;
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_2_ce0;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_ce1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_d1;
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_2_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_2_we1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address0;
    end else begin
        buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce0 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_V_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        imgOutput_data2_write = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write;
    end else begin
        imgOutput_data2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_height_blk_n = img_height_empty_n;
    end else begin
        img_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        img_height_read = 1'b1;
    end else begin
        img_height_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_width_blk_n = img_width_empty_n;
    end else begin
        img_width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        img_width_read = 1'b1;
    end else begin
        img_width_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_dst_data1_read = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_dst_data1_read = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_p_dst_data1_read;
    end else begin
        p_dst_data1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1027_1_fu_211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1027_fu_283_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i65_fu_254_p2 = (conv3_i_i_i60_fu_251_p1 + 17'd1);

assign add_ln846_fu_220_p2 = (init_buf_fu_80 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call16 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((img_width_empty_n == 1'b0) | (img_height_empty_n == 1'b0));
end

assign cmp_i_i194_i_1_fu_341_p2 = (($signed(sub_i214_i_fu_322_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i194_i_2_fu_352_p2 = (($signed(sub_i_i238_i_reg_523) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i270_i_fu_293_p2 = (($signed(sub328_i_reg_490) < $signed(zext_ln1027_1_fu_279_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i322_i_fu_288_p2 = ((zext_ln1027_fu_275_p1 < img_height_read_reg_424) ? 1'b1 : 1'b0);

assign conv3_i_i_i60_fu_251_p1 = img_height_read_reg_424;

assign empty_31_fu_231_p1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out[1:0];

assign empty_32_fu_362_p1 = sub_i214_i_fu_322_p2[1:0];

assign empty_33_fu_370_p1 = row_ind_V_fu_112[1:0];

assign empty_34_fu_375_p1 = row_ind_V_8_reg_496[1:0];

assign empty_35_fu_379_p1 = row_ind_V_7_fu_120[1:0];

assign empty_fu_216_p1 = init_buf_fu_80[1:0];

assign grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg;

assign grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_ap_start_reg;

assign grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_850_2_fu_143_ap_start_reg;

assign grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_861_3_fu_154_ap_start_reg;

assign icmp_ln1027_1_fu_211_p2 = ((init_buf_fu_80 < zext_ln846_reg_439) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_283_p2 = ((zext_ln1027_1_fu_279_p1 < add_i_i65_reg_485) ? 1'b1 : 1'b0);

assign imgOutput_data2_din = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din;

assign row_V_3_fu_303_p2 = (row_V_fu_108 + 13'd1);

assign spec_select51_fu_336_p2 = (tmp_fu_328_p3 & cmp_i_i270_i_reg_516);

assign spec_select55_fu_347_p2 = (cmp_i_i270_i_reg_516 & cmp_i_i194_i_1_fu_341_p2);

assign spec_select59_fu_357_p2 = (cmp_i_i270_i_reg_516 & cmp_i_i194_i_2_fu_352_p2);

assign sub328_i_fu_260_p2 = ($signed(conv3_i_i_i60_fu_251_p1) + $signed(17'd131071));

assign sub_i214_i_fu_322_p2 = ($signed(18'd2) - $signed(sub_i_i238_i_cast_fu_319_p1));

assign sub_i_i238_i_cast_fu_319_p1 = sub_i_i238_i_reg_523;

assign sub_i_i238_i_fu_298_p2 = (zext_ln1027_1_fu_279_p1 - sub328_i_reg_490);

assign tmp_fu_328_p3 = sub_i214_i_fu_322_p2[32'd17];

assign zext_ln1027_1_fu_279_p1 = row_V_fu_108;

assign zext_ln1027_fu_275_p1 = row_V_fu_108;

assign zext_ln541_fu_195_p1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_1_out;

assign zext_ln846_fu_199_p1 = grp_xFfastnms_0_128_128_0_1_1_129_3_9_4_Pipeline_VITIS_LOOP_836_1_fu_136_row_ind_V_2_out;

always @ (posedge ap_clk) begin
    zext_ln846_reg_439[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //fast_corner_detect_xFfastnms_0_128_128_0_1_1_129_3_9_4
