$date
	Sun Oct 23 01:34:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#127326
b1100 &
b1100 %
1$
b1100 !
1"
#127327
0"
#127330
b110 &
b110 %
#127334
b11 &
b11 %
#127338
b1010 &
b1010 %
#127342
b101 &
b101 %
#127346
b10000 &
b10000 %
#127350
b1000 &
b1000 %
#127354
b100 &
b100 %
#127358
b10 &
b10 %
#127362
b1 &
b1 %
1#
#127366
b0 &
0#
b0 %
0$
#1113419
b10100 !
1"
#1113422
b10100 &
b10100 %
1$
#1113423
0"
#1113426
b1010 &
b1010 %
#1113430
b101 &
b101 %
#1113434
b10000 &
b10000 %
#1113438
b1000 &
b1000 %
#1113442
b100 &
b100 %
#1113446
b10 &
b10 %
#1113450
b1 &
b1 %
1#
#1113454
b0 &
0#
b0 %
0$
#2089271
b11110 !
1"
#2089274
b11110 &
b11110 %
1$
#2089275
0"
#2089278
b1111 &
b1111 %
#2089282
b101110 &
b101110 %
#2089286
b10111 &
b10111 %
#2089290
b1000110 &
b1000110 %
#2089294
b100011 &
b100011 %
#2089298
b1101010 &
b1101010 %
#2089302
b110101 &
b110101 %
#2089306
b10100000 &
b10100000 %
#2089310
b1010000 &
b1010000 %
#2089314
b101000 &
b101000 %
#2089318
b10100 &
b10100 %
#2089322
b1010 &
b1010 %
#2089326
b101 &
b101 %
#2089330
b10000 &
b10000 %
#2089334
b1000 &
b1000 %
#2089338
b100 &
b100 %
#2089342
b10 &
b10 %
#2089346
b1 &
b1 %
1#
#2089350
b0 &
0#
b0 %
0$
#4500012
