# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../final_project_rachael_wilson.srcs/sources_1/new/testbench.v" \

# Do not sort compile order
nosort
