// Seed: 208211661
module module_0 (
    output id_0,
    input logic id_1
);
  always @(1 or posedge id_1) id_0 = id_1;
  assign id_0 = 1 - id_1;
  logic id_2;
endmodule
