$date
	Sun Apr  7 17:23:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! ready $end
$var wire 35 " out [34:0] $end
$var parameter 33 # OP_WIDTH $end
$var parameter 32 $ WIDTH $end
$var reg 32 % a [31:0] $end
$var reg 32 & b [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( passed $end
$var reg 1 ) rst_n $end
$var reg 35 * tst_out [34:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 $
b100011 #
$end
#0
$dumpvars
bx *
0)
1(
0'
bx &
bx %
b0 "
0!
$end
#10
1'
#20
1)
b100 &
b110 %
0'
#30
1'
#40
0'
#50
1'
#60
0'
#70
1'
#80
0'
#90
1'
#100
0'
#110
1'
#120
0'
#130
1'
#140
0'
#150
1'
#160
0'
#170
1'
#180
0'
#190
1'
#200
0'
#210
1'
#220
0'
#230
1!
b1001000 "
1'
#240
0'
#250
b1001000 *
1'
#260
0!
b0 "
b1011000101110 &
b10011010010 %
0)
b0 *
0'
#270
1'
#280
1)
0'
#290
1'
#300
0'
#310
1'
#320
0'
#330
1'
#340
0'
#350
1'
#360
0'
#370
1'
#380
0'
#390
1'
#400
0'
#410
1'
#420
0'
#430
1'
#440
0'
#450
1'
#460
0'
#470
1'
#480
0'
#490
1!
b1010101110100100 "
1'
#500
0'
#510
b1010101110100100 *
1'
#520
0'
#530
1'
#540
b1111111111111111111111111111111 &
b1111111111111111111111111111111 %
0'
#550
1'
#560
0!
b0 "
0)
b0 &
b0 %
0'
#570
1'
#580
1)
0'
#590
1'
#600
0'
#610
1'
#620
0'
#630
1'
#640
0'
#650
1'
#660
0'
#670
1'
#680
0'
#690
1'
#700
0'
#710
1'
#720
0'
#730
1'
#740
0'
#750
1'
#760
0'
#770
1'
#780
0'
#790
1!
1'
#800
0'
#810
b0 *
1'
#820
0'
#830
1'
#840
0!
0)
b10000000000000000000000000000000 &
b10000000000000000000000000000000 %
0'
#850
1'
#860
1)
0'
#870
1'
#880
0'
#890
1'
#900
0'
#910
1'
#920
0'
#930
1'
#940
0'
#950
1'
#960
0'
#970
1'
#980
0'
#990
1'
#1000
0'
#1010
1'
#1020
0'
#1030
1'
#1040
0'
#1050
1'
#1060
0'
#1070
1!
b11100000000000000000000000000000000 "
1'
#1080
0'
#1090
b11100000000000000000000000000000000 *
1'
#1100
0'
#1110
1'
#1120
0'
#1130
1'
#1140
0'
