# ğŸš€ Week 0: VLSI System Design (VSD) Program Foundation & Tool Setup

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-red?style=for-the-badge&logo=chip)
![Week](https://img.shields.io/badge/Week-0-green?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>

Welcome to my **VLSI System Design (VSD) Program** repository! This week focused on setting up the development environment and installing the essential open-source tools that will be used throughout the program. The goal was to create a reliable and efficient workspace for synthesis, simulation, and design tasks.

---

## ğŸ¯ System and Virtual Machine Configuration

To ensure optimal performance, I configured a **Virtual Machine (VM)** with the following specifications:

<div align="center">

| **Specification** ğŸ’»    | **Details** ğŸ“‹        |
|-----------------------|-----------------------|
| **Operating System** ğŸ§ | Ubuntu 24.04          |
| **RAM** ğŸ’¾            | 6GB                   |
| **Storage** ğŸ’¿          | 50GB HDD              |
| **vCPUs** âš¡            | 4                     |

</div>

> ğŸ’¡ **Pro Tip:** This setup guarantees sufficient resources for handling toolchain demands and running simulations smoothly.

---

## âš™ï¸ Tool Installation & Verification

The following open-source EDA tools were installed and verified. Click on each one to see the installation commands and verification screenshot.

<div align="center">

`ğŸ§  Yosys â†’ ğŸ“Ÿ Iverilog â†’ ğŸ“Š GTKWave`

</div>

---

### ğŸ§  1. Yosys â€“ RTL Synthesis Tool

* **Purpose:** A framework for Verilog RTL synthesis, used to convert digital circuit designs into gate-level representations.

<details>
<summary><b>Click to view Yosys Installation & Verification</b></summary>

#### Installation Commands
```bash
# Install dependencies
sudo apt-get update
sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Clone, build, and install Yosys
git clone [https://github.com/YosysHQ/yosys.git](https://github.com/YosysHQ/yosys.git)
cd yosys
make
sudo make install
```
## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/suryarandhi/RTL2GDS_surya_randhi/blob/assets/yosys.jpg?raw=true" 
       alt="Yosys Installed" width="600"/>
</p>

<div align="center">

âœ… **Yosys Successfully Installed**

</div>
### ğŸ“Ÿ **2. Iverilog â€“ Verilog Simulator**

<details>
<summary><b>Purpose:</b> Compiles and simulates Verilog designs for functional verification.</summary>

Icarus Verilog is a Verilog simulation and synthesis tool that supports the IEEE-1364 Verilog HDL standard.

</details>

## **Iverilog Installation**
```bash
$ sudo apt-get install iverilog
```

## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/suryarandhi/RTL2GDS_surya_randhi/blob/main/iverilog.png" 
       alt="Iverilog Installed" width="600"/>
</p>

<div align="center">

âœ… **Iverilog Successfully Installed**

</div>

---

### ğŸ“Š **3. GTKWave â€“ Waveform Viewer**

<details>
<summary><b>Purpose:</b> Analyzes and visualizes simulation waveforms for debugging.</summary>

GTKWave is a fully featured GTK+ based wave viewer for Unix, Win32, and Mac OSX.

</details>

## **GTKWave Installation**
```bash
$ sudo apt update
$ sudo apt install gtkwave
```

## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/suryarandhi/RTL2GDS_surya_randhi/blob/main/gtkwave.jpg" 
       alt="GTKWave Installed" width="600"/>
</p>

<div align="center">

âœ… **GTKWave Successfully Installed**

---

<div align="center">

## ğŸ‰ Installation Summary

| Tool | Status | Primary Use |
|------|--------|-------------|
| ğŸ§  **Yosys** | âœ… Complete | RTL Synthesis |
| ğŸ“Ÿ **Iverilog** | âœ… Complete | Verilog Simulation |
| ğŸ“Š **GTKWave** | âœ… Complete | Waveform Analysis |

### ğŸš€ Environment Ready for VLSI Design Journey!

</div>

---

<div align="center">

**ğŸ“‚ Repository:** [RTL2GDS_surya_randhi](https://github.com/suryarandhi/RTL2GDS_surya_randhi)  
**ğŸ‘¨â€ğŸ’» Author:** [Surya Randhi](https://github.com/suryarandhi)  
**ğŸ“š Program:** VLSI System Design (VSD)

</div>
