

================================================================
== Vitis HLS Report for 'dut_Pipeline_SHIFT'
================================================================
* Date:           Thu Dec 19 08:56:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       52|  59.500 ns|  0.442 us|    7|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        5|       50|         3|          3|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     222|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     222|    165|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln241_1_fu_163_p2   |         +|   0|  0|  14|           7|           3|
    |add_ln241_fu_146_p2     |         +|   0|  0|  13|           5|           2|
    |x_3_fu_174_p2           |         +|   0|  0|  14|           6|           2|
    |ap_condition_73         |       and|   0|  0|   2|           1|           1|
    |icmp_ln240_1_fu_157_p2  |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln240_fu_140_p2    |      icmp|   0|  0|  10|           7|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  63|          33|          10|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_load   |   9|          2|    7|         14|
    |ap_sig_allocacmp_x_2      |   9|          2|    6|         12|
    |e_digits_data_V_address0  |  14|          3|    5|         15|
    |e_digits_data_V_address1  |  14|          3|    5|         15|
    |j_fu_68                   |   9|          2|    7|         14|
    |k_V_fu_60                 |   9|          2|    1|          2|
    |x_fu_64                   |   9|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 102|         22|   39|         90|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |e_digits_data_V_addr_1_reg_294  |   5|   0|    5|          0|
    |e_digits_data_V_addr_reg_285    |   5|   0|    5|          0|
    |e_digits_data_V_load_reg_299    |  64|   0|   64|          0|
    |icmp_ln240_1_reg_290            |   1|   0|    1|          0|
    |icmp_ln240_reg_281              |   1|   0|    1|          0|
    |j_fu_68                         |   7|   0|    7|          0|
    |k_V_fu_60                       |   1|   0|   65|         64|
    |tmp_2_reg_309                   |  63|   0|   63|          0|
    |tmp_3_reg_314                   |  63|   0|   63|          0|
    |tmp_5_reg_304                   |   1|   0|    1|          0|
    |tmp_reg_277                     |   1|   0|    1|          0|
    |x_fu_64                         |   6|   0|    6|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 222|   0|  286|         64|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_SHIFT|  return value|
|zext_ln238                |   in|    6|     ap_none|          zext_ln238|        scalar|
|e_digits_data_V_address0  |  out|    5|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_ce0       |  out|    1|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_we0       |  out|    1|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_d0        |  out|   64|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_q0        |   in|   64|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_address1  |  out|    5|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_ce1       |  out|    1|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_we1       |  out|    1|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_d1        |  out|   64|   ap_memory|     e_digits_data_V|         array|
|e_digits_data_V_q1        |   in|   64|   ap_memory|     e_digits_data_V|         array|
+--------------------------+-----+-----+------------+--------------------+--------------+

