#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Feb 28 17:07:14 2016
# Process ID: 5264
# Log file: C:/Zynq_Book/SOC/vivado.log
# Journal file: C:/Zynq_Book/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Zynq_Book\SOC\SOC.xpr}
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:241]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:238]
ERROR: [VRFC 10-91] r5 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:388]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:74]
INFO: [VRFC 10-240] VHDL file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 51 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 850.973 ; gain = 11.645
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 850.973 ; gain = 11.645
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
