Analysis & Synthesis report for SimpleCalculator
Thu Oct 13 22:26:24 2016
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "DataPath:comb_5|FlipFlop:NumONESign"
 14. Port Connectivity Checks: "DataPath:comb_5|BCD_to_Binary:NUMBERONE"
 15. Port Connectivity Checks: "DataPath:comb_5|Register5Bit_A:ONEdigitA"
 16. Port Connectivity Checks: "DataPath:comb_5|Register5Bit_B:ONEdigitB"
 17. Port Connectivity Checks: "DataPath:comb_5"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 13 22:26:24 2016     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; SimpleCalculator                          ;
; Top-level Entity Name              ; SimpleCalculator                          ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 351                                       ;
;     Total combinational functions  ; 340                                       ;
;     Dedicated logic registers      ; 83                                        ;
; Total registers                    ; 83                                        ;
; Total pins                         ; 117                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; SimpleCalculator   ; SimpleCalculator   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; SimpleCalculator.v               ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/SimpleCalculator.v      ;         ;
; ClockDivider.v                   ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/ClockDivider.v          ;         ;
; KeypadReader.v                   ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/KeypadReader.v          ;         ;
; Debounce.v                       ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/Debounce.v              ;         ;
; Button_8To4_Converter.v          ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/Button_8To4_Converter.v ;         ;
; SevenSegmentDisplay.v            ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/SevenSegmentDisplay.v   ;         ;
; FSM.v                            ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/FSM.v                   ;         ;
; DataPath.v                       ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/DataPath.v              ;         ;
; LED_Lighting.v                   ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/LED_Lighting.v          ;         ;
; ButtonType.v                     ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/ButtonType.v            ;         ;
; FlipFlop.v                       ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/FlipFlop.v              ;         ;
; Register5Bit_B.v                 ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/Register5Bit_B.v        ;         ;
; Register5Bit_A.v                 ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/Register5Bit_A.v        ;         ;
; Register5Bit_Oper.v              ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/Register5Bit_Oper.v     ;         ;
; BCD_to_Binary.v                  ; yes             ; User Verilog HDL File  ; D:/RESET1/SimpleCalculator1/BCD_to_Binary.v         ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 351                          ;
;                                             ;                              ;
; Total combinational functions               ; 340                          ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 183                          ;
;     -- 3 input functions                    ; 98                           ;
;     -- <=2 input functions                  ; 59                           ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 309                          ;
;     -- arithmetic mode                      ; 31                           ;
;                                             ;                              ;
; Total registers                             ; 83                           ;
;     -- Dedicated logic registers            ; 83                           ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 117                          ;
; Maximum fan-out node                        ; ClockDivider:comb_3|clock500 ;
; Maximum fan-out                             ; 59                           ;
; Total fan-out                               ; 1416                         ;
; Average fan-out                             ; 2.62                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |SimpleCalculator                        ; 340 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 117  ; 0            ; |SimpleCalculator                                                                     ;              ;
;    |ClockDivider:comb_3|                 ; 39 (39)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|ClockDivider:comb_3                                                 ;              ;
;    |DataPath:comb_5|                     ; 142 (53)          ; 54 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5                                                     ;              ;
;       |BCD_to_Binary:NUMBERTWO|          ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|BCD_to_Binary:NUMBERTWO                             ;              ;
;       |FlipFlop:NumONESign|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|FlipFlop:NumONESign                                 ;              ;
;       |FlipFlop:NumTWOSign|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|FlipFlop:NumTWOSign                                 ;              ;
;       |KeypadReader:comb_707|            ; 35 (5)            ; 10 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|KeypadReader:comb_707                               ;              ;
;          |Button_8To4_Converter:comb_30| ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|KeypadReader:comb_707|Button_8To4_Converter:comb_30 ;              ;
;          |Debounce:comb_29|              ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|KeypadReader:comb_707|Debounce:comb_29              ;              ;
;       |Register5Bit_A:ONEdigitA|         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|Register5Bit_A:ONEdigitA                            ;              ;
;       |Register5Bit_A:TWOdigitA|         ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|Register5Bit_A:TWOdigitA                            ;              ;
;       |Register5Bit_B:ONEdigitB|         ; 2 (2)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|Register5Bit_B:ONEdigitB                            ;              ;
;       |Register5Bit_B:TWOdigitB|         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|Register5Bit_B:TWOdigitB                            ;              ;
;       |Register5Bit_Oper:comb_710|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|DataPath:comb_5|Register5Bit_Oper:comb_710                          ;              ;
;    |FSM:comb_4|                          ; 108 (96)          ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|FSM:comb_4                                                          ;              ;
;       |ButtonType:comb_3|                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|FSM:comb_4|ButtonType:comb_3                                        ;              ;
;    |LED_Lighting:comb_6|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|LED_Lighting:comb_6                                                 ;              ;
;    |SevenSegmentDisplay:comb_10|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|SevenSegmentDisplay:comb_10                                         ;              ;
;    |SevenSegmentDisplay:comb_7|          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|SevenSegmentDisplay:comb_7                                          ;              ;
;    |SevenSegmentDisplay:comb_8|          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|SevenSegmentDisplay:comb_8                                          ;              ;
;    |SevenSegmentDisplay:comb_9|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCalculator|SevenSegmentDisplay:comb_9                                          ;              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; FSM:comb_4|OUTdisplay[0]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[1]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[2]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[3]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[4]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[5]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[6]                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisplay[7]                            ; FSM:comb_4|Mux7             ; yes                    ;
; LED_Lighting:comb_6|redLED[10]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[11]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[12]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[13]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[14]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[15]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[16]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; LED_Lighting:comb_6|redLED[17]                      ; LED_Lighting:comb_6|always0 ; yes                    ;
; FSM:comb_4|OUTdisplayError                          ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTcalcActive                            ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTNum2Neg                               ; FSM:comb_4|WideOr12         ; yes                    ;
; FSM:comb_4|OUTclear                                 ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisNum1                               ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTkeypad                                ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTdisNum2                               ; FSM:comb_4|WideOr2          ; yes                    ;
; FSM:comb_4|OUTbutton[0]                             ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTbutton[3]                             ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTbutton[4]                             ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTbutton[1]                             ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUTbutton[2]                             ; FSM:comb_4|Mux7             ; yes                    ;
; FSM:comb_4|OUToper                                  ; FSM:comb_4|WideOr19         ; yes                    ;
; FSM:comb_4|OUTdisableSecNum                         ; FSM:comb_4|WideOr2          ; yes                    ;
; FSM:comb_4|OUTNum1Neg                               ; FSM:comb_4|WideOr10         ; yes                    ;
; FSM:comb_4|OUTloadNum2                              ; FSM:comb_4|WideOr2          ; yes                    ;
; FSM:comb_4|OUTloadNum1                              ; FSM:comb_4|Mux7             ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; DataPath:comb_5|disp2[3]                           ; Merged with DataPath:comb_5|disp2[1]   ;
; DataPath:comb_5|disp4[4]                           ; Merged with DataPath:comb_5|disp3[4]   ;
; DataPath:comb_5|disp5[4]                           ; Merged with DataPath:comb_5|disp3[4]   ;
; DataPath:comb_5|disp6[4]                           ; Merged with DataPath:comb_5|disp3[4]   ;
; DataPath:comb_5|disp7[4]                           ; Merged with DataPath:comb_5|disp3[4]   ;
; DataPath:comb_5|disp3[2,3]                         ; Merged with DataPath:comb_5|disp3[1]   ;
; DataPath:comb_5|disp4[1..3]                        ; Merged with DataPath:comb_5|disp3[1]   ;
; DataPath:comb_5|disp5[1..3]                        ; Merged with DataPath:comb_5|disp3[1]   ;
; DataPath:comb_5|disp6[1..3]                        ; Merged with DataPath:comb_5|disp3[1]   ;
; DataPath:comb_5|disp7[1..3]                        ; Merged with DataPath:comb_5|disp3[1]   ;
; DataPath:comb_5|disp4[0]                           ; Merged with DataPath:comb_5|disp3[0]   ;
; DataPath:comb_5|disp5[0]                           ; Merged with DataPath:comb_5|disp3[0]   ;
; DataPath:comb_5|disp6[0]                           ; Merged with DataPath:comb_5|disp3[0]   ;
; DataPath:comb_5|disp7[0]                           ; Merged with DataPath:comb_5|disp3[0]   ;
; DataPath:comb_5|disp3[4]                           ; Stuck at GND due to stuck port data_in ;
; DataPath:comb_5|disp3[1]                           ; Stuck at VCC due to stuck port data_in ;
; DataPath:comb_5|disp2[4]                           ; Stuck at GND due to stuck port data_in ;
; DataPath:comb_5|Register5Bit_Oper:comb_710|read[3] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 27             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 83    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; DataPath:comb_5|disp0[0]                           ; 7       ;
; DataPath:comb_5|disp0[1]                           ; 7       ;
; DataPath:comb_5|disp0[2]                           ; 7       ;
; DataPath:comb_5|disp0[3]                           ; 7       ;
; DataPath:comb_5|disp1[0]                           ; 7       ;
; DataPath:comb_5|disp1[1]                           ; 7       ;
; DataPath:comb_5|disp1[2]                           ; 7       ;
; DataPath:comb_5|disp1[3]                           ; 7       ;
; DataPath:comb_5|disp2[1]                           ; 7       ;
; DataPath:comb_5|disp2[2]                           ; 6       ;
; DataPath:comb_5|disp2[0]                           ; 6       ;
; DataPath:comb_5|disp3[0]                           ; 2       ;
; DataPath:comb_5|Register5Bit_Oper:comb_710|read[0] ; 1       ;
; DataPath:comb_5|Register5Bit_Oper:comb_710|read[1] ; 1       ;
; DataPath:comb_5|Register5Bit_Oper:comb_710|read[2] ; 1       ;
; DataPath:comb_5|Register5Bit_Oper:comb_710|read[4] ; 1       ;
; DataPath:comb_5|Register5Bit_B:TWOdigitB|read[0]   ; 4       ;
; DataPath:comb_5|Register5Bit_B:ONEdigitB|read[0]   ; 3       ;
; DataPath:comb_5|Register5Bit_B:TWOdigitB|read[1]   ; 6       ;
; DataPath:comb_5|Register5Bit_B:TWOdigitB|read[2]   ; 6       ;
; DataPath:comb_5|Register5Bit_B:TWOdigitB|read[3]   ; 6       ;
; DataPath:comb_5|Register5Bit_B:TWOdigitB|read[4]   ; 13      ;
; DataPath:comb_5|Register5Bit_B:ONEdigitB|read[1]   ; 4       ;
; DataPath:comb_5|Register5Bit_B:ONEdigitB|read[2]   ; 4       ;
; DataPath:comb_5|Register5Bit_B:ONEdigitB|read[3]   ; 4       ;
; DataPath:comb_5|Register5Bit_B:ONEdigitB|read[4]   ; 8       ;
; DataPath:comb_5|Register5Bit_A:TWOdigitA|read[0]   ; 4       ;
; DataPath:comb_5|Register5Bit_A:ONEdigitA|read[0]   ; 1       ;
; DataPath:comb_5|Register5Bit_A:TWOdigitA|read[1]   ; 4       ;
; DataPath:comb_5|Register5Bit_A:ONEdigitA|read[1]   ; 1       ;
; DataPath:comb_5|Register5Bit_A:TWOdigitA|read[2]   ; 4       ;
; DataPath:comb_5|Register5Bit_A:ONEdigitA|read[2]   ; 1       ;
; DataPath:comb_5|Register5Bit_A:TWOdigitA|read[3]   ; 4       ;
; DataPath:comb_5|Register5Bit_A:ONEdigitA|read[3]   ; 1       ;
; DataPath:comb_5|Register5Bit_A:ONEdigitA|read[4]   ; 1       ;
; DataPath:comb_5|Register5Bit_A:TWOdigitA|read[4]   ; 5       ;
; DataPath:comb_5|KeypadReader:comb_707|Cols[1]      ; 11      ;
; DataPath:comb_5|KeypadReader:comb_707|Cols[2]      ; 11      ;
; DataPath:comb_5|KeypadReader:comb_707|Cols[0]      ; 12      ;
; Total number of inverted registers = 39            ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                           ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |SimpleCalculator|DataPath:comb_5|disp3[1]                           ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |SimpleCalculator|DataPath:comb_5|Register5Bit_Oper:comb_710|read[0] ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |SimpleCalculator|DataPath:comb_5|Register5Bit_B:ONEdigitB|read[3]   ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |SimpleCalculator|DataPath:comb_5|Register5Bit_A:ONEdigitA|read[0]   ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |SimpleCalculator|DataPath:comb_5|Register5Bit_B:TWOdigitB|read[2]   ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |SimpleCalculator|DataPath:comb_5|Register5Bit_A:TWOdigitA|read[2]   ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |SimpleCalculator|DataPath:comb_5|disp2[2]                           ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |SimpleCalculator|DataPath:comb_5|disp1[1]                           ;                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; |SimpleCalculator|DataPath:comb_5|disp0[0]                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |SimpleCalculator|DataPath:comb_5|BCD_to_Binary:NUMBERTWO|num_out[0] ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |SimpleCalculator|DataPath:comb_5|BCD_to_Binary:NUMBERTWO|num_out[2] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:comb_5|FlipFlop:NumONESign"                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; secondNum     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; secondNum[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:comb_5|BCD_to_Binary:NUMBERONE"                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; num_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:comb_5|Register5Bit_A:ONEdigitA"                                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; secondNum     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; secondNum[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:comb_5|Register5Bit_B:ONEdigitB"                                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; secondNum     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; secondNum[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:comb_5"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; sigNum1DigBLoaded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sigNum1DigALoaded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sigNum2DigBLoaded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sigNum2DigALoaded ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Oct 13 22:26:21 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCalculator -c SimpleCalculator
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simplecalculator.v
    Info (12023): Found entity 1: SimpleCalculator
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: ClockDivider
Info (12021): Found 1 design units, including 1 entities, in source file keypadreader.v
    Info (12023): Found entity 1: KeypadReader
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file button_8to4_converter.v
    Info (12023): Found entity 1: Button_8To4_Converter
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v
    Info (12023): Found entity 1: SevenSegmentDisplay
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath
Info (12021): Found 1 design units, including 1 entities, in source file led_lighting.v
    Info (12023): Found entity 1: LED_Lighting
Info (12021): Found 1 design units, including 1 entities, in source file buttontype.v
    Info (12023): Found entity 1: ButtonType
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.v
    Info (12023): Found entity 1: FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file register5bit_b.v
    Info (12023): Found entity 1: Register5Bit_B
Info (12021): Found 1 design units, including 1 entities, in source file register5bit_a.v
    Info (12023): Found entity 1: Register5Bit_A
Info (12021): Found 1 design units, including 1 entities, in source file register5bit_oper.v
    Info (12023): Found entity 1: Register5Bit_Oper
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_binary.v
    Info (12023): Found entity 1: BCD_to_Binary
Warning (10236): Verilog HDL Implicit Net warning at SimpleCalculator.v(20): created implicit net for "clock500"
Warning (10236): Verilog HDL Implicit Net warning at SimpleCalculator.v(24): created implicit net for "cntrlLoadNum2"
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at FSM.v(38): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at KeypadReader.v(34): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at KeypadReader.v(36): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at DataPath.v(139): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at DataPath.v(155): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(28): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(33): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(43): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(44): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(45): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(46): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(47): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(48): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(49): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at SimpleCalculator.v(50): instance has no name
Info (12127): Elaborating entity "SimpleCalculator" for the top level hierarchy
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:comb_3"
Warning (10230): Verilog HDL assignment warning at ClockDivider.v(16): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:comb_4"
Warning (10036): Verilog HDL or VHDL warning at FSM.v(12): object "ADD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FSM.v(12): object "SUB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FSM.v(12): object "MUL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FSM.v(12): object "DIV" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at FSM.v(43): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(335): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(352): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(369): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(386): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(402): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FSM.v(419): variable "INbutton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at FSM.v(300): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTcalcActive", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTkeypad", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTdisplay", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTdisplayError", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTloadNum1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTdisNum1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTclear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTbutton", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTNum1Neg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTNum2Neg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTloadNum2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTdisNum2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUTdisableSecNum", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM.v(298): inferring latch(es) for variable "OUToper", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "OUToper" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisableSecNum" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisNum2" at FSM.v(298)
Info (10041): Inferred latch for "OUTloadNum2" at FSM.v(298)
Info (10041): Inferred latch for "OUTNum2Neg" at FSM.v(298)
Info (10041): Inferred latch for "OUTNum1Neg" at FSM.v(298)
Info (10041): Inferred latch for "OUTbutton[0]" at FSM.v(298)
Info (10041): Inferred latch for "OUTbutton[1]" at FSM.v(298)
Info (10041): Inferred latch for "OUTbutton[2]" at FSM.v(298)
Info (10041): Inferred latch for "OUTbutton[3]" at FSM.v(298)
Info (10041): Inferred latch for "OUTbutton[4]" at FSM.v(298)
Info (10041): Inferred latch for "OUTclear" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisNum1" at FSM.v(298)
Info (10041): Inferred latch for "OUTloadNum1" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplayError" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[0]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[1]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[2]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[3]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[4]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[5]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[6]" at FSM.v(298)
Info (10041): Inferred latch for "OUTdisplay[7]" at FSM.v(298)
Info (10041): Inferred latch for "OUTkeypad" at FSM.v(298)
Info (10041): Inferred latch for "OUTcalcActive" at FSM.v(298)
Info (12128): Elaborating entity "ButtonType" for hierarchy "FSM:comb_4|ButtonType:comb_3"
Warning (10235): Verilog HDL Always Construct warning at ButtonType.v(20): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ButtonType.v(29): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ButtonType.v(38): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ButtonType.v(47): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ButtonType.v(57): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "DataPath" for hierarchy "DataPath:comb_5"
Info (12128): Elaborating entity "KeypadReader" for hierarchy "DataPath:comb_5|KeypadReader:comb_707"
Info (12128): Elaborating entity "Debounce" for hierarchy "DataPath:comb_5|KeypadReader:comb_707|Debounce:comb_29"
Info (12128): Elaborating entity "Button_8To4_Converter" for hierarchy "DataPath:comb_5|KeypadReader:comb_707|Button_8To4_Converter:comb_30"
Warning (10235): Verilog HDL Always Construct warning at Button_8To4_Converter.v(10): variable "eightBitButton" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Register5Bit_B" for hierarchy "DataPath:comb_5|Register5Bit_B:ONEdigitB"
Info (12128): Elaborating entity "Register5Bit_A" for hierarchy "DataPath:comb_5|Register5Bit_A:ONEdigitA"
Info (12128): Elaborating entity "BCD_to_Binary" for hierarchy "DataPath:comb_5|BCD_to_Binary:NUMBERONE"
Warning (10230): Verilog HDL assignment warning at BCD_to_Binary.v(15): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Register5Bit_Oper" for hierarchy "DataPath:comb_5|Register5Bit_Oper:comb_710"
Info (12128): Elaborating entity "FlipFlop" for hierarchy "DataPath:comb_5|FlipFlop:NumONESign"
Info (12128): Elaborating entity "LED_Lighting" for hierarchy "LED_Lighting:comb_6"
Warning (10240): Verilog HDL Always Construct warning at LED_Lighting.v(11): inferring latch(es) for variable "redLED", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LED_Lighting.v(11): inferring latch(es) for variable "greenLED", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "greenLED[5]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[4]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[5]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[6]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[7]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[8]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[9]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[10]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[11]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[12]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[13]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[14]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[15]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[16]" at LED_Lighting.v(21)
Info (10041): Inferred latch for "redLED[17]" at LED_Lighting.v(21)
Info (12128): Elaborating entity "SevenSegmentDisplay" for hierarchy "SevenSegmentDisplay:comb_7"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTdisplay[2]" merged with LATCH primitive "FSM:comb_4|OUTdisplay[1]"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTdisplay[7]" merged with LATCH primitive "FSM:comb_4|OUTdisplay[3]"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTdisplay[6]" merged with LATCH primitive "FSM:comb_4|OUTdisplay[3]"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTdisplay[5]" merged with LATCH primitive "FSM:comb_4|OUTdisplay[3]"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTdisplay[4]" merged with LATCH primitive "FSM:comb_4|OUTdisplay[3]"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTkeypad" merged with LATCH primitive "FSM:comb_4|OUTcalcActive"
    Info (13026): Duplicate LATCH primitive "FSM:comb_4|OUTloadNum2" merged with LATCH primitive "FSM:comb_4|OUTdisableSecNum"
Warning (13012): Latch FSM:comb_4|OUTdisplay[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[1]
Warning (13012): Latch FSM:comb_4|OUTdisplay[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTdisplay[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTdisplayError has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTcalcActive has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTNum2Neg has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTclear has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTdisNum1 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[1]
Warning (13012): Latch FSM:comb_4|OUTdisNum2 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTbutton[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTbutton[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTbutton[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTbutton[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTbutton[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTdisableSecNum has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[2]
Warning (13012): Latch FSM:comb_4|OUTNum1Neg has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13012): Latch FSM:comb_4|OUTloadNum1 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:comb_4|currentState[0]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[16]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
Info (144001): Generated suppressed messages file D:/RESET1/SimpleCalculator1/SimpleCalculator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 476 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 15 bidirectional pins
    Info (21061): Implemented 359 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 416 megabytes
    Info: Processing ended: Thu Oct 13 22:26:24 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/RESET1/SimpleCalculator1/SimpleCalculator.map.smsg.


