 ==  Bambu executed with: bambu -O2 -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_98 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.08 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.08 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 10
    Minimum slack: 0.23704999900000179
    Estimated max frequency (MHz): 209.95391507155153
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 8
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 13
    Minimum slack: 0.080900000000008743
    Estimated max frequency (MHz): 203.28921957268642
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function find_min:
    Number of states: 11
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 14
    Minimum slack: 0.63804999900000159
    Estimated max frequency (MHz): 229.25526422144799
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 12
    Minimum slack: 0.33399999900000854
    Estimated max frequency (MHz): 214.31633085848381
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 10
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:49/61
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:109/137
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:52/67
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:42/71
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 22
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 76
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 22
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 29
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 61
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 169
    Estimated area of MUX21: 99
    Total estimated area: 268
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 15 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function count_edges: 66

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 67 registers(LB:50)
  Time to perform register binding: 0.01 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:50)
  Time to perform register binding: 0.01 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 133
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 1491
    Estimated area of MUX21: 264
    Total estimated area: 1755
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:50)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 13
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 245

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.09 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 27
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 27
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:102/141
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 45
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 66
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 153
    Estimated area of MUX21: 99
    Total estimated area: 252
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 10
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 58

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 41 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 43 registers(LB:23)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 135
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9039
    Estimated area of MUX21: 264
    Total estimated area: 9303
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 43 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 10
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 231

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 69
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 190
    Estimated area of MUX21: 132
    Total estimated area: 322
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 104

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 9
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 10
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:13/15
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 15
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7845
    Estimated area of MUX21: 0
    Total estimated area: 7845
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 22
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_98/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 217 cycles
  Number of executions     : 1
  Average execution        : 217 cycles
