cocci_test_suite() {
	const uint16_t cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 87 */[MAX_H_CODE_TIMING_LEN];
	int cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 860 */;
	const struct radeon_tv_mode_constants *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 835 */;
	struct radeon_encoder *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 834 */;
	uint32_t *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 831 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 830 */;
	void cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 830 */;
	struct radeon_tv_mode_constants {
		uint16_t hor_resolution;
		uint16_t ver_resolution;
		enum radeon_tv_std standard;
		uint16_t hor_total;
		uint16_t ver_total;
		uint16_t hor_start;
		uint16_t hor_syncstart;
		uint16_t ver_syncstart;
		unsigned def_restart;
		uint16_t crtcPLL_N;
		uint8_t crtcPLL_M;
		uint8_t crtcPLL_post_div;
		unsigned pix_to_tv;
	} cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 71 */;
	const uint16_t *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 543 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 525 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 517 */;
	unsigned cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 502 */;
	u16 cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 431 */;
	unsigned int cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 429 */;
	bool cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 424 */;
	uint32_t cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 345 */;
	uint16_t cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 345 */;
	long cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 275 */[5];
	struct radeon_pll *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 245 */;
	struct radeon_encoder_tv_dac *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 243 */;
	struct radeon_crtc *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 242 */;
	struct radeon_device *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 241 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 240 */;
	uint16_t *cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 238 */;
	const struct radeon_tv_mode_constants cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 172 */[];
	const uint16_t cocci_id/* drivers/gpu/drm/radeon/radeon_legacy_tv.c 108 */[MAX_V_CODE_TIMING_LEN];
}
