{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700943454114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700943454114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 17:17:34 2023 " "Processing started: Sat Nov 25 17:17:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700943454114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943454114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943454114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700943454483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700943454483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixlinearregression.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixlinearregression.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixLinearRegression-Behavioral " "Found design unit 1: MatrixLinearRegression-Behavioral" {  } { { "MatrixLinearRegression.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixLinearRegression.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462716 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixLinearRegression " "Found entity 1: MatrixLinearRegression" {  } { { "MatrixLinearRegression.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixLinearRegression.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943462716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixInverter-Behavioral " "Found design unit 1: MatrixInverter-Behavioral" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462717 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixInverter " "Found entity 1: MatrixInverter" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943462717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier-Behavioral " "Found design unit 1: MatrixMultiplier-Behavioral" {  } { { "MatrixMultiplier.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixMultiplier.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462718 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier " "Found entity 1: MatrixMultiplier" {  } { { "MatrixMultiplier.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943462718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtranspose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixtranspose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixTranspose-Behavioral " "Found design unit 1: MatrixTranspose-Behavioral" {  } { { "MatrixTranspose.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixTranspose.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462722 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixTranspose " "Found entity 1: MatrixTranspose" {  } { { "MatrixTranspose.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixTranspose.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943462722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943462722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MatrixLinearRegression " "Elaborating entity \"MatrixLinearRegression\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700943462760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixTranspose MatrixTranspose:transpose_x " "Elaborating entity \"MatrixTranspose\" for hierarchy \"MatrixTranspose:transpose_x\"" {  } { { "MatrixLinearRegression.vhd" "transpose_x" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixLinearRegression.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700943462762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixMultiplier MatrixMultiplier:multiply_xtx " "Elaborating entity \"MatrixMultiplier\" for hierarchy \"MatrixMultiplier:multiply_xtx\"" {  } { { "MatrixLinearRegression.vhd" "multiply_xtx" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixLinearRegression.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700943462763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixInverter MatrixInverter:invert_xtx " "Elaborating entity \"MatrixInverter\" for hierarchy \"MatrixInverter:invert_xtx\"" {  } { { "MatrixLinearRegression.vhd" "invert_xtx" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixLinearRegression.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700943462765 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(35) " "VHDL Process Statement warning at MatrixInverter.vhd(35): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700943462765 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(37) " "VHDL Process Statement warning at MatrixInverter.vhd(37): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700943462766 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(38) " "VHDL Process Statement warning at MatrixInverter.vhd(38): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700943462766 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(39) " "VHDL Process Statement warning at MatrixInverter.vhd(39): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700943462766 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(40) " "VHDL Process Statement warning at MatrixInverter.vhd(40): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700943462766 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div0\"" {  } { { "MatrixInverter.vhd" "Div0" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700943463086 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div1\"" {  } { { "MatrixInverter.vhd" "Div1" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700943463086 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div2\"" {  } { { "MatrixInverter.vhd" "Div2" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700943463086 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div3\"" {  } { { "MatrixInverter.vhd" "Div3" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700943463086 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700943463086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixInverter:invert_xtx\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MatrixInverter:invert_xtx\|lpm_divide:Div0\"" {  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700943463123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixInverter:invert_xtx\|lpm_divide:Div0 " "Instantiated megafunction \"MatrixInverter:invert_xtx\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700943463123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700943463123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700943463123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700943463123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700943463123 ""}  } { { "MatrixInverter.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/MatrixInverter.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700943463123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943463167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943463167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943463180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943463180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943463241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943463241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/intelFPGA_lite/22.1std/projects/MatrixLinearRegression/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700943463269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943463269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700943466046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700943468202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700943468202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5109 " "Implemented 5109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700943468484 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700943468484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4961 " "Implemented 4961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700943468484 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700943468484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700943468484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700943468502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 17:17:48 2023 " "Processing ended: Sat Nov 25 17:17:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700943468502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700943468502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700943468502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700943468502 ""}
