{"vcs1":{"timestamp_begin":1742991384.168277271, "rt":2.95, "ut":1.20, "st":0.25}}
{"vcselab":{"timestamp_begin":1742991387.207500524, "rt":1.06, "ut":0.34, "st":0.08}}
{"link":{"timestamp_begin":1742991388.345114901, "rt":0.68, "ut":0.22, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742991383.540576274}
{"VCS_COMP_START_TIME": 1742991383.540576274}
{"VCS_COMP_END_TIME": 1742991391.668010901}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv CONVEX_syn.v +define+P1 +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 362456}}
{"stitch_vcselab": {"peak_mem": 242052}}
