Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Aug 22 13:13:36 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 160 register/latch pins with no clock driven by root clock pin: AC_BCLK (HIGH)

 There are 2654 register/latch pins with no clock driven by root clock pin: HDMI_RX_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5730 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                43918        0.054        0.000                      0                43786        0.264        0.000                       0                 20262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
base_i/audio/clk_wiz_0/inst/clk_in1                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_base_clk_wiz_0_1                                                                 {0.000 41.663}       83.326          12.001          
  clkfbout_base_clk_wiz_0_1                                                                 {0.000 30.000}       60.000          16.667          
clk_fpga_0                                                                                  {0.000 10.000}       20.000          50.000          
clk_fpga_1                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_base_clk_wiz_0_0                                                                 {0.000 5.848}        11.696          85.498          
  clkfbout_base_clk_wiz_0_0                                                                 {0.000 30.000}       60.000          16.667          
clk_fpga_2                                                                                  {0.000 3.250}        6.500           153.846         
clk_fpga_3                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
eth0_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth0_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         
eth1_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth1_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/audio/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_base_clk_wiz_0_1                                                                                                                                                                                                                  81.733        0.000                       0                     2  
  clkfbout_base_clk_wiz_0_1                                                                                                                                                                                                                  40.000        0.000                       0                     3  
clk_fpga_1                                                                                        1.199        0.000                      0                36898        0.054        0.000                      0                36898        3.000        0.000                       0                 16673  
  clk_out1_base_clk_wiz_0_0                                                                       4.986        0.000                      0                 5173        0.059        0.000                      0                 5173        5.078        0.000                       0                  2721  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                                                                                  40.000        0.000                       0                     3  
clk_fpga_3                                                                                        2.213        0.000                      0                  394        0.100        0.000                      0                  394        0.264        0.000                       0                   233  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.185        0.000                      0                  943        0.090        0.000                      0                  943       15.450        0.000                       0                   495  
eth0_clk125                                                                                       4.497        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    47  
eth0_rgmii_rxclk                                                                                  4.898        0.000                      0                   22        0.319        0.000                      0                   22        3.500        0.000                       0                    19  
eth1_clk125                                                                                       4.401        0.000                      0                   53        0.421        0.000                      0                   53        3.500        0.000                       0                    46  
eth1_rgmii_rxclk                                                                                  4.889        0.000                      0                   22        0.173        0.000                      0                   22        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                                                            clk_fpga_1                                                                                      998.758        0.000                      0                   12                                                                        
clk_out1_base_clk_wiz_0_0                                                                   clk_fpga_1                                                                                       10.125        0.000                      0                   39                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_1                                                                                       32.179        0.000                      0                    8                                                                        
clk_fpga_1                                                                                  clk_out1_base_clk_wiz_0_0                                                                         8.996        0.000                      0                   53                                                                        
clk_fpga_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.061        0.000                      0                    8                                                                        
eth0_clk125                                                                                 base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                               0.730        0.000                      0                    5        1.053        0.000                      0                    5  
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         eth0_rgmii_rxclk                                                                                  0.179        0.000                      0                    5        0.819        0.000                      0                    5  
eth1_clk125                                                                                 base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                               0.494        0.000                      0                    5        0.867        0.000                      0                    5  
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         eth1_rgmii_rxclk                                                                                  0.250        0.000                      0                    5        0.745        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_1                                                                                  clk_fpga_1                                                                                        6.617        0.000                      0                  108        0.384        0.000                      0                  108  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.896        0.000                      0                  100        0.352        0.000                      0                  100  
**default**                                                                                 clk_fpga_1                                                                                                                                                                                    8.807        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/audio/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/audio/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/audio/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/audio/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_1
  To Clock:  clk_out1_base_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_clk_wiz_0_1
Waveform(ns):       { 0.000 41.663 }
Period(ns):         83.326
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         83.326      81.733     BUFGCTRL_X0Y1    base_i/audio/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.326      82.077     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.326      130.034    MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_1
  To Clock:  clkfbout_base_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y4    base_i/audio/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.897ns (58.192%)  route 3.518ns (41.808%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.350     7.888    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X24Y24         LUT6 (Prop_lut6_I1_O)        0.097     7.985 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g16_b19/O
                         net (fo=9, routed)           0.569     8.554    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g16_b19_n_3
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.097     8.651 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_196/O
                         net (fo=1, routed)           0.302     8.953    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_196_n_3
    SLICE_X26Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.050 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_68/O
                         net (fo=1, routed)           0.000     9.050    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_68_n_3
    SLICE_X26Y25         MUXF7 (Prop_muxf7_I1_O)      0.186     9.236 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_26/O
                         net (fo=1, routed)           0.678     9.913    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_26_n_3
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.215    10.128 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_5__0/O
                         net (fo=1, routed)           0.564    10.692    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[16]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.254    11.891    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.795ns (58.641%)  route 3.382ns (41.359%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.107     6.538 f  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[10]
                         net (fo=482, routed)         1.535     8.073    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[5]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.097     8.170 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b15/O
                         net (fo=1, routed)           0.622     8.792    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b15_n_3
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.097     8.889 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_74/O
                         net (fo=1, routed)           0.000     8.889    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_74_n_3
    SLICE_X24Y25         MUXF7 (Prop_muxf7_I1_O)      0.167     9.056 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_30/O
                         net (fo=1, routed)           0.629     9.685    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_30_n_3
    SLICE_X23Y25         LUT6 (Prop_lut6_I3_O)        0.229     9.914 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_6__0/O
                         net (fo=1, routed)           0.540    10.454    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[15]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.254    11.891    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 4.972ns (62.445%)  route 2.990ns (37.555%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.786     8.324    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X24Y16         LUT6 (Prop_lut6_I1_O)        0.097     8.421 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g17_b11/O
                         net (fo=1, routed)           0.000     8.421    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g17_b11_n_3
    SLICE_X24Y16         MUXF7 (Prop_muxf7_I1_O)      0.188     8.609 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_244/O
                         net (fo=1, routed)           0.000     8.609    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_244_n_3
    SLICE_X24Y16         MUXF8 (Prop_muxf8_I0_O)      0.076     8.685 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_107/O
                         net (fo=1, routed)           0.595     9.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_107_n_3
    SLICE_X25Y17         LUT6 (Prop_lut6_I5_O)        0.239     9.519 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_40/O
                         net (fo=1, routed)           0.000     9.519    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_40_n_3
    SLICE_X25Y17         MUXF7 (Prop_muxf7_I1_O)      0.167     9.686 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_10/O
                         net (fo=1, routed)           0.553    10.239    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[11]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.386    11.759    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.965ns (62.403%)  route 2.991ns (37.597%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.688     8.226    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.097     8.323 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g20_b6/O
                         net (fo=1, routed)           0.000     8.323    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g20_b6_n_3
    SLICE_X23Y22         MUXF7 (Prop_muxf7_I0_O)      0.181     8.504 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_322/O
                         net (fo=1, routed)           0.000     8.504    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_322_n_3
    SLICE_X23Y22         MUXF8 (Prop_muxf8_I0_O)      0.076     8.580 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_146/O
                         net (fo=1, routed)           0.633     9.213    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_146_n_3
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.239     9.452 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_50/O
                         net (fo=1, routed)           0.000     9.452    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_50_n_3
    SLICE_X25Y21         MUXF7 (Prop_muxf7_I1_O)      0.167     9.619 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_15/O
                         net (fo=1, routed)           0.615    10.233    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[6]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.386    11.759    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 4.947ns (62.542%)  route 2.963ns (37.458%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.627     8.165    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I1_O)        0.097     8.262 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g31_b2/O
                         net (fo=1, routed)           0.000     8.262    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g31_b2_n_3
    SLICE_X28Y18         MUXF7 (Prop_muxf7_I1_O)      0.167     8.429 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_383/O
                         net (fo=1, routed)           0.000     8.429    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_383_n_3
    SLICE_X28Y18         MUXF8 (Prop_muxf8_I1_O)      0.072     8.501 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_176/O
                         net (fo=1, routed)           0.713     9.213    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_176_n_3
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.239     9.452 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_58/O
                         net (fo=1, routed)           0.000     9.452    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_58_n_3
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.167     9.619 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_19/O
                         net (fo=1, routed)           0.567    10.187    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[2]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.386    11.759    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 4.652ns (58.763%)  route 3.265ns (41.237%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.350     7.888    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X24Y24         LUT6 (Prop_lut6_I1_O)        0.097     7.985 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g16_b19/O
                         net (fo=9, routed)           0.753     8.737    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g16_b19_n_3
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.097     8.834 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_77/O
                         net (fo=1, routed)           0.575     9.410    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_77_n_3
    SLICE_X22Y23         LUT6 (Prop_lut6_I1_O)        0.097     9.507 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_32/O
                         net (fo=1, routed)           0.000     9.507    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_32_n_3
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.156     9.663 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_7/O
                         net (fo=1, routed)           0.531    10.193    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[14]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.372    11.773    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 4.972ns (62.926%)  route 2.929ns (37.074%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[5]
                         net (fo=463, routed)         1.327     7.865    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[0]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.097     7.962 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g25_b8/O
                         net (fo=1, routed)           0.000     7.962    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g25_b8_n_3
    SLICE_X31Y23         MUXF7 (Prop_muxf7_I1_O)      0.188     8.150 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_288/O
                         net (fo=1, routed)           0.000     8.150    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_288_n_3
    SLICE_X31Y23         MUXF8 (Prop_muxf8_I0_O)      0.076     8.226 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_129/O
                         net (fo=1, routed)           0.756     8.981    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_129_n_3
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.239     9.220 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_46/O
                         net (fo=1, routed)           0.000     9.220    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_46_n_3
    SLICE_X29Y21         MUXF7 (Prop_muxf7_I1_O)      0.167     9.387 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_13/O
                         net (fo=1, routed)           0.791    10.178    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[8]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.386    11.759    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 4.922ns (62.434%)  route 2.962ns (37.566%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[5]
                         net (fo=463, routed)         1.826     8.363    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[0]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.097     8.460 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b10/O
                         net (fo=1, routed)           0.000     8.460    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b10_n_3
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I1_O)      0.160     8.620 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_247/O
                         net (fo=1, routed)           0.000     8.620    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_247_n_3
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.067     8.687 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_108/O
                         net (fo=1, routed)           0.498     9.185    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_108_n_3
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.230     9.415 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_41/O
                         net (fo=1, routed)           0.000     9.415    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_41_n_3
    SLICE_X29Y16         MUXF7 (Prop_muxf7_I0_O)      0.163     9.578 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_11/O
                         net (fo=1, routed)           0.582    10.160    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[10]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.386    11.759    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 4.739ns (59.593%)  route 3.213ns (40.407%))
  Logic Levels:           5  (DSP48E1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[7]
                         net (fo=480, routed)         1.362     7.900    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I1_O)        0.101     8.001 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g9_b13/O
                         net (fo=1, routed)           0.711     8.712    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g9_b13_n_3
    SLICE_X25Y23         LUT6 (Prop_lut6_I3_O)        0.239     8.951 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_89/O
                         net (fo=1, routed)           0.248     9.199    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_89_n_3
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.097     9.296 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_36/O
                         net (fo=1, routed)           0.219     9.515    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_36_n_3
    SLICE_X24Y23         LUT5 (Prop_lut5_I4_O)        0.097     9.612 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_8/O
                         net (fo=1, routed)           0.618    10.229    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[13]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.254    11.891    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 4.936ns (63.204%)  route 2.874ns (36.796%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.335     2.277    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.375 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.056     5.431    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.538 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.393     7.930    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.097     8.027 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g10_b3/O
                         net (fo=1, routed)           0.000     8.027    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g10_b3_n_3
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.156     8.183 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_361/O
                         net (fo=1, routed)           0.000     8.183    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_361_n_3
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I1_O)      0.067     8.250 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_165/O
                         net (fo=1, routed)           0.601     8.851    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_165_n_3
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.230     9.081 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_55/O
                         net (fo=1, routed)           0.000     9.081    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_55_n_3
    SLICE_X28Y28         MUXF7 (Prop_muxf7_I0_O)      0.181     9.262 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_18/O
                         net (fo=1, routed)           0.824    10.087    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[3]
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.270    12.128    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.171    12.299    
                         clock uncertainty           -0.154    12.145    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.384    11.761    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  1.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.616%)  route 0.191ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.584     0.920    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X86Y50         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.148     1.068 r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[3]/Q
                         net (fo=2, routed)           0.191     1.259    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_vsize_reg[12][3]
    SLICE_X86Y49         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.859     1.225    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X86Y49         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X86Y49         FDRE (Hold_fdre_C_D)         0.010     1.205    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.934%)  route 0.101ns (38.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.564     0.900    base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y43         FDRE                                         r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/Q
                         net (fo=1, routed)           0.101     1.164    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[22]
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.865     1.231    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.950    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.105    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMD32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMS32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMS32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.556     0.892    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X44Y55         FDRE                                         r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=13, routed)          0.193     1.226    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD2
    SLICE_X46Y55         RAMS32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.824     1.190    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y55         RAMS32                                       r  base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y55         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.162    base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X4Y1      base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X4Y0      base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y2      base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X4Y10     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X4Y6      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X5Y5      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X5Y6      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y1      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y46     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y48     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_0
  To Clock:  clk_out1_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.490ns (7.936%)  route 5.684ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 13.814 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.279     8.366    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.257    13.814    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25]/C
                         clock pessimism              0.096    13.910    
                         clock uncertainty           -0.185    13.725    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.373    13.352    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.490ns (7.936%)  route 5.684ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 13.814 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.279     8.366    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.257    13.814    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/C
                         clock pessimism              0.096    13.910    
                         clock uncertainty           -0.185    13.725    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.373    13.352    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDSE (Setup_fdse_C_S)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDSE (Setup_fdse_C_S)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_base_clk_wiz_0_0 rise@11.696ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.490ns (8.173%)  route 5.505ns (91.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 13.657 - 11.696 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.247     2.192    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y83         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.393     2.585 f  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          1.405     3.990    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.097     4.087 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1006, routed)        4.100     8.187    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     11.696    11.696 r  
    PS7_X0Y0             PS7                          0.000    11.696 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    12.483    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.555 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273    13.828    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    11.184 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    12.485    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.557 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.100    13.657    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y85         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4]/C
                         clock pessimism              0.096    13.753    
                         clock uncertainty           -0.185    13.568    
    SLICE_X51Y85         FDSE (Setup_fdse_C_S)       -0.314    13.254    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.314ns (44.522%)  route 0.391ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786     0.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     0.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.273     2.131    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    -0.512 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300     0.788    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.860 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.228     2.088    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/clk
    SLICE_X104Y34        FDRE                                         r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y34        FDRE (Prop_fdre_C_Q)         0.314     2.402 r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=1, routed)           0.391     2.794    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][20][3]
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.400     2.345    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.204     2.141    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.593     2.734    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.640     0.978    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y100        FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDSE (Prop_fdse_C_Q)         0.141     1.119 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][26]/Q
                         net (fo=1, routed)           0.169     1.288    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][28][23]
    SLICE_X48Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.827     1.195    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.066     1.226    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.848%)  route 0.173ns (55.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.640     0.978    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y100        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/Q
                         net (fo=1, routed)           0.173     1.292    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][28][22]
    SLICE_X48Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.827     1.195    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.070     1.230    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.283ns (63.085%)  route 0.166ns (36.915%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.637     0.975    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][23]/Q
                         net (fo=1, routed)           0.166     1.305    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[294]
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.350 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0/O
                         net (fo=1, routed)           0.000     1.350    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0
    SLICE_X47Y102        MUXF7 (Prop_muxf7_I1_O)      0.074     1.424 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.424    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_8
    SLICE_X47Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.913     1.281    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X47Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                         clock pessimism             -0.039     1.242    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.105     1.347    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.248ns (55.820%)  route 0.196ns (44.180%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.640     0.978    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/Q
                         net (fo=1, routed)           0.196     1.315    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21[22]
    SLICE_X51Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.360 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2/O
                         net (fo=1, routed)           0.000     1.360    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]
    SLICE_X51Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     1.422 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.422    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616
    SLICE_X51Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.909     1.277    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.343    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.592%)  route 0.115ns (31.408%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.664     1.002    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/Q
                         net (fo=1, routed)           0.115     1.258    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7[23]
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.303 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3/O
                         net (fo=1, routed)           0.000     1.303    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0
    SLICE_X60Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.368 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1/O
                         net (fo=1, routed)           0.000     1.368    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.851     1.219    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X60Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.105     1.289    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.248ns (53.683%)  route 0.214ns (46.317%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.555     0.893    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/Q
                         net (fo=1, routed)           0.214     1.248    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5[25]
    SLICE_X44Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.293 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2/O
                         net (fo=1, routed)           0.000     1.293    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]
    SLICE_X44Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.355 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.355    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613
    SLICE_X44Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.827     1.195    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105     1.265    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.419%)  route 0.237ns (61.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.607     0.945    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/clk
    SLICE_X104Y33        FDRE                                         r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y33        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.237     1.330    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][20][2]
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.906     1.274    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.989    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.232    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.283ns (50.997%)  route 0.272ns (49.003%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.555     0.893    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y98         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/Q
                         net (fo=1, routed)           0.272     1.329    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0[24]
    SLICE_X51Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.374 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3/O
                         net (fo=1, routed)           0.000     1.374    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0
    SLICE_X51Y101        MUXF7 (Prop_muxf7_I1_O)      0.074     1.448 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.448    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614
    SLICE_X51Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.909     1.277    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.046%)  route 0.241ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.608     0.946    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/clk
    SLICE_X104Y34        FDRE                                         r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y34        FDRE (Prop_fdre_C_Q)         0.148     1.094 r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.241     1.335    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][20][7]
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.906     1.274    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y5          RAMB36E1                                     r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.989    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.232    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.848 }
Period(ns):         11.696
Sources:            { base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         11.696      9.734      RAMB18_X4Y10     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         11.696      9.734      RAMB36_X4Y6      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         11.696      9.734      RAMB36_X5Y5      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         11.696      9.734      RAMB36_X5Y6      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         11.696      10.104     BUFGCTRL_X0Y0    base_i/hdmi/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.696      10.447     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.696      10.696     SLICE_X38Y93     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.696      10.696     SLICE_X39Y89     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.696      10.696     SLICE_X41Y90     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.696      10.696     SLICE_X39Y89     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.696      201.664    MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X42Y85     base_i/hdmi/vtc_gen/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X42Y85     base_i/hdmi/vtc_gen/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X94Y33     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X104Y30    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X100Y40    base_i/hdmi/proc_sys_reset_tx_pclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X32Y73     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X32Y73     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.848       5.078      SLICE_X32Y73     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y5    base_i/hdmi/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.587ns (27.980%)  route 1.511ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.507     4.555    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.212     7.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
                         clock pessimism              0.094     7.164    
                         clock uncertainty           -0.083     7.081    
    SLICE_X93Y98         FDRE (Setup_fdre_C_R)       -0.314     6.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.587ns (29.461%)  route 1.405ns (70.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.401     4.449    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.213     7.072    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.094     7.165    
                         clock uncertainty           -0.083     7.082    
    SLICE_X94Y97         FDRE (Setup_fdre_C_R)       -0.373     6.709    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.587ns (29.461%)  route 1.405ns (70.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.401     4.449    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.213     7.072    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/C
                         clock pessimism              0.094     7.165    
                         clock uncertainty           -0.083     7.082    
    SLICE_X94Y97         FDRE (Setup_fdre_C_R)       -0.373     6.709    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.587ns (29.461%)  route 1.405ns (70.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.401     4.449    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.213     7.072    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/C
                         clock pessimism              0.094     7.165    
                         clock uncertainty           -0.083     7.082    
    SLICE_X94Y97         FDRE (Setup_fdre_C_R)       -0.373     6.709    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.587ns (29.461%)  route 1.405ns (70.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.515     2.457    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.393     2.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.676     3.526    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X96Y98         LUT2 (Prop_lut2_I0_O)        0.097     3.623 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.328     3.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I5_O)        0.097     4.048 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.401     4.449    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.213     7.072    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X94Y97         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/C
                         clock pessimism              0.094     7.165    
                         clock uncertainty           -0.083     7.082    
    SLICE_X94Y97         FDRE (Setup_fdre_C_R)       -0.373     6.709    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.736%)  route 0.166ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.690     1.026    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/Q
                         net (fo=12, routed)          0.166     1.356    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg__0[0]
    SLICE_X97Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.401 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.401    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[1]_i_1_n_0
    SLICE_X97Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.092     1.301    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.583     0.919    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X81Y93         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.055     1.114    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X81Y93         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.852     1.218    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X81Y93         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.299     0.919    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.075     0.994    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.071%)  route 0.227ns (54.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.690     1.026    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     1.167 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/Q
                         net (fo=11, routed)          0.227     1.394    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg__0[1]
    SLICE_X97Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.439 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[9]_i_1/O
                         net (fo=1, routed)           0.000     1.439    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[9]_i_1_n_0
    SLICE_X97Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.092     1.301    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.612%)  route 0.239ns (53.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.690     1.026    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/Q
                         net (fo=12, routed)          0.239     1.429    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg__0[0]
    SLICE_X96Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.474 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[2]_i_1_n_0
    SLICE_X96Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y99         FDRE (Hold_fdre_C_D)         0.120     1.329    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.934%)  route 0.803ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.508     0.508    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y99         FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     0.649 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.803     1.452    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/lpf_int
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.289     1.289    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/slowest_sync_clk
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.000     1.289    
    SLICE_X86Y98         FDRE (Hold_fdre_C_R)         0.009     1.298    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.291%)  route 0.233ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.689     1.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y100        FDSE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDSE (Prop_fdse_C_Q)         0.164     1.189 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/Q
                         net (fo=1, routed)           0.233     1.422    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN
    SLICE_X92Y99         FDSE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.877     1.243    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X92Y99         FDSE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                         clock pessimism             -0.035     1.208    
    SLICE_X92Y99         FDSE (Hold_fdse_C_D)         0.059     1.267    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.246ns (52.389%)  route 0.224ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.148     1.092 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/Q
                         net (fo=6, routed)           0.161     1.253    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X96Y100        LUT5 (Prop_lut5_I3_O)        0.098     1.351 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.062     1.413    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.964     1.330    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.256    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.246ns (52.389%)  route 0.224ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.148     1.092 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/Q
                         net (fo=6, routed)           0.161     1.253    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X96Y100        LUT5 (Prop_lut5_I3_O)        0.098     1.351 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.062     1.413    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.964     1.330    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.256    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.246ns (52.389%)  route 0.224ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.148     1.092 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/Q
                         net (fo=6, routed)           0.161     1.253    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X96Y100        LUT5 (Prop_lut5_I3_O)        0.098     1.351 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.062     1.413    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.964     1.330    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X97Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.256    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.165%)  route 0.115ns (44.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.583     0.919    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X83Y93         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/Q
                         net (fo=2, routed)           0.115     1.174    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X83Y92         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.851     1.217    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X83Y92         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/C
                         clock pessimism             -0.283     0.934    
    SLICE_X83Y92         FDRE (Hold_fdre_C_D)         0.075     1.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X99Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X99Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X99Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X99Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y99     base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X92Y98     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X92Y98     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y99     base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X91Y92     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X91Y92     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X91Y92     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X91Y92     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X92Y98     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X92Y98     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y99     base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y99     base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X99Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X98Y95     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.130ns (23.605%)  route 3.657ns (76.395%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.987     7.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y36         LUT5 (Prop_lut5_I2_O)        0.097     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.180    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.148    
                         clock uncertainty           -0.035    36.112    
    SLICE_X85Y36         FDRE (Setup_fdre_C_D)        0.033    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 28.185    

Slack (MET) :             28.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.130ns (23.620%)  route 3.654ns (76.380%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.984     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y36         LUT5 (Prop_lut5_I2_O)        0.097     7.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.180    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.361    36.148    
                         clock uncertainty           -0.035    36.112    
    SLICE_X85Y36         FDRE (Setup_fdre_C_D)        0.032    36.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 28.187    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.130ns (23.743%)  route 3.629ns (76.257%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 35.788 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.959     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y38         LUT5 (Prop_lut5_I2_O)        0.097     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X84Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    35.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.361    36.149    
                         clock uncertainty           -0.035    36.113    
    SLICE_X84Y38         FDRE (Setup_fdre_C_D)        0.030    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.130ns (23.878%)  route 3.602ns (76.122%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.932     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y36         LUT5 (Prop_lut5_I2_O)        0.097     7.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X83Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.180    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.361    36.148    
                         clock uncertainty           -0.035    36.112    
    SLICE_X83Y36         FDRE (Setup_fdre_C_D)        0.030    36.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.142    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.130ns (25.265%)  route 3.343ns (74.735%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 35.788 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.672     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I4_O)        0.097     7.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X85Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    35.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.364    36.152    
                         clock uncertainty           -0.035    36.116    
    SLICE_X85Y37         FDRE (Setup_fdre_C_D)        0.030    36.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 28.500    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.130ns (25.296%)  route 3.337ns (74.704%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.667     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y36         LUT5 (Prop_lut5_I2_O)        0.097     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.180    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.361    36.148    
                         clock uncertainty           -0.035    36.112    
    SLICE_X85Y36         FDRE (Setup_fdre_C_D)        0.030    36.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.142    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.130ns (25.285%)  route 3.339ns (74.715%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.669     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y36         LUT5 (Prop_lut5_I2_O)        0.097     7.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.180    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.361    36.148    
                         clock uncertainty           -0.035    36.112    
    SLICE_X85Y36         FDRE (Setup_fdre_C_D)        0.032    36.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.130ns (25.209%)  route 3.352ns (74.791%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 35.788 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.682     7.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y37         LUT6 (Prop_lut6_I4_O)        0.097     7.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    35.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.386    36.174    
                         clock uncertainty           -0.035    36.138    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)        0.032    36.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.170    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.130ns (26.395%)  route 3.151ns (73.605%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 35.788 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y37         LUT4 (Prop_lut4_I3_O)        0.211     5.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.609     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X89Y37         LUT6 (Prop_lut6_I3_O)        0.097     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.481     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y37         LUT5 (Prop_lut5_I3_O)        0.097     7.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    35.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.386    36.174    
                         clock uncertainty           -0.035    36.138    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)        0.030    36.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.168    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                 28.713    

Slack (MET) :             28.927ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.718ns (17.518%)  route 3.381ns (82.482%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 35.836 - 33.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.323     3.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.313     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.774     5.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X89Y39         LUT3 (Prop_lut3_I0_O)        0.211     5.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.881     6.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X90Y38         LUT6 (Prop_lut6_I1_O)        0.097     6.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_2/O
                         net (fo=5, routed)           0.726     7.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_2_n_0
    SLICE_X90Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[5]
    SLICE_X90Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.229    35.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                         clock pessimism              0.330    36.166    
                         clock uncertainty           -0.035    36.130    
    SLICE_X90Y39         FDRE (Setup_fdre_C_D)        0.069    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                 28.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.429%)  route 0.068ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDCE (Prop_fdce_C_Q)         0.128     1.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X82Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.390     1.613    
    SLICE_X82Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.574     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.117     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X82Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.390     1.612    
    SLICE_X82Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDCE (Prop_fdce_C_Q)         0.128     1.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.068     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X82Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.390     1.613    
    SLICE_X82Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.574     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X79Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X79Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X79Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.403     1.599    
    SLICE_X79Y26         FDCE (Hold_fdce_C_D)         0.076     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.574     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.055     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X67Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.403     1.599    
    SLICE_X67Y20         FDRE (Hold_fdre_C_D)         0.075     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y26         FDCE (Prop_fdce_C_Q)         0.141     1.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X81Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.402     1.600    
    SLICE_X81Y26         FDCE (Hold_fdce_C_D)         0.075     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.576     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X79Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.404     1.601    
    SLICE_X79Y28         FDPE (Hold_fdpe_C_D)         0.075     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.580     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y17         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X73Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.402     1.605    
    SLICE_X73Y17         FDCE (Hold_fdce_C_D)         0.075     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X73Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.842     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.402     1.602    
    SLICE_X73Y20         FDPE (Hold_fdpe_C_D)         0.075     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.574     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X77Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.055     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[3]
    SLICE_X77Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X77Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                         clock pessimism             -0.403     1.599    
    SLICE_X77Y23         FDRE (Hold_fdre_C_D)         0.071     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X78Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X78Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X74Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X82Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  eth0_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.494ns (20.009%)  route 1.975ns (79.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 12.432 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.465     4.886    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.393     5.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/Q
                         net (fo=2, routed)           0.822     6.100    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[3]
    SLICE_X84Y96         LUT3 (Prop_lut3_I2_O)        0.101     6.201 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.153     7.355    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism              0.264    12.696    
                         clock uncertainty           -0.035    12.660    
    OLOGIC_X1Y95         ODDR (Setup_oddr_C_D2)      -0.809    11.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.438ns (17.696%)  route 2.037ns (82.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.465     4.886    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X83Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.341     5.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/Q
                         net (fo=2, routed)           0.885     6.112    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[0]
    SLICE_X84Y94         LUT3 (Prop_lut3_I2_O)        0.097     6.209 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.152     7.361    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y92         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism              0.264    12.695    
                         clock uncertainty           -0.035    12.659    
    OLOGIC_X1Y92         ODDR (Setup_oddr_C_D2)      -0.667    11.992    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.442ns (19.599%)  route 1.813ns (80.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.465     4.886    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X83Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.341     5.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/Q
                         net (fo=1, routed)           0.853     6.080    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[5]
    SLICE_X84Y94         LUT3 (Prop_lut3_I0_O)        0.101     6.181 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.960     7.141    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism              0.264    12.695    
                         clock uncertainty           -0.035    12.659    
    OLOGIC_X1Y91         ODDR (Setup_oddr_C_D2)      -0.817    11.842    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.438ns (18.666%)  route 1.908ns (81.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 12.432 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.465     4.886    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X83Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.341     5.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/Q
                         net (fo=2, routed)           0.880     6.107    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[2]
    SLICE_X84Y96         LUT3 (Prop_lut3_I2_O)        0.097     6.204 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.028     7.232    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism              0.264    12.696    
                         clock uncertainty           -0.035    12.660    
    OLOGIC_X1Y96         ODDR (Setup_oddr_C_D2)      -0.667    11.993    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.541ns (52.004%)  route 1.422ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.422     7.882    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.298    12.465    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.279    12.744    
                         clock uncertainty           -0.035    12.709    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)       -0.007    12.702    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.541ns (52.633%)  route 1.387ns (47.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.387     7.847    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.298    12.465    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.279    12.744    
                         clock uncertainty           -0.035    12.709    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)       -0.010    12.699    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 1.541ns (56.165%)  route 1.203ns (43.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.203     7.663    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X52Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.243    12.410    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X52Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.279    12.689    
                         clock uncertainty           -0.035    12.654    
    SLICE_X52Y111        FDRE (Setup_fdre_C_D)       -0.039    12.615    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 1.541ns (54.799%)  route 1.271ns (45.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.271     7.731    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.298    12.465    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X54Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.279    12.744    
                         clock uncertainty           -0.035    12.709    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)       -0.021    12.688    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 1.477ns (53.801%)  route 1.268ns (46.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      1.477     6.396 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.268     7.664    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X52Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.243    12.410    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X52Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.279    12.689    
                         clock uncertainty           -0.035    12.654    
    SLICE_X52Y111        FDRE (Setup_fdre_C_D)       -0.030    12.624    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 1.541ns (56.686%)  route 1.177ns (43.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.177     7.637    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X53Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.243    12.410    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X53Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.279    12.689    
                         clock uncertainty           -0.035    12.654    
    SLICE_X53Y111        FDRE (Setup_fdre_C_D)       -0.049    12.605    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.510%)  route 0.051ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.051     1.959    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.527     1.780    
    SLICE_X87Y91         FDPE (Hold_fdpe_C_D)        -0.008     1.772    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.110     2.018    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X87Y92         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y92         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.511     1.796    
    SLICE_X87Y92         FDPE (Hold_fdpe_C_D)         0.022     1.818    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.464%)  route 0.136ns (39.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.666     1.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X82Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     2.028 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.136     2.164    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X83Y101        LUT5 (Prop_lut5_I2_O)        0.044     2.208 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.208    base_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X83Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.394    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X83Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.517     1.877    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.107     1.984    base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.921 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.165     2.086    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.527     1.780    
    SLICE_X87Y91         FDPE (Hold_fdpe_C_D)         0.071     1.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.578%)  route 0.136ns (39.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.666     1.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X82Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     2.028 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.136     2.164    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X83Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.209 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.209    base_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X83Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.394    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X83Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.517     1.877    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.092     1.969    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.913%)  route 0.231ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.921 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.231     2.152    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.527     1.780    
    SLICE_X87Y91         FDPE (Hold_fdpe_C_D)         0.076     1.856    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.122%)  route 0.162ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.162     2.070    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3_2
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y91         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.527     1.780    
    SLICE_X87Y91         FDPE (Hold_fdpe_C_D)        -0.006     1.774    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.128ns (19.677%)  route 0.523ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y92         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.523     2.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.394    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.262     2.132    
    SLICE_X82Y100        FDRE (Hold_fdre_C_R)        -0.045     2.087    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.128ns (19.677%)  route 0.523ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y92         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.523     2.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.394    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.262     2.132    
    SLICE_X82Y100        FDRE (Hold_fdre_C_R)        -0.045     2.087    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.128ns (19.677%)  route 0.523ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.780    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X87Y92         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.908 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.523     2.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.394    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X82Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                         clock pessimism             -0.262     2.132    
    SLICE_X82Y100        FDRE (Hold_fdre_C_R)        -0.045     2.087    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  ETH0_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y89    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y95    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y101   base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y101   base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y111   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X87Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X87Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X87Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X87Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y101   base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y101   base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y100   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_rgmii_rxclk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.393ns (19.991%)  route 1.573ns (80.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.941 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.573     6.514    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.393ns (20.110%)  route 1.561ns (79.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.941 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.561     6.503    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.393ns (20.156%)  route 1.557ns (79.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.941 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.557     6.498    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.393ns (21.932%)  route 1.399ns (78.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.941 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.399     6.340    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.341ns (19.026%)  route 1.451ns (80.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.341     4.887 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.451     6.339    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.341ns (19.192%)  route 1.436ns (80.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.341     4.887 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.436     6.323    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.341ns (19.465%)  route 1.411ns (80.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.341     4.887 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.411     6.298    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.341ns (19.192%)  route 1.436ns (80.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.341     4.887 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.436     6.323    base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -0.901    11.521    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.341ns (20.577%)  route 1.316ns (79.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.341     4.887 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.316     6.204    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.393ns (23.262%)  route 1.296ns (76.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.453     4.541    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X54Y109        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.393     4.934 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.296     6.231    base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -0.931    11.491    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  5.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.363ns (17.478%)  route 1.714ns (82.522%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q1)        0.363     3.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.714     4.941    base_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.067     4.481    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.140     4.621    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.363ns (17.539%)  route 1.707ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.872    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.363     3.235 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.707     4.941    base_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.067     4.481    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.132     4.613    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.358ns (17.527%)  route 1.685ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.872    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.358     3.230 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.685     4.914    base_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.067     4.479    
    SLICE_X64Y108        FDRE (Hold_fdre_C_D)         0.091     4.570    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.363ns (17.275%)  route 1.738ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.363     3.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.738     4.965    base_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X65Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.546    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.067     4.479    
    SLICE_X65Y108        FDRE (Hold_fdre_C_D)         0.100     4.579    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.180ns (12.982%)  route 1.207ns (87.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.180     1.202 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.207     2.409    base_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X64Y108        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.180ns (12.675%)  route 1.240ns (87.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     1.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.180     1.192 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.240     2.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X81Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.939     2.153    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X81Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.188     1.965    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.045     2.010    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.250ns (17.205%)  route 1.203ns (82.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     1.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.180     1.192 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.696     1.888    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X100Y91        LUT2 (Prop_lut2_I1_O)        0.070     1.958 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.507     2.465    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X84Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.939     2.153    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X84Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.188     1.965    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.070     2.035    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.179ns (12.244%)  route 1.283ns (87.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     1.201 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.283     2.484    base_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X64Y108        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.179ns (11.751%)  route 1.344ns (88.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.179     1.196 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.344     2.540    base_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.148    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.188     1.960    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.038     1.998    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.164ns (17.439%)  route 0.776ns (82.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.674     0.940    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.966 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.657     1.623    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X54Y109        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.164     1.787 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           0.776     2.564    base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.982     2.196    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism             -0.257     1.940    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                      0.000     1.940    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.624    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y6      base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y75    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y80    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y79    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y86    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y85    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X54Y109   base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y108   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  eth1_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.381ns (48.994%)  route 1.438ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 10.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           1.438     6.261    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.370    10.626    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.111    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.039    10.662    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.381ns (49.268%)  route 1.422ns (50.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 10.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           1.422     6.245    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.370    10.626    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.111    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.049    10.652    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 1.381ns (47.463%)  route 1.529ns (52.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           1.529     6.352    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.540    10.796    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.111    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.021    10.851    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.334ns (49.090%)  route 1.383ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 10.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.334     4.776 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           1.383     6.160    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.370    10.626    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.111    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.034    10.667    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.381ns (51.538%)  route 1.299ns (48.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 10.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           1.299     6.122    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[4]
    SLICE_X57Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.370    10.626    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X57Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
                         clock pessimism              0.111    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X57Y114        FDRE (Setup_fdre_C_D)       -0.039    10.662    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.280ns (47.730%)  route 1.402ns (52.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 10.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.280     4.722 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           1.402     6.124    base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.370    10.626    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.111    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.030    10.671    base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.381ns (49.236%)  route 1.424ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           1.424     6.247    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X59Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.540    10.796    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X59Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.111    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X59Y110        FDRE (Setup_fdre_C_D)       -0.039    10.833    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.381ns (48.915%)  route 1.442ns (51.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           1.442     6.266    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.540    10.796    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.111    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.010    10.862    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.381ns (48.874%)  route 1.445ns (51.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           1.445     6.268    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.540    10.796    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.111    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.007    10.865    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.381ns (51.791%)  route 1.286ns (48.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.119     3.442    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.381     4.823 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           1.286     6.109    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.540    10.796    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.111    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.007    10.865    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  4.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.031%)  route 0.329ns (71.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.857     1.100    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.228 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.329     1.556    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.996     1.426    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.219     1.208    
    SLICE_X93Y103        FDRE (Hold_fdre_C_R)        -0.072     1.136    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.031%)  route 0.329ns (71.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.857     1.100    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.228 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.329     1.556    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.996     1.426    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.219     1.208    
    SLICE_X93Y103        FDRE (Hold_fdre_C_R)        -0.072     1.136    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.213ns (31.667%)  route 0.460ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.885     1.128    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X92Y104        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.164     1.292 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.460     1.752    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X92Y103        LUT5 (Prop_lut5_I2_O)        0.049     1.801 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.801    base_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X92Y103        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.996     1.426    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X92Y103        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism             -0.219     1.208    
    SLICE_X92Y103        FDRE (Hold_fdre_C_D)         0.131     1.339    base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.258%)  route 0.460ns (68.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.885     1.128    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X92Y104        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.164     1.292 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.460     1.752    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X92Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.797    base_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X92Y103        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.996     1.426    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X92Y103        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism             -0.219     1.208    
    SLICE_X92Y103        FDRE (Hold_fdre_C_D)         0.121     1.329    base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.128ns (10.619%)  route 1.077ns (89.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.857     1.100    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.228 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          1.077     2.305    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.124     1.554    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.219     1.335    
    OLOGIC_X1Y88         ODDR (Hold_oddr_C_R)         0.422     1.757    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.409%)  route 0.443ns (77.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.909     1.152    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.280 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.443     1.723    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.006     1.437    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.314     1.123    
    SLICE_X91Y95         FDPE (Hold_fdpe_C_D)         0.022     1.145    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.319%)  route 0.502ns (79.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.857     1.100    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.228 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.502     1.730    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X94Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.970     1.400    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X94Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
                         clock pessimism             -0.219     1.181    
    SLICE_X94Y101        FDRE (Hold_fdre_C_R)        -0.045     1.136    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.128ns (21.408%)  route 0.470ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.909     1.152    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.280 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.470     1.750    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3_2
    SLICE_X91Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.068     1.499    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X91Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.347     1.152    
    SLICE_X91Y94         FDPE (Hold_fdpe_C_D)        -0.006     1.146    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.071%)  route 0.653ns (79.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.796     1.038    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X94Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.164     1.202 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/Q
                         net (fo=2, routed)           0.653     1.855    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[0]
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.129     1.559    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.219     1.341    
    OLOGIC_X1Y87         ODDR (Hold_oddr_C_D1)       -0.093     1.248    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.627%)  route 0.616ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.890     1.132    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y114        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.141     1.273 r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/Q
                         net (fo=1, routed)           0.616     1.889    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.996     1.426    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X93Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.219     1.208    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.066     1.274    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.616    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y93   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y90   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y87   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y88   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y98   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X58Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y103  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y103  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y103  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y103  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X59Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y110  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y114  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_rgmii_rxclk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.341ns (17.443%)  route 1.614ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.614     6.594    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.341ns (17.677%)  route 1.588ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.588     6.568    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.341ns (17.684%)  route 1.587ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.587     6.567    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.341ns (18.391%)  route 1.513ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.513     6.493    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.341ns (18.391%)  route 1.513ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.513     6.493    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.341ns (18.819%)  route 1.471ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.471     6.451    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.341ns (18.840%)  route 1.469ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.469     6.449    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.341ns (18.848%)  route 1.468ns (81.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.468     6.448    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.393ns (21.465%)  route 1.438ns (78.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.455     4.635    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X62Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.393     5.028 r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.438     6.466    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.948    11.561    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.555ns (14.431%)  route 3.291ns (85.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 12.249 - 8.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362     1.800    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160     2.960 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216     3.175    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q2)        0.412     3.587 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           1.450     5.037    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X100Y91        LUT2 (Prop_lut2_I0_O)        0.143     5.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           1.841     7.021    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER
    SLICE_X62Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.298    12.249    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X62Y110        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                         clock pessimism              0.068    12.317    
                         clock uncertainty           -0.035    12.281    
    SLICE_X62Y110        FDRE (Setup_fdre_C_D)       -0.021    12.260    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.363ns (18.643%)  route 1.584ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.182     2.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.363     3.314 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.584     4.898    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X91Y104        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.514     4.694    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X91Y104        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.068     4.625    
    SLICE_X91Y104        FDRE (Hold_fdre_C_D)         0.100     4.725    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.725    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.250ns (17.622%)  route 1.169ns (82.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     1.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.180     1.284 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.673     1.958    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X100Y91        LUT2 (Prop_lut2_I1_O)        0.070     2.028 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.495     2.523    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X91Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.962     2.267    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X91Y103        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.189     2.078    
    SLICE_X91Y103        FDRE (Hold_fdre_C_D)         0.070     2.148    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.180ns (12.915%)  route 1.214ns (87.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.214     2.503    base_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.180ns (12.951%)  route 1.210ns (87.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.210     2.499    base_i/processing_system7_0/inst/ENET1_GMII_RXD[1]
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.041     2.091    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.179ns (12.877%)  route 1.211ns (87.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.211     2.499    base_i/processing_system7_0/inst/ENET1_GMII_RXD[5]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.041     2.091    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.179ns (12.686%)  route 1.232ns (87.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.232     2.520    base_i/processing_system7_0/inst/ENET1_GMII_RXD[4]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.179ns (12.629%)  route 1.238ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.238     2.527    base_i/processing_system7_0/inst/ENET1_GMII_RXD[6]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.180ns (12.459%)  route 1.265ns (87.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.265     2.554    base_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.047     2.097    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.180ns (12.289%)  route 1.285ns (87.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.285     2.574    base_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.179ns (11.417%)  route 1.389ns (88.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.389     2.677    base_i/processing_system7_0/inst/ENET1_GMII_RXD[7]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.047     2.097    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y7      base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y77    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y83    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y84    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y81    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y82    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y110   base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y110   base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y104   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y104   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      998.758ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.758ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.076ns  (logic 0.313ns (29.078%)  route 0.763ns (70.922%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.763     1.076    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y12         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)       -0.166   999.834    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.834    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                998.758    

Slack (MET) :             999.088ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.732ns  (logic 0.313ns (42.769%)  route 0.419ns (57.231%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.419     0.732    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)       -0.180   999.820    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.820    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                999.088    

Slack (MET) :             999.154ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.779ns  (logic 0.341ns (43.752%)  route 0.438ns (56.248%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.438     0.779    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y14         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.067   999.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                999.154    

Slack (MET) :             999.160ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.775ns  (logic 0.341ns (43.996%)  route 0.434ns (56.004%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.434     0.775    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X43Y14         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.065   999.935    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                999.160    

Slack (MET) :             999.168ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.765ns  (logic 0.341ns (44.578%)  route 0.424ns (55.422%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.424     0.765    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X45Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)       -0.067   999.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                999.168    

Slack (MET) :             999.170ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.763ns  (logic 0.341ns (44.672%)  route 0.422ns (55.328%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.422     0.763    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y13         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y13         FDRE (Setup_fdre_C_D)       -0.067   999.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                999.170    

Slack (MET) :             999.191ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.629ns  (logic 0.313ns (49.765%)  route 0.316ns (50.235%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.316     0.629    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y14         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X47Y14         FDRE (Setup_fdre_C_D)       -0.180   999.820    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.820    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                999.191    

Slack (MET) :             999.196ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.660ns  (logic 0.313ns (47.420%)  route 0.347ns (52.580%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.347     0.660    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)       -0.144   999.856    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.856    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                999.196    

Slack (MET) :             999.199ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.774ns  (logic 0.341ns (44.039%)  route 0.433ns (55.961%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.433     0.774    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X46Y16         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)       -0.027   999.973    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.973    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                999.199    

Slack (MET) :             999.199ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.619ns  (logic 0.313ns (50.564%)  route 0.306ns (49.436%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     0.619    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y15         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.182   999.818    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.818    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                999.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       10.125ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.125ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.507ns  (logic 0.341ns (22.621%)  route 1.166ns (77.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.166     1.507    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X44Y76         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X44Y76         FDRE (Setup_fdre_C_D)       -0.064    11.632    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 10.125    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.227ns  (logic 0.341ns (27.802%)  route 0.886ns (72.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.886     1.227    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X47Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)       -0.065    11.631    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.408ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.221ns  (logic 0.341ns (27.937%)  route 0.880ns (72.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.880     1.221    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X51Y78         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X51Y78         FDRE (Setup_fdre_C_D)       -0.067    11.629    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 10.408    

Slack (MET) :             10.409ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.220ns  (logic 0.341ns (27.952%)  route 0.879ns (72.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.879     1.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X43Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.067    11.629    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                 10.409    

Slack (MET) :             10.447ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.184ns  (logic 0.393ns (33.189%)  route 0.791ns (66.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.791     1.184    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X40Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.065    11.631    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 10.447    

Slack (MET) :             10.453ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.178ns  (logic 0.341ns (28.942%)  route 0.837ns (71.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101                                     0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           0.837     1.178    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X51Y78         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X51Y78         FDRE (Setup_fdre_C_D)       -0.065    11.631    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 10.453    

Slack (MET) :             10.518ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.111ns  (logic 0.393ns (35.368%)  route 0.718ns (64.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           0.718     1.111    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X45Y77         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)       -0.067    11.629    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 10.518    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.097ns  (logic 0.393ns (35.841%)  route 0.704ns (64.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           0.704     1.097    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X36Y73         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)       -0.025    11.671    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.602ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.028ns  (logic 0.341ns (33.187%)  route 0.687ns (66.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.687     1.028    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X41Y72         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)       -0.066    11.630    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 10.602    

Slack (MET) :             10.611ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (MaxDelay Path 11.696ns)
  Data Path Delay:        1.018ns  (logic 0.341ns (33.505%)  route 0.677ns (66.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.696ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.677     1.018    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X40Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.696    11.696    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.067    11.629    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 10.611    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       32.179ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.638ns  (logic 0.313ns (49.070%)  route 0.325ns (50.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X81Y27         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.325     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X80Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y27         FDCE (Setup_fdce_C_D)       -0.183    32.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.817    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.623ns  (logic 0.313ns (50.274%)  route 0.310ns (49.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X79Y26         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.310     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y26         FDCE (Setup_fdce_C_D)       -0.183    32.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.817    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                 32.194    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.614ns  (logic 0.313ns (50.990%)  route 0.301ns (49.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y17         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.301     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y19         FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 32.206    

Slack (MET) :             32.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.603ns  (logic 0.313ns (51.934%)  route 0.290ns (48.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X74Y17         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X73Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y18         FDCE (Setup_fdce_C_D)       -0.185    32.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.815    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                 32.212    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.604ns  (logic 0.313ns (51.782%)  route 0.291ns (48.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X74Y18         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.291     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y19         FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.665ns  (logic 0.341ns (51.273%)  route 0.324ns (48.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X81Y26         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.324     0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y25         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 32.268    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.660ns  (logic 0.341ns (51.662%)  route 0.319ns (48.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X81Y27         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.319     0.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y27         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.632ns  (logic 0.341ns (53.935%)  route 0.291ns (46.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X74Y18         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.291     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X73Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y19         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 32.301    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.996ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.987ns  (logic 0.393ns (39.799%)  route 0.594ns (60.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           0.594     0.987    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][28]
    SLICE_X36Y97         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.017     9.983    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.983    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.361ns (47.696%)  route 0.396ns (52.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.396     0.757    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X37Y73         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)       -0.169     9.831    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.831    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.718ns  (logic 0.313ns (43.582%)  route 0.405ns (56.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X70Y29         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.405     0.718    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X71Y29         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y29         FDRE (Setup_fdre_C_D)       -0.185     9.815    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.831ns  (logic 0.393ns (47.319%)  route 0.438ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.438     0.831    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][37]
    SLICE_X37Y73         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.829ns  (logic 0.393ns (47.433%)  route 0.436ns (52.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.436     0.829    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][27]
    SLICE_X37Y96         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)       -0.065     9.935    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.707ns  (logic 0.313ns (44.248%)  route 0.394ns (55.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.394     0.707    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X70Y32         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y32         FDRE (Setup_fdre_C_D)       -0.180     9.820    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  9.113    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.701ns  (logic 0.313ns (44.648%)  route 0.388ns (55.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.388     0.701    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X32Y74         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.143     9.857    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.857    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.765ns  (logic 0.341ns (44.595%)  route 0.424ns (55.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.424     0.765    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X68Y31         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y31         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.801ns  (logic 0.393ns (49.040%)  route 0.408ns (50.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/Q
                         net (fo=1, routed)           0.408     0.801    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][23]
    SLICE_X50Y95         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)       -0.027     9.973    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.645ns  (logic 0.313ns (48.560%)  route 0.332ns (51.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           0.332     0.645    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][41]
    SLICE_X29Y74         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.181     9.819    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  9.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.313ns (41.333%)  route 0.444ns (58.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y25         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X78Y26         FDCE (Setup_fdce_C_D)       -0.182     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.711ns  (logic 0.313ns (44.043%)  route 0.398ns (55.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X80Y26         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.398     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y26         FDCE (Setup_fdce_C_D)       -0.181     9.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.696ns  (logic 0.313ns (44.982%)  route 0.383ns (55.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X79Y25         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X79Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y26         FDCE (Setup_fdce_C_D)       -0.179     9.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  9.125    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.625ns  (logic 0.313ns (50.092%)  route 0.312ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X73Y18         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.312     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y17         FDCE (Setup_fdce_C_D)       -0.180     9.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.019%)  route 0.301ns (48.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X73Y18         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.301     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y18         FDCE (Setup_fdce_C_D)       -0.179     9.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  9.207    

Slack (MET) :             9.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.667ns  (logic 0.341ns (51.152%)  route 0.326ns (48.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X73Y18         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.326     0.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y18         FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  9.266    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.645ns  (logic 0.341ns (52.873%)  route 0.304ns (47.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X73Y18         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.304     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X73Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y17         FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.643ns  (logic 0.341ns (53.019%)  route 0.302ns (46.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y26         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.302     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X79Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y26         FDCE (Setup_fdce_C_D)       -0.065     9.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  9.292    





---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  base_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.717    11.965 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.965    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.711    11.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.959    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.089ns  (logic 3.088ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.693    11.939 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.939    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.074ns  (logic 3.073ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.678    11.924 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.924    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 3.065ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 8.850 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.850    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.395     9.245 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     9.246    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.670    11.915 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.915    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.835ns  (logic 2.834ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 12.430 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.430    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.344    12.774 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.775    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.490    15.265 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.265    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.265    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.843ns  (logic 2.842ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.498    15.274 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.274    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.274    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.858ns  (logic 2.857ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.513    15.289 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.289    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.289    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.531    15.307 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.307    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.307    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.537    15.314 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.314    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.314    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W15                                               0.000     2.500 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.535     3.035 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.035    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y79         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V15                                               0.000     2.500 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.534     3.034 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.034    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.302ns  (logic 2.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y16                                               0.000     2.500 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.525     3.025 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.025    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.802 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.802    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.299ns  (logic 2.299ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.522     3.022 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.799 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.799    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.236ns  (logic 2.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.012 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U19                                               0.000     2.500 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         0.459     2.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.959    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.736 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.736    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     5.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.012    
                         clock uncertainty           -0.025     4.987    
    ILOGIC_X1Y75         IDDR (Setup_iddr_C_D)       -0.002     4.985    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 2.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 7.079 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U19                                               0.000    -2.800 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         1.284    -1.516 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.516    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.061 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.061    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.211    -0.921    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.025    -0.896    
    ILOGIC_X1Y75         IDDR (Hold_iddr_C_D)         0.138    -0.758    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 2.924ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y17                                               0.000    -2.800 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         1.347    -1.453 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.453    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.124 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.124    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y85         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 2.927ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y16                                               0.000    -2.800 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.349    -1.451 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.451    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.127 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.127    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 2.935ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V15                                               0.000    -2.800 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.358    -1.442 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.442    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.135 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.135    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    W15                                               0.000    -2.800 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.359    -1.441 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.441    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.136 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.136    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y79         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  base_gmii_to_rgmii_1_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.045ns  (logic 3.044ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 17.523 - 12.000 ) 
    Source Clock Delay      (SCD):    3.189ns = ( 7.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.866     7.189    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.395     7.584 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.585    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         2.649    10.233 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.233    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.386     6.642    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.986 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.987    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.523 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.523    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.727    
                         output delay                 1.000    10.727    
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.017ns  (logic 3.016ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 17.523 - 12.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 7.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.876     7.199    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.395     7.594 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.595    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         2.621    10.216 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.216    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.386     6.642    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.986 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.987    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.523 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.523    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.727    
                         output delay                 1.000    10.727    
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.071ns  (logic 3.070ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 17.523 - 12.000 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 7.074 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.751     7.074    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.395     7.469 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     7.470    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.675    10.144 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.144    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.386     6.642    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.986 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.987    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.523 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.523    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.727    
                         output delay                 1.000    10.727    
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        1.623ns  (logic 1.622ns (99.938%)  route 0.001ns (0.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 14.509 - 12.000 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 5.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.898     5.328    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.204     5.532 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     5.533    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         1.418     6.951 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.951    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.841     5.083    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177     5.260 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.261    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.248     6.509 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.509    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.275     6.784    
                         output delay                 1.000     7.784    
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.085ns  (logic 3.084ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 17.523 - 12.000 ) 
    Source Clock Delay      (SCD):    2.809ns = ( 6.809 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.486     6.809    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.395     7.204 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.205    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.689     9.894 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.894    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.386     6.642    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.986 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.987    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.523 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.523    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.727    
                         output delay                 1.000    10.727    
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.861ns  (logic 2.860ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 10.071 - 4.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 10.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.252    10.508    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.344    10.852 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.853    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         2.516    13.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.369    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.636     6.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.354 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.355    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.071 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.071    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.867    
                         clock uncertainty            0.035     9.902    
                         output delay                 2.600    12.502    
  -------------------------------------------------------------------
                         required time                        -12.502    
                         arrival time                          13.369    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.855ns  (logic 2.854ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 10.071 - 4.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 10.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.262    10.518    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.344    10.862 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.863    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.510    13.372 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.372    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.636     6.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.354 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.355    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.071 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.071    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.867    
                         clock uncertainty            0.035     9.902    
                         output delay                 2.600    12.502    
  -------------------------------------------------------------------
                         required time                        -12.502    
                         arrival time                          13.372    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.840ns  (logic 2.839ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 10.071 - 4.000 ) 
    Source Clock Delay      (SCD):    2.742ns = ( 10.742 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.486    10.742    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.344    11.086 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.087    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.495    13.582 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.582    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.636     6.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.354 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.355    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.071 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.071    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.867    
                         clock uncertainty            0.035     9.902    
                         output delay                 2.600    12.502    
  -------------------------------------------------------------------
                         required time                        -12.502    
                         arrival time                          13.582    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.332ns  (logic 1.331ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 9.206 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.963     9.206    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.177     9.383 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.384    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         1.154    10.537 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.537    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.990     5.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.204     5.624 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.625    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.438     7.063 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.063    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.275     6.788    
                         clock uncertainty            0.035     6.824    
                         output delay                 2.600     9.424    
  -------------------------------------------------------------------
                         required time                         -9.424    
                         arrival time                          10.537    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.359ns  (logic 1.358ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 9.200 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.958     9.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.177     9.377 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.378    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         1.181    10.559 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.559    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.990     5.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.204     5.624 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.625    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.438     7.063 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.063    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.275     6.788    
                         clock uncertainty            0.035     6.824    
                         output delay                 2.600     9.424    
  -------------------------------------------------------------------
                         required time                         -9.424    
                         arrival time                          10.559    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.333ns  (logic 2.333ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W14                                               0.000     2.500 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.556     3.056 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.056    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.833 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.833    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.317ns  (logic 2.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 13.104 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U15                                               0.000     2.500 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         0.540     3.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.040    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.817 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.817    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     5.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.104    
                         clock uncertainty           -0.025     5.079    
    ILOGIC_X1Y77         IDDR (Setup_iddr_C_D)       -0.002     5.077    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.077    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.321ns  (logic 2.321ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y14                                               0.000     2.500 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         0.544     3.044 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.044    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.821 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.821    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.281ns  (logic 2.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.504     3.004 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.004    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.781 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.781    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y81         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.263ns  (logic 2.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T16                                               0.000     2.500 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.486     2.986 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.986    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.763 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.763    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y82         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.888ns  (logic 2.888ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T16                                               0.000    -6.800 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.311    -5.489 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.489    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.912 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.912    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y82         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.906ns  (logic 2.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.328    -5.472 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.472    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.894 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.894    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y81         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.946ns  (logic 2.946ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y14                                               0.000    -6.800 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         1.369    -5.431 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.431    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.854 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.854    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.942ns  (logic 2.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U15                                               0.000    -6.800 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         1.365    -5.435 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.435    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.858 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.858    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216    -4.825    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.825    
                         clock uncertainty            0.025    -4.800    
    ILOGIC_X1Y77         IDDR (Hold_iddr_C_D)         0.138    -4.662    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.957ns  (logic 2.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W14                                               0.000    -6.800 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.380    -5.420 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.843 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.843    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.341ns (11.824%)  route 2.543ns (88.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.543     5.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X75Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.341ns (12.110%)  route 2.475ns (87.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.475     5.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.341ns (12.110%)  route 2.475ns (87.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.475     5.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.341ns (12.110%)  route 2.475ns (87.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.475     5.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.341ns (12.110%)  route 2.475ns (87.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.475     5.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.341ns (12.118%)  route 2.473ns (87.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.473     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y22         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.341ns (12.118%)  route 2.473ns (87.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.473     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X72Y22         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.341ns (12.124%)  route 2.472ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.472     5.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X73Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.341ns (12.124%)  route 2.472ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.472     5.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X73Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.341ns (12.124%)  route 2.472ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 12.030 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.311     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y23         FDRE (Prop_fdre_C_Q)         0.341     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.472     5.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       1.172    12.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism              0.171    12.201    
                         clock uncertainty           -0.154    12.047    
    SLICE_X73Y21         FDCE (Recov_fdce_C_CLR)     -0.293    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X79Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X79Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X79Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X79Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X79Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X79Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X79Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X79Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X79Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X79Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.373%)  route 0.184ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.577     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDCE (Prop_fdce_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.184     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X70Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X70Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.281     0.928    
    SLICE_X70Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.363%)  route 0.208ns (59.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.208     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X77Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X77Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.944    
    SLICE_X77Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.363%)  route 0.208ns (59.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.576     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.208     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X77Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X77Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.944    
    SLICE_X77Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.007%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.581     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.845     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.930    
    SLICE_X72Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.007%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.581     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16681, routed)       0.845     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.930    
    SLICE_X72Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.632ns (23.282%)  route 2.083ns (76.718%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.357     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.175    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.330    36.112    
                         clock uncertainty           -0.035    36.076    
    SLICE_X79Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.632ns (23.282%)  route 2.083ns (76.718%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.357     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.175    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.330    36.112    
                         clock uncertainty           -0.035    36.076    
    SLICE_X79Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.632ns (23.282%)  route 2.083ns (76.718%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.357     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.175    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.330    36.112    
                         clock uncertainty           -0.035    36.076    
    SLICE_X79Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.632ns (23.282%)  route 2.083ns (76.718%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.357     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.175    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.330    36.112    
                         clock uncertainty           -0.035    36.076    
    SLICE_X79Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.632ns (23.282%)  route 2.083ns (76.718%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.357     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.175    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.330    36.112    
                         clock uncertainty           -0.035    36.076    
    SLICE_X79Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.632ns (24.315%)  route 1.967ns (75.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.242     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.176    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.330    36.113    
                         clock uncertainty           -0.035    36.077    
    SLICE_X80Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 30.012    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.632ns (24.315%)  route 1.967ns (75.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.242     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.176    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.330    36.113    
                         clock uncertainty           -0.035    36.077    
    SLICE_X80Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 30.012    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.632ns (24.315%)  route 1.967ns (75.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.242     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.176    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.330    36.113    
                         clock uncertainty           -0.035    36.077    
    SLICE_X80Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 30.012    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.632ns (24.315%)  route 1.967ns (75.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.242     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.176    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.330    36.113    
                         clock uncertainty           -0.035    36.077    
    SLICE_X80Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 30.012    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.632ns (24.315%)  route 1.967ns (75.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.322     3.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.341     3.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.097     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.803     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y33         LUT4 (Prop_lut4_I3_O)        0.097     5.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.305     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X81Y32         LUT1 (Prop_lut1_I0_O)        0.097     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.242     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.535    34.535    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.176    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.330    36.113    
                         clock uncertainty           -0.035    36.077    
    SLICE_X80Y31         FDCE (Recov_fdce_C_CLR)     -0.293    35.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 30.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.364%)  route 0.134ns (48.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X74Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X74Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.388     1.618    
    SLICE_X74Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X79Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.842     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.390     1.614    
    SLICE_X79Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X79Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.842     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.390     1.614    
    SLICE_X79Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X79Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.842     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.390     1.614    
    SLICE_X79Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.000     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X79Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.134     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.842     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.390     1.614    
    SLICE_X79Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.176ns  (logic 0.393ns (33.405%)  route 0.783ns (66.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.783     1.176    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y14         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y14         FDRE (Setup_fdre_C_D)       -0.017     9.983    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.983    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.737ns  (logic 0.361ns (48.965%)  route 0.376ns (51.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.376     0.737    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X53Y18         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.169     9.831    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.831    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  9.094    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.657ns  (logic 0.361ns (54.967%)  route 0.296ns (45.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.296     0.657    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y16         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.171     9.829    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.675ns  (logic 0.361ns (53.516%)  route 0.314ns (46.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.314     0.675    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X54Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y17         FDRE (Setup_fdre_C_D)       -0.130     9.870    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.659ns  (logic 0.361ns (54.769%)  route 0.298ns (45.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.298     0.659    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y16         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.129     9.871    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.250ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.578ns  (logic 0.361ns (62.408%)  route 0.217ns (37.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.217     0.578    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y15         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.172     9.828    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  9.250    

Slack (MET) :             9.276ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.697ns  (logic 0.393ns (56.419%)  route 0.304ns (43.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.697    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X50Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.027     9.973    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  9.276    

Slack (MET) :             9.295ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.361ns (62.737%)  route 0.214ns (37.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.214     0.575    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y17         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.130     9.870    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.295    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.609ns  (logic 0.393ns (64.482%)  route 0.216ns (35.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.216     0.609    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y14         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  9.324    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.587ns  (logic 0.393ns (66.898%)  route 0.194ns (33.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.194     0.587    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X55Y18         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  9.346    





