// Seed: 775397005
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  assign id_3 = 1;
  logic id_4;
  logic id_5;
  always @(posedge (1) or negedge id_1) begin
    id_4 = 1 <-> 1;
  end
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = (1) == !(1);
  wire  id_10;
  always @(id_10[""] or negedge id_8) id_3 <= 1;
endmodule
