-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mask_header_fields is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_ip2crcFifo_V_data_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    tx_ip2crcFifo_V_data_empty_n : IN STD_LOGIC;
    tx_ip2crcFifo_V_data_read : OUT STD_LOGIC;
    tx_ip2crcFifo_V_keep_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    tx_ip2crcFifo_V_keep_empty_n : IN STD_LOGIC;
    tx_ip2crcFifo_V_keep_read : OUT STD_LOGIC;
    tx_ip2crcFifo_V_last_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    tx_ip2crcFifo_V_last_empty_n : IN STD_LOGIC;
    tx_ip2crcFifo_V_last_read : OUT STD_LOGIC;
    tx_maskedDataFifo_V_1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    tx_maskedDataFifo_V_1_full_n : IN STD_LOGIC;
    tx_maskedDataFifo_V_1_write : OUT STD_LOGIC;
    tx_maskedDataFifo_V_2_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    tx_maskedDataFifo_V_2_full_n : IN STD_LOGIC;
    tx_maskedDataFifo_V_2_write : OUT STD_LOGIC;
    tx_maskedDataFifo_V_s_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    tx_maskedDataFifo_V_s_full_n : IN STD_LOGIC;
    tx_maskedDataFifo_V_s_write : OUT STD_LOGIC;
    tx_crcDataFifo_V_dat_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    tx_crcDataFifo_V_dat_full_n : IN STD_LOGIC;
    tx_crcDataFifo_V_dat_write : OUT STD_LOGIC;
    tx_crcDataFifo_V_kee_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    tx_crcDataFifo_V_kee_full_n : IN STD_LOGIC;
    tx_crcDataFifo_V_kee_write : OUT STD_LOGIC;
    tx_crcDataFifo_V_las_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    tx_crcDataFifo_V_las_full_n : IN STD_LOGIC;
    tx_crcDataFifo_V_las_write : OUT STD_LOGIC );
end;


architecture behav of mask_header_fields is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv264_lc_14 : STD_LOGIC_VECTOR (263 downto 0) := "111111110000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000111111110000000000000000000000000000000000000000000000001111111100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op5 : STD_LOGIC;
    signal tmp_nbreadreq_fu_54_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op28 : STD_LOGIC;
    signal tmp_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op29 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ai_wordCount_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tx_ip2crcFifo_V_data_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_ip2crcFifo_V_keep_blk_n : STD_LOGIC;
    signal tx_ip2crcFifo_V_last_blk_n : STD_LOGIC;
    signal tx_maskedDataFifo_V_1_blk_n : STD_LOGIC;
    signal tx_maskedDataFifo_V_2_blk_n : STD_LOGIC;
    signal tx_maskedDataFifo_V_s_blk_n : STD_LOGIC;
    signal tx_crcDataFifo_V_dat_blk_n : STD_LOGIC;
    signal tx_crcDataFifo_V_kee_blk_n : STD_LOGIC;
    signal tx_crcDataFifo_V_las_blk_n : STD_LOGIC;
    signal tmp_data_V_31_reg_178 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_reg_183 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_reg_189 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_fu_146_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_reg_195 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal select_ln313_fu_160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln357_fu_124_p1 : STD_LOGIC_VECTOR (263 downto 0);
    signal or_ln1356_fu_128_p2 : STD_LOGIC_VECTOR (263 downto 0);
    signal icmp_ln879_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_134_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln700_fu_154_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ai_wordCount_V <= select_ln313_fu_160_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_31_reg_178 <= tx_ip2crcFifo_V_data_dout;
                tmp_data_V_reg_195 <= tmp_data_V_fu_146_p3;
                tmp_keep_V_reg_183 <= tx_ip2crcFifo_V_keep_dout;
                tmp_last_V_reg_189 <= tx_ip2crcFifo_V_last_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_174 <= tmp_nbreadreq_fu_54_p5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_fu_154_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ai_wordCount_V));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_54_p5, io_acc_block_signal_op28, tmp_reg_174, io_acc_block_signal_op29)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op29 = ap_const_logic_0)) or ((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op28 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_54_p5, io_acc_block_signal_op28, tmp_reg_174, io_acc_block_signal_op29)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op29 = ap_const_logic_0)) or ((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op28 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_54_p5, io_acc_block_signal_op28, tmp_reg_174, io_acc_block_signal_op29)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op29 = ap_const_logic_0)) or ((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op28 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op5, tmp_nbreadreq_fu_54_p5)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op28, tmp_reg_174, io_acc_block_signal_op29)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op29 = ap_const_logic_0)) or ((tmp_reg_174 = ap_const_lv1_1) and (io_acc_block_signal_op28 = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln879_fu_118_p2 <= "1" when (ai_wordCount_V = ap_const_lv8_0) else "0";
    io_acc_block_signal_op28 <= (tx_maskedDataFifo_V_s_full_n and tx_maskedDataFifo_V_2_full_n and tx_maskedDataFifo_V_1_full_n);
    io_acc_block_signal_op29 <= (tx_crcDataFifo_V_las_full_n and tx_crcDataFifo_V_kee_full_n and tx_crcDataFifo_V_dat_full_n);
    io_acc_block_signal_op5 <= (tx_ip2crcFifo_V_last_empty_n and tx_ip2crcFifo_V_keep_empty_n and tx_ip2crcFifo_V_data_empty_n);
    or_ln1356_fu_128_p2 <= (trunc_ln357_fu_124_p1 or ap_const_lv264_lc_14);
    p_Result_s_fu_134_p5 <= (tx_ip2crcFifo_V_data_dout(511 downto 264) & or_ln1356_fu_128_p2);
    select_ln313_fu_160_p3 <= 
        ap_const_lv8_0 when (tx_ip2crcFifo_V_last_dout(0) = '1') else 
        add_ln700_fu_154_p2;
    tmp_data_V_fu_146_p3 <= 
        p_Result_s_fu_134_p5 when (icmp_ln879_fu_118_p2(0) = '1') else 
        tx_ip2crcFifo_V_data_dout;
    tmp_nbreadreq_fu_54_p5 <= (0=>(tx_ip2crcFifo_V_last_empty_n and tx_ip2crcFifo_V_keep_empty_n and tx_ip2crcFifo_V_data_empty_n), others=>'-');
    trunc_ln357_fu_124_p1 <= tx_ip2crcFifo_V_data_dout(264 - 1 downto 0);

    tx_crcDataFifo_V_dat_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, tx_crcDataFifo_V_dat_full_n, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_crcDataFifo_V_dat_blk_n <= tx_crcDataFifo_V_dat_full_n;
        else 
            tx_crcDataFifo_V_dat_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_crcDataFifo_V_dat_din <= tmp_data_V_31_reg_178;

    tx_crcDataFifo_V_dat_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_crcDataFifo_V_dat_write <= ap_const_logic_1;
        else 
            tx_crcDataFifo_V_dat_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_crcDataFifo_V_kee_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, tx_crcDataFifo_V_kee_full_n, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_crcDataFifo_V_kee_blk_n <= tx_crcDataFifo_V_kee_full_n;
        else 
            tx_crcDataFifo_V_kee_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_crcDataFifo_V_kee_din <= tmp_keep_V_reg_183;

    tx_crcDataFifo_V_kee_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_crcDataFifo_V_kee_write <= ap_const_logic_1;
        else 
            tx_crcDataFifo_V_kee_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_crcDataFifo_V_las_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, tx_crcDataFifo_V_las_full_n, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_crcDataFifo_V_las_blk_n <= tx_crcDataFifo_V_las_full_n;
        else 
            tx_crcDataFifo_V_las_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_crcDataFifo_V_las_din <= tmp_last_V_reg_189;

    tx_crcDataFifo_V_las_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_crcDataFifo_V_las_write <= ap_const_logic_1;
        else 
            tx_crcDataFifo_V_las_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ip2crcFifo_V_data_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, tx_ip2crcFifo_V_data_empty_n, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ip2crcFifo_V_data_blk_n <= tx_ip2crcFifo_V_data_empty_n;
        else 
            tx_ip2crcFifo_V_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ip2crcFifo_V_data_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_ip2crcFifo_V_data_read <= ap_const_logic_1;
        else 
            tx_ip2crcFifo_V_data_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_ip2crcFifo_V_keep_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, tx_ip2crcFifo_V_keep_empty_n, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ip2crcFifo_V_keep_blk_n <= tx_ip2crcFifo_V_keep_empty_n;
        else 
            tx_ip2crcFifo_V_keep_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ip2crcFifo_V_keep_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_ip2crcFifo_V_keep_read <= ap_const_logic_1;
        else 
            tx_ip2crcFifo_V_keep_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_ip2crcFifo_V_last_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, tx_ip2crcFifo_V_last_empty_n, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ip2crcFifo_V_last_blk_n <= tx_ip2crcFifo_V_last_empty_n;
        else 
            tx_ip2crcFifo_V_last_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ip2crcFifo_V_last_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_54_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_54_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_ip2crcFifo_V_last_read <= ap_const_logic_1;
        else 
            tx_ip2crcFifo_V_last_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_maskedDataFifo_V_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_maskedDataFifo_V_1_full_n, tmp_reg_174, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_maskedDataFifo_V_1_blk_n <= tx_maskedDataFifo_V_1_full_n;
        else 
            tx_maskedDataFifo_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_maskedDataFifo_V_1_din <= tmp_data_V_reg_195;

    tx_maskedDataFifo_V_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_maskedDataFifo_V_1_write <= ap_const_logic_1;
        else 
            tx_maskedDataFifo_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_maskedDataFifo_V_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_maskedDataFifo_V_2_full_n, tmp_reg_174, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_maskedDataFifo_V_2_blk_n <= tx_maskedDataFifo_V_2_full_n;
        else 
            tx_maskedDataFifo_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_maskedDataFifo_V_2_din <= tmp_keep_V_reg_183;

    tx_maskedDataFifo_V_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_maskedDataFifo_V_2_write <= ap_const_logic_1;
        else 
            tx_maskedDataFifo_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_maskedDataFifo_V_s_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_maskedDataFifo_V_s_full_n, tmp_reg_174, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_maskedDataFifo_V_s_blk_n <= tx_maskedDataFifo_V_s_full_n;
        else 
            tx_maskedDataFifo_V_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_maskedDataFifo_V_s_din <= tmp_last_V_reg_189;

    tx_maskedDataFifo_V_s_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_174, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_174 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_maskedDataFifo_V_s_write <= ap_const_logic_1;
        else 
            tx_maskedDataFifo_V_s_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
