

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Wed Nov 20 20:43:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.44>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%P_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [blowfish.cpp:48]   --->   Operation 34 'read' 'P_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [blowfish.cpp:48]   --->   Operation 35 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln57 = xor i32 %P_0_read_1, %left_read_1" [blowfish.cpp:57]   --->   Operation 36 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [2/2] (5.45ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %xor_ln57, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 37 'call' 'tmp' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.35>
ST_2 : Operation 38 [1/2] (8.35ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %xor_ln57, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 38 'call' 'tmp' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%P_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [blowfish.cpp:48]   --->   Operation 39 'read' 'P_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [blowfish.cpp:48]   --->   Operation 40 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_1)   --->   "%xor_ln57_15 = xor i32 %right_read_1, %P_1_read_1" [blowfish.cpp:57]   --->   Operation 41 'xor' 'xor_ln57_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_1 = xor i32 %xor_ln57_15, %tmp" [blowfish.cpp:57]   --->   Operation 42 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (5.45ns)   --->   "%tmp_2 = call fastcc i32 @feistel(i32 %xor_ln57_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 43 'call' 'tmp_2' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.35>
ST_4 : Operation 44 [1/2] (8.35ns)   --->   "%tmp_2 = call fastcc i32 @feistel(i32 %xor_ln57_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 44 'call' 'tmp_2' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.44>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%P_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [blowfish.cpp:48]   --->   Operation 45 'read' 'P_2_read_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_2)   --->   "%xor_ln57_16 = xor i32 %tmp_2, %P_2_read_1" [blowfish.cpp:57]   --->   Operation 46 'xor' 'xor_ln57_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_2 = xor i32 %xor_ln57_16, %xor_ln57" [blowfish.cpp:57]   --->   Operation 47 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [2/2] (5.45ns)   --->   "%tmp_3 = call fastcc i32 @feistel(i32 %xor_ln57_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 48 'call' 'tmp_3' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.35>
ST_6 : Operation 49 [1/2] (8.35ns)   --->   "%tmp_3 = call fastcc i32 @feistel(i32 %xor_ln57_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 49 'call' 'tmp_3' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%P_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [blowfish.cpp:48]   --->   Operation 50 'read' 'P_3_read_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_3)   --->   "%xor_ln57_17 = xor i32 %tmp_3, %P_3_read_1" [blowfish.cpp:57]   --->   Operation 51 'xor' 'xor_ln57_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_3 = xor i32 %xor_ln57_17, %xor_ln57_1" [blowfish.cpp:57]   --->   Operation 52 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [2/2] (5.45ns)   --->   "%tmp_4 = call fastcc i32 @feistel(i32 %xor_ln57_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 53 'call' 'tmp_4' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.35>
ST_8 : Operation 54 [1/2] (8.35ns)   --->   "%tmp_4 = call fastcc i32 @feistel(i32 %xor_ln57_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 54 'call' 'tmp_4' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.44>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%P_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [blowfish.cpp:48]   --->   Operation 55 'read' 'P_4_read_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_4)   --->   "%xor_ln57_18 = xor i32 %tmp_4, %P_4_read_1" [blowfish.cpp:57]   --->   Operation 56 'xor' 'xor_ln57_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_4 = xor i32 %xor_ln57_18, %xor_ln57_2" [blowfish.cpp:57]   --->   Operation 57 'xor' 'xor_ln57_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [2/2] (5.45ns)   --->   "%tmp_5 = call fastcc i32 @feistel(i32 %xor_ln57_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 58 'call' 'tmp_5' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.35>
ST_10 : Operation 59 [1/2] (8.35ns)   --->   "%tmp_5 = call fastcc i32 @feistel(i32 %xor_ln57_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 59 'call' 'tmp_5' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.44>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%P_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [blowfish.cpp:48]   --->   Operation 60 'read' 'P_5_read_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_5)   --->   "%xor_ln57_19 = xor i32 %tmp_5, %P_5_read_1" [blowfish.cpp:57]   --->   Operation 61 'xor' 'xor_ln57_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_5 = xor i32 %xor_ln57_19, %xor_ln57_3" [blowfish.cpp:57]   --->   Operation 62 'xor' 'xor_ln57_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [2/2] (5.45ns)   --->   "%tmp_6 = call fastcc i32 @feistel(i32 %xor_ln57_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 63 'call' 'tmp_6' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.35>
ST_12 : Operation 64 [1/2] (8.35ns)   --->   "%tmp_6 = call fastcc i32 @feistel(i32 %xor_ln57_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 64 'call' 'tmp_6' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.44>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%P_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [blowfish.cpp:48]   --->   Operation 65 'read' 'P_6_read_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_6)   --->   "%xor_ln57_20 = xor i32 %tmp_6, %P_6_read_1" [blowfish.cpp:57]   --->   Operation 66 'xor' 'xor_ln57_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_6 = xor i32 %xor_ln57_20, %xor_ln57_4" [blowfish.cpp:57]   --->   Operation 67 'xor' 'xor_ln57_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [2/2] (5.45ns)   --->   "%tmp_7 = call fastcc i32 @feistel(i32 %xor_ln57_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 68 'call' 'tmp_7' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.35>
ST_14 : Operation 69 [1/2] (8.35ns)   --->   "%tmp_7 = call fastcc i32 @feistel(i32 %xor_ln57_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 69 'call' 'tmp_7' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.44>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%P_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [blowfish.cpp:48]   --->   Operation 70 'read' 'P_7_read_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_7)   --->   "%xor_ln57_21 = xor i32 %tmp_7, %P_7_read_1" [blowfish.cpp:57]   --->   Operation 71 'xor' 'xor_ln57_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_7 = xor i32 %xor_ln57_21, %xor_ln57_5" [blowfish.cpp:57]   --->   Operation 72 'xor' 'xor_ln57_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [2/2] (5.45ns)   --->   "%tmp_8 = call fastcc i32 @feistel(i32 %xor_ln57_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 73 'call' 'tmp_8' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.35>
ST_16 : Operation 74 [1/2] (8.35ns)   --->   "%tmp_8 = call fastcc i32 @feistel(i32 %xor_ln57_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 74 'call' 'tmp_8' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%P_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [blowfish.cpp:48]   --->   Operation 75 'read' 'P_8_read_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_8)   --->   "%xor_ln57_22 = xor i32 %tmp_8, %P_8_read_1" [blowfish.cpp:57]   --->   Operation 76 'xor' 'xor_ln57_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_8 = xor i32 %xor_ln57_22, %xor_ln57_6" [blowfish.cpp:57]   --->   Operation 77 'xor' 'xor_ln57_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 78 [2/2] (5.45ns)   --->   "%tmp_9 = call fastcc i32 @feistel(i32 %xor_ln57_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 78 'call' 'tmp_9' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.35>
ST_18 : Operation 79 [1/2] (8.35ns)   --->   "%tmp_9 = call fastcc i32 @feistel(i32 %xor_ln57_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 79 'call' 'tmp_9' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.44>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%P_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [blowfish.cpp:48]   --->   Operation 80 'read' 'P_9_read_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_9)   --->   "%xor_ln57_23 = xor i32 %tmp_9, %P_9_read_1" [blowfish.cpp:57]   --->   Operation 81 'xor' 'xor_ln57_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_9 = xor i32 %xor_ln57_23, %xor_ln57_7" [blowfish.cpp:57]   --->   Operation 82 'xor' 'xor_ln57_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 83 [2/2] (5.45ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %xor_ln57_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 83 'call' 'tmp_s' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.35>
ST_20 : Operation 84 [1/2] (8.35ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %xor_ln57_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 84 'call' 'tmp_s' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%P_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [blowfish.cpp:48]   --->   Operation 85 'read' 'P_10_read_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_10)   --->   "%xor_ln57_24 = xor i32 %tmp_s, %P_10_read_1" [blowfish.cpp:57]   --->   Operation 86 'xor' 'xor_ln57_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_10 = xor i32 %xor_ln57_24, %xor_ln57_8" [blowfish.cpp:57]   --->   Operation 87 'xor' 'xor_ln57_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 88 [2/2] (5.45ns)   --->   "%tmp_1 = call fastcc i32 @feistel(i32 %xor_ln57_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 88 'call' 'tmp_1' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.35>
ST_22 : Operation 89 [1/2] (8.35ns)   --->   "%tmp_1 = call fastcc i32 @feistel(i32 %xor_ln57_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 89 'call' 'tmp_1' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.44>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%P_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [blowfish.cpp:48]   --->   Operation 90 'read' 'P_11_read_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_11)   --->   "%xor_ln57_25 = xor i32 %tmp_1, %P_11_read_1" [blowfish.cpp:57]   --->   Operation 91 'xor' 'xor_ln57_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_11 = xor i32 %xor_ln57_25, %xor_ln57_9" [blowfish.cpp:57]   --->   Operation 92 'xor' 'xor_ln57_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 93 [2/2] (5.45ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %xor_ln57_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 93 'call' 'tmp_10' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.35>
ST_24 : Operation 94 [1/2] (8.35ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %xor_ln57_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 94 'call' 'tmp_10' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.44>
ST_25 : Operation 95 [1/1] (0.00ns)   --->   "%P_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [blowfish.cpp:48]   --->   Operation 95 'read' 'P_12_read_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_12)   --->   "%xor_ln57_26 = xor i32 %tmp_10, %P_12_read_1" [blowfish.cpp:57]   --->   Operation 96 'xor' 'xor_ln57_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_12 = xor i32 %xor_ln57_26, %xor_ln57_10" [blowfish.cpp:57]   --->   Operation 97 'xor' 'xor_ln57_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 98 [2/2] (5.45ns)   --->   "%tmp_11 = call fastcc i32 @feistel(i32 %xor_ln57_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 98 'call' 'tmp_11' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.35>
ST_26 : Operation 99 [1/2] (8.35ns)   --->   "%tmp_11 = call fastcc i32 @feistel(i32 %xor_ln57_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 99 'call' 'tmp_11' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.44>
ST_27 : Operation 100 [1/1] (0.00ns)   --->   "%P_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [blowfish.cpp:48]   --->   Operation 100 'read' 'P_13_read_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_13)   --->   "%xor_ln57_27 = xor i32 %tmp_11, %P_13_read_1" [blowfish.cpp:57]   --->   Operation 101 'xor' 'xor_ln57_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 102 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_13 = xor i32 %xor_ln57_27, %xor_ln57_11" [blowfish.cpp:57]   --->   Operation 102 'xor' 'xor_ln57_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 103 [2/2] (5.45ns)   --->   "%tmp_12 = call fastcc i32 @feistel(i32 %xor_ln57_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 103 'call' 'tmp_12' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.35>
ST_28 : Operation 104 [1/2] (8.35ns)   --->   "%tmp_12 = call fastcc i32 @feistel(i32 %xor_ln57_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 104 'call' 'tmp_12' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.44>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%P_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [blowfish.cpp:48]   --->   Operation 105 'read' 'P_14_read_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_14)   --->   "%xor_ln57_28 = xor i32 %tmp_12, %P_14_read_1" [blowfish.cpp:57]   --->   Operation 106 'xor' 'xor_ln57_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 107 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_14 = xor i32 %xor_ln57_28, %xor_ln57_12" [blowfish.cpp:57]   --->   Operation 107 'xor' 'xor_ln57_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 108 [2/2] (5.45ns)   --->   "%tmp_13 = call fastcc i32 @feistel(i32 %xor_ln57_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 108 'call' 'tmp_13' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.35>
ST_30 : Operation 109 [1/2] (8.35ns)   --->   "%tmp_13 = call fastcc i32 @feistel(i32 %xor_ln57_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 109 'call' 'tmp_13' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.44>
ST_31 : Operation 110 [1/1] (0.00ns)   --->   "%P_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [blowfish.cpp:48]   --->   Operation 110 'read' 'P_15_read_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_30)   --->   "%xor_ln57_29 = xor i32 %tmp_13, %P_15_read_1" [blowfish.cpp:57]   --->   Operation 111 'xor' 'xor_ln57_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_30 = xor i32 %xor_ln57_29, %xor_ln57_13" [blowfish.cpp:57]   --->   Operation 112 'xor' 'xor_ln57_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 113 [2/2] (5.45ns)   --->   "%tmp_14 = call fastcc i32 @feistel(i32 %xor_ln57_30, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 113 'call' 'tmp_14' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.35>
ST_32 : Operation 114 [1/2] (8.35ns)   --->   "%tmp_14 = call fastcc i32 @feistel(i32 %xor_ln57_30, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:58]   --->   Operation 114 'call' 'tmp_14' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.99>
ST_33 : Operation 115 [1/1] (0.00ns)   --->   "%P_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [blowfish.cpp:48]   --->   Operation 115 'read' 'P_17_read_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 116 [1/1] (0.00ns)   --->   "%P_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [blowfish.cpp:48]   --->   Operation 116 'read' 'P_16_read_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln64)   --->   "%xor_ln64_1 = xor i32 %tmp_14, %P_16_read_1" [blowfish.cpp:64]   --->   Operation 117 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln64 = xor i32 %xor_ln64_1, %xor_ln57_14" [blowfish.cpp:64]   --->   Operation 118 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 119 [1/1] (0.99ns)   --->   "%xor_ln65 = xor i32 %xor_ln57_30, %P_17_read_1" [blowfish.cpp:65]   --->   Operation 119 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 120 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln65, 0" [blowfish.cpp:66]   --->   Operation 120 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln64, 1" [blowfish.cpp:66]   --->   Operation 121 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 122 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [blowfish.cpp:66]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_0_read' (blowfish.cpp:48) [42]  (0 ns)
	'xor' operation ('xor_ln57', blowfish.cpp:57) [45]  (0.993 ns)
	'call' operation ('tmp', blowfish.cpp:58) to 'feistel' [46]  (5.45 ns)

 <State 2>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp', blowfish.cpp:58) to 'feistel' [46]  (8.36 ns)

 <State 3>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_1_read' (blowfish.cpp:48) [41]  (0 ns)
	'xor' operation ('xor_ln57_15', blowfish.cpp:57) [47]  (0 ns)
	'xor' operation ('xor_ln57_1', blowfish.cpp:57) [48]  (0.993 ns)
	'call' operation ('tmp_2', blowfish.cpp:58) to 'feistel' [49]  (5.45 ns)

 <State 4>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_2', blowfish.cpp:58) to 'feistel' [49]  (8.36 ns)

 <State 5>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_2_read' (blowfish.cpp:48) [40]  (0 ns)
	'xor' operation ('xor_ln57_16', blowfish.cpp:57) [50]  (0 ns)
	'xor' operation ('xor_ln57_2', blowfish.cpp:57) [51]  (0.993 ns)
	'call' operation ('tmp_3', blowfish.cpp:58) to 'feistel' [52]  (5.45 ns)

 <State 6>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_3', blowfish.cpp:58) to 'feistel' [52]  (8.36 ns)

 <State 7>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_3_read' (blowfish.cpp:48) [39]  (0 ns)
	'xor' operation ('xor_ln57_17', blowfish.cpp:57) [53]  (0 ns)
	'xor' operation ('xor_ln57_3', blowfish.cpp:57) [54]  (0.993 ns)
	'call' operation ('tmp_4', blowfish.cpp:58) to 'feistel' [55]  (5.45 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_4', blowfish.cpp:58) to 'feistel' [55]  (8.36 ns)

 <State 9>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_4_read' (blowfish.cpp:48) [38]  (0 ns)
	'xor' operation ('xor_ln57_18', blowfish.cpp:57) [56]  (0 ns)
	'xor' operation ('xor_ln57_4', blowfish.cpp:57) [57]  (0.993 ns)
	'call' operation ('tmp_5', blowfish.cpp:58) to 'feistel' [58]  (5.45 ns)

 <State 10>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_5', blowfish.cpp:58) to 'feistel' [58]  (8.36 ns)

 <State 11>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_5_read' (blowfish.cpp:48) [37]  (0 ns)
	'xor' operation ('xor_ln57_19', blowfish.cpp:57) [59]  (0 ns)
	'xor' operation ('xor_ln57_5', blowfish.cpp:57) [60]  (0.993 ns)
	'call' operation ('tmp_6', blowfish.cpp:58) to 'feistel' [61]  (5.45 ns)

 <State 12>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_6', blowfish.cpp:58) to 'feistel' [61]  (8.36 ns)

 <State 13>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_6_read' (blowfish.cpp:48) [36]  (0 ns)
	'xor' operation ('xor_ln57_20', blowfish.cpp:57) [62]  (0 ns)
	'xor' operation ('xor_ln57_6', blowfish.cpp:57) [63]  (0.993 ns)
	'call' operation ('tmp_7', blowfish.cpp:58) to 'feistel' [64]  (5.45 ns)

 <State 14>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_7', blowfish.cpp:58) to 'feistel' [64]  (8.36 ns)

 <State 15>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_7_read' (blowfish.cpp:48) [35]  (0 ns)
	'xor' operation ('xor_ln57_21', blowfish.cpp:57) [65]  (0 ns)
	'xor' operation ('xor_ln57_7', blowfish.cpp:57) [66]  (0.993 ns)
	'call' operation ('tmp_8', blowfish.cpp:58) to 'feistel' [67]  (5.45 ns)

 <State 16>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_8', blowfish.cpp:58) to 'feistel' [67]  (8.36 ns)

 <State 17>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_8_read' (blowfish.cpp:48) [34]  (0 ns)
	'xor' operation ('xor_ln57_22', blowfish.cpp:57) [68]  (0 ns)
	'xor' operation ('xor_ln57_8', blowfish.cpp:57) [69]  (0.993 ns)
	'call' operation ('tmp_9', blowfish.cpp:58) to 'feistel' [70]  (5.45 ns)

 <State 18>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_9', blowfish.cpp:58) to 'feistel' [70]  (8.36 ns)

 <State 19>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_9_read' (blowfish.cpp:48) [33]  (0 ns)
	'xor' operation ('xor_ln57_23', blowfish.cpp:57) [71]  (0 ns)
	'xor' operation ('xor_ln57_9', blowfish.cpp:57) [72]  (0.993 ns)
	'call' operation ('tmp_s', blowfish.cpp:58) to 'feistel' [73]  (5.45 ns)

 <State 20>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_s', blowfish.cpp:58) to 'feistel' [73]  (8.36 ns)

 <State 21>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_10_read' (blowfish.cpp:48) [32]  (0 ns)
	'xor' operation ('xor_ln57_24', blowfish.cpp:57) [74]  (0 ns)
	'xor' operation ('xor_ln57_10', blowfish.cpp:57) [75]  (0.993 ns)
	'call' operation ('tmp_1', blowfish.cpp:58) to 'feistel' [76]  (5.45 ns)

 <State 22>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_1', blowfish.cpp:58) to 'feistel' [76]  (8.36 ns)

 <State 23>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_11_read' (blowfish.cpp:48) [31]  (0 ns)
	'xor' operation ('xor_ln57_25', blowfish.cpp:57) [77]  (0 ns)
	'xor' operation ('xor_ln57_11', blowfish.cpp:57) [78]  (0.993 ns)
	'call' operation ('tmp_10', blowfish.cpp:58) to 'feistel' [79]  (5.45 ns)

 <State 24>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_10', blowfish.cpp:58) to 'feistel' [79]  (8.36 ns)

 <State 25>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_12_read' (blowfish.cpp:48) [30]  (0 ns)
	'xor' operation ('xor_ln57_26', blowfish.cpp:57) [80]  (0 ns)
	'xor' operation ('xor_ln57_12', blowfish.cpp:57) [81]  (0.993 ns)
	'call' operation ('tmp_11', blowfish.cpp:58) to 'feistel' [82]  (5.45 ns)

 <State 26>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_11', blowfish.cpp:58) to 'feistel' [82]  (8.36 ns)

 <State 27>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_13_read' (blowfish.cpp:48) [29]  (0 ns)
	'xor' operation ('xor_ln57_27', blowfish.cpp:57) [83]  (0 ns)
	'xor' operation ('xor_ln57_13', blowfish.cpp:57) [84]  (0.993 ns)
	'call' operation ('tmp_12', blowfish.cpp:58) to 'feistel' [85]  (5.45 ns)

 <State 28>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_12', blowfish.cpp:58) to 'feistel' [85]  (8.36 ns)

 <State 29>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_14_read' (blowfish.cpp:48) [28]  (0 ns)
	'xor' operation ('xor_ln57_28', blowfish.cpp:57) [86]  (0 ns)
	'xor' operation ('xor_ln57_14', blowfish.cpp:57) [87]  (0.993 ns)
	'call' operation ('tmp_13', blowfish.cpp:58) to 'feistel' [88]  (5.45 ns)

 <State 30>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_13', blowfish.cpp:58) to 'feistel' [88]  (8.36 ns)

 <State 31>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_15_read' (blowfish.cpp:48) [27]  (0 ns)
	'xor' operation ('xor_ln57_29', blowfish.cpp:57) [89]  (0 ns)
	'xor' operation ('__b', blowfish.cpp:57) [90]  (0.993 ns)
	'call' operation ('tmp_14', blowfish.cpp:58) to 'feistel' [91]  (5.45 ns)

 <State 32>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_14', blowfish.cpp:58) to 'feistel' [91]  (8.36 ns)

 <State 33>: 0.993ns
The critical path consists of the following:
	wire read on port 'P_17_read' (blowfish.cpp:48) [25]  (0 ns)
	'xor' operation ('xor_ln65', blowfish.cpp:65) [94]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
