static void T_1 F_1 ( void )\r\n{\r\nif ( F_2 ( & V_1 -> V_2 ) & V_3 )\r\nF_3 ( L_1 ,\r\nF_4 () ) ;\r\nF_5 ( V_3 ) ;\r\nF_5 ( V_4 ) ;\r\n}\r\nvoid T_1 F_6 ( void )\r\n{\r\nF_7 ( F_8 ( 2 ) & 0xfffffffffULL ) ;\r\n}\r\nstatic void F_9 ( char * V_5 )\r\n{\r\nF_10 () ;\r\nF_11 ( L_2 ,\r\n( F_2 ( & V_1 -> V_2 ) & V_6 ) ?\r\nL_3 : L_4 ) ;\r\nF_5 ( V_3 ) ;\r\nF_12 ( F_8 ( 2 ) & 0xfffffffffULL ) ;\r\nwhile ( ! ( F_2 ( & V_1 -> V_2 ) & V_3 ) )\r\n;\r\nF_13 ( 10 ) ;\r\nif ( F_2 ( & V_1 -> V_2 ) & V_6 ) {\r\nF_11 ( L_5 ) ;\r\nF_14 ( V_6 ) ;\r\n}\r\n(* F_15)() ;\r\n}\r\nstatic int F_16 ( struct V_7 * V_8 , int V_9 )\r\n{\r\nint V_10 = V_8 -> V_11 & 4 ;\r\nF_17 () ;\r\nF_18 ( L_6 , V_10 ? 'D' : 'I' , V_8 -> V_12 ) ;\r\nF_18 ( L_7 ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_2 ) ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_13 ) ) ;\r\n#ifdef F_19\r\nF_20 () ;\r\n#endif\r\nF_21 ( V_8 ) ;\r\nF_22 ( L_8 ) ;\r\n}\r\nstatic void T_1 F_23 ( void )\r\n{\r\nV_14 = F_16 ;\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nint V_15 ;\r\nT_2 V_16 ;\r\nunsigned int V_17 = 0 ;\r\nT_3 V_2 ;\r\nF_25 ( F_26 () , V_18 ,\r\nV_19 ) ;\r\nF_27 ( V_20 ) ;\r\nfor ( V_15 = 0 ; V_15 < 8 ; V_15 ++ ) {\r\nif ( ! ( F_28 ( V_15 ) & 0x8 ) )\r\ncontinue;\r\nV_21 [ V_15 ] . V_22 = ( unsigned long ) F_29 ( V_15 ) ;\r\nV_21 [ V_15 ] . V_23 =\r\nV_21 [ V_15 ] . V_22 + F_30 ( V_15 ) - 1 ;\r\nF_31 ( & V_24 , & V_21 [ V_15 ] ) ;\r\n}\r\nV_2 = F_2 ( & V_1 -> V_2 ) ;\r\nif ( V_25 ) {\r\nV_16 = ( T_2 ) V_2 & V_26 ;\r\nswitch ( V_16 ) {\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\nV_32 = V_25 * 4 ; break;\r\ndefault:\r\nV_32 = V_25 ;\r\n}\r\nswitch ( V_16 ) {\r\ncase V_33 :\r\ncase V_27 :\r\nV_17 = V_32 * 2 ; break;\r\ncase V_34 :\r\ncase V_28 :\r\nV_17 = V_32 * 5 / 2 ; break;\r\ncase V_35 :\r\ncase V_29 :\r\nV_17 = V_32 * 3 ; break;\r\ncase V_36 :\r\ncase V_30 :\r\nV_17 = V_32 * 4 ; break;\r\ncase V_37 :\r\ncase V_31 :\r\nV_17 = V_32 * 9 / 2 ; break;\r\n}\r\nV_38 = V_17 ;\r\n} else {\r\nif ( V_38 == 0 )\r\nV_38 = 300000000 ;\r\nV_17 = V_38 ;\r\nV_16 = ( T_2 ) V_2 & V_26 ;\r\nswitch ( V_16 ) {\r\ncase V_33 :\r\ncase V_27 :\r\nV_32 = V_17 / 2 ; break;\r\ncase V_34 :\r\ncase V_28 :\r\nV_32 = V_17 * 2 / 5 ; break;\r\ncase V_35 :\r\ncase V_29 :\r\nV_32 = V_17 / 3 ; break;\r\ncase V_36 :\r\ncase V_30 :\r\nV_32 = V_17 / 4 ; break;\r\ncase V_37 :\r\ncase V_31 :\r\nV_32 = V_17 * 2 / 9 ; break;\r\n}\r\nswitch ( V_16 ) {\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\nV_25 = V_32 / 4 ; break;\r\ndefault:\r\nV_25 = V_32 ;\r\n}\r\n}\r\nV_39 = V_38 / V_40 / 2 ;\r\nF_1 () ;\r\nF_5 ( V_41 ) ;\r\nif ( V_42 )\r\nF_5 ( V_43 ) ;\r\nF_32 ( & V_1 -> V_44 , V_45 ) ;\r\nif ( ! ( F_2 ( & V_1 -> V_2 ) & V_46 ) )\r\nF_32 ( & V_1 -> V_44 , V_47 ) ;\r\nF_33 ( V_48 L_9 ,\r\nV_49 ,\r\n( V_17 + 500000 ) / 1000000 ,\r\n( V_25 + 500000 ) / 1000000 ,\r\n( T_2 ) F_2 ( & V_1 -> V_50 ) ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_2 ) ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_44 ) ) ;\r\nF_33 ( V_48 L_10 , V_49 ) ;\r\nfor ( V_15 = 0 ; V_15 < 4 ; V_15 ++ ) {\r\nT_4 V_51 = F_34 ( V_15 ) ;\r\nunsigned long V_52 , V_53 ;\r\nif ( ! ( ( T_2 ) V_51 & 0x00000400 ) )\r\ncontinue;\r\nV_52 = ( unsigned long ) ( V_51 >> 49 ) << 21 ;\r\nV_53 = ( ( ( unsigned long ) ( V_51 >> 33 ) & 0x7fff ) + 1 ) << 21 ;\r\nF_33 ( L_11 , V_15 , ( unsigned long long ) V_51 ) ;\r\nV_54 [ V_15 ] . V_55 = L_12 ;\r\nV_54 [ V_15 ] . V_22 = V_52 ;\r\nV_54 [ V_15 ] . V_23 = V_52 + V_53 - 1 ;\r\nV_54 [ V_15 ] . V_56 = V_57 ;\r\nF_31 ( & V_24 , & V_54 [ V_15 ] ) ;\r\n}\r\nF_33 ( L_13 ,\r\n( unsigned long long ) F_2 ( & V_58 -> V_59 ) ) ;\r\nif ( V_60 == 0x4938 && F_2 ( & V_61 -> V_51 ) & 1 ) {\r\nunsigned int V_53 = V_62 ;\r\nV_63 . V_55 = L_14 ;\r\nV_63 . V_22 =\r\n( F_2 ( & V_61 -> V_51 ) >> ( 39 - 11 ) )\r\n& ~ ( V_53 - 1 ) ;\r\nV_63 . V_23 =\r\nV_63 . V_22 + V_62 - 1 ;\r\nV_63 . V_56 = V_57 ;\r\nF_31 ( & V_24 , & V_63 ) ;\r\n}\r\nfor ( V_15 = 0 ; V_15 < V_64 ; V_15 ++ )\r\nF_35 ( F_8 ( V_15 ) & 0xfffffffffULL ) ;\r\nF_36 ( V_65 & 0xfffffffffULL , 0 , V_66 ) ;\r\nF_37 ( 0 , & V_67 -> V_68 ) ;\r\nF_37 ( 0 , & V_67 -> V_69 ) ;\r\nif ( V_60 == 0x4938 ) {\r\nT_4 V_44 = F_2 ( & V_1 -> V_44 ) ;\r\nF_38 ( & V_1 -> V_70 , V_71 ) ;\r\nif ( V_44 & ( V_72 | V_73 ) ) {\r\nF_13 ( 1 ) ;\r\nF_32 ( & V_1 -> V_70 ,\r\nV_71 ) ;\r\n} else {\r\nF_33 ( V_48 L_15 , V_49 ) ;\r\nF_38 ( & V_1 -> V_70 ,\r\nV_74 ) ;\r\n}\r\nif ( ! ( V_44 & V_72 ) ) {\r\nF_33 ( V_48 L_16 , V_49 ) ;\r\nF_38 ( & V_1 -> V_70 ,\r\nV_75 ) ;\r\nF_38 ( & V_1 -> V_70 ,\r\nV_76 ) ;\r\n}\r\nif ( ! ( V_44 & V_73 ) ) {\r\nF_33 ( V_48 L_17 , V_49 ) ;\r\nF_38 ( & V_1 -> V_70 ,\r\nV_77 ) ;\r\nF_38 ( & V_1 -> V_70 ,\r\nV_78 ) ;\r\n}\r\n}\r\nV_79 = F_9 ;\r\nV_80 = F_23 ;\r\n}\r\nvoid T_1 F_39 ( unsigned int V_81 )\r\n{\r\nif ( F_2 ( & V_1 -> V_2 ) & V_82 )\r\nF_40 ( F_8 ( V_81 ) & 0xfffffffffULL ,\r\nV_83 + F_41 ( V_81 ) ,\r\nV_84 ) ;\r\n}\r\nvoid T_1 F_42 ( unsigned int V_85 , unsigned int V_86 )\r\n{\r\nint V_15 ;\r\nunsigned int V_87 = 0 ;\r\nif ( F_43 ( & V_1 -> V_44 ) & V_72 )\r\nV_87 |= 1 << 1 ;\r\nfor ( V_15 = 0 ; V_15 < 2 ; V_15 ++ ) {\r\nif ( ( 1 << V_15 ) & V_87 )\r\ncontinue;\r\nF_44 ( F_45 ( V_15 ) & 0xfffffffffULL ,\r\nV_83 + F_46 ( V_15 ) ,\r\nV_15 , V_85 , ( 1 << V_15 ) & V_86 ) ;\r\n}\r\n}\r\nvoid T_1 F_47 ( int V_88 )\r\n{\r\nF_48 ( V_88 , V_89 & 0xfffffffffULL ,\r\nV_83 + V_90 ) ;\r\n}\r\nvoid T_1 F_49 ( unsigned char * V_91 , unsigned char * V_92 )\r\n{\r\nT_3 V_44 = F_43 ( & V_1 -> V_44 ) ;\r\nif ( V_91 && ( V_44 & V_72 ) )\r\nF_50 ( V_83 + V_93 , V_91 ) ;\r\nif ( V_92 && ( V_44 & V_73 ) )\r\nF_50 ( V_83 + V_94 , V_92 ) ;\r\n}\r\nvoid T_1 F_51 ( int V_95 )\r\n{\r\nstruct V_96 V_97 = {\r\n. V_98 = F_52 ( V_95 ) / 8 ,\r\n} ;\r\nunsigned long V_22 = V_21 [ V_95 ] . V_22 ;\r\nunsigned long V_53 = V_21 [ V_95 ] . V_23 - V_22 + 1 ;\r\nif ( ! ( F_28 ( V_95 ) & 0x8 ) )\r\nreturn;\r\nF_53 ( V_95 , V_22 , V_53 , & V_97 ) ;\r\n}\r\nvoid T_1 F_54 ( unsigned int V_99 , unsigned int V_100 , int V_101 )\r\n{\r\nstruct V_102 * V_103 ;\r\nstruct V_104 V_105 [] = {\r\n{\r\n. V_56 = V_57 ,\r\n} , {\r\n. V_22 = V_99 ,\r\n. V_56 = V_106 ,\r\n} ,\r\n} ;\r\nstruct V_107 V_97 = {\r\n. V_108 = V_100 ,\r\n. V_109 = V_101 ? V_32 : 0 ,\r\n} ;\r\nT_3 V_110 ;\r\nint V_15 ;\r\nif ( ( F_43 ( & V_1 -> V_44 ) &\r\n( V_111 | V_112 ) )\r\n!= V_111 )\r\nreturn;\r\nfor ( V_15 = 0 ; V_15 < 8 ; V_15 ++ ) {\r\nV_110 = F_43 ( & V_113 -> V_51 [ V_15 ] ) ;\r\nif ( ( V_110 & 0x00f00008 ) == 0x00e00008 )\r\nbreak;\r\n}\r\nif ( V_15 == 8 )\r\nreturn;\r\nV_97 . V_114 = V_15 ;\r\nV_105 [ 0 ] . V_22 = ( ( V_110 >> 48 ) << 20 ) + 0x10000 ;\r\nV_105 [ 0 ] . V_23 = V_105 [ 0 ] . V_22 + 0x20000 - 1 ;\r\nV_103 = F_55 ( L_18 , - 1 ) ;\r\nif ( ! V_103 ||\r\nF_56 ( V_103 , V_105 , F_57 ( V_105 ) ) ||\r\nF_58 ( V_103 , & V_97 , sizeof( V_97 ) ) ||\r\nF_59 ( V_103 ) )\r\nF_60 ( V_103 ) ;\r\n}\r\nvoid T_1 F_61 ( unsigned int V_115 , unsigned int V_116 )\r\n{\r\nstruct V_117 V_118 = {\r\n. V_100 = 1 ,\r\n. V_109 = V_32 ,\r\n. V_115 = V_115 ,\r\n. V_116 = V_116 ,\r\n. V_87 = 1 ,\r\n} ;\r\nunsigned long V_119 = V_120 & 0xfffffffffULL ;\r\n#ifdef F_62\r\nV_119 += 4 ;\r\n#endif\r\nif ( ( F_43 ( & V_1 -> V_44 ) &\r\n( V_111 | V_121 | V_112 ) ) ==\r\nV_112 )\r\nF_63 ( V_119 , & V_118 ) ;\r\n}\r\nvoid T_1 F_64 ( int V_122 , int V_123 )\r\n{\r\nstruct V_124 V_118 = {\r\n. V_125 = true ,\r\n} ;\r\nint V_15 ;\r\nfor ( V_15 = 0 ; V_15 < 2 ; V_15 ++ ) {\r\nV_118 . V_126 = V_15 ? V_123 : V_122 ;\r\nF_65 ( V_15 , F_66 ( V_15 ) & 0xfffffffffULL ,\r\nV_83 + F_67 ( V_15 , 0 ) ,\r\n& V_118 ) ;\r\n}\r\n}\r\nvoid T_1 F_68 ( void )\r\n{\r\nT_3 V_44 = F_43 ( & V_1 -> V_44 ) ;\r\nif ( ( V_44 & V_127 ) &&\r\n! ( V_44 & V_72 ) )\r\nF_69 ( V_128 & 0xfffffffffULL ,\r\nV_83 + V_129 ,\r\n1 , 0 , 1 ) ;\r\n}\r\nvoid T_1 F_70 ( void )\r\n{\r\nif ( V_63 . V_22 )\r\nF_71 ( & V_63 ) ;\r\n}\r\nstatic void T_1 F_72 ( void )\r\n{\r\nT_4 V_44 , V_130 = 0 , V_131 = 0 ;\r\nchar V_132 [ 128 ] ;\r\nV_132 [ 0 ] = '\0' ;\r\nF_10 () ;\r\nV_44 = F_2 ( & V_1 -> V_44 ) ;\r\nswitch ( V_60 ) {\r\ncase 0x4937 :\r\nif ( ! ( V_44 & V_127 ) ) {\r\nV_130 |= V_133 ;\r\nV_131 |= V_134 ;\r\nstrcat ( V_132 , L_19 ) ;\r\n}\r\nbreak;\r\ncase 0x4938 :\r\nif ( ! ( V_44 & V_127 ) ||\r\n( V_44 & V_72 ) ) {\r\nV_130 |= V_133 ;\r\nV_131 |= V_134 ;\r\nstrcat ( V_132 , L_19 ) ;\r\n}\r\nif ( ( V_44 &\r\n( V_111 | V_121 |\r\nV_112 ) )\r\n!= V_112 ) {\r\nV_130 |= V_135 ;\r\nV_131 |= V_136 ;\r\nstrcat ( V_132 , L_20 ) ;\r\n}\r\nif ( ! ( V_44 & V_137 ) ) {\r\nV_130 |= V_138 ;\r\nV_131 |= V_139 ;\r\nstrcat ( V_132 , L_21 ) ;\r\n}\r\nbreak;\r\n}\r\nif ( V_130 | V_131 ) {\r\nF_38 ( & V_1 -> V_70 , V_130 ) ;\r\nF_38 ( & V_1 -> V_70 , V_131 ) ;\r\n}\r\nF_73 () ;\r\nif ( V_132 [ 0 ] )\r\nF_74 ( L_22 , V_49 , V_132 ) ;\r\n}\r\nstatic int T_1 F_75 ( void )\r\n{\r\nif ( V_60 != 0x4937 && V_60 != 0x4938 )\r\nreturn - V_140 ;\r\nF_72 () ;\r\nreturn 0 ;\r\n}
