{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698693664517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698693664517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 15:21:04 2023 " "Processing started: Mon Oct 30 15:21:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698693664517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693664517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator2 -c calculator2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator2 -c calculator2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693664517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698693664998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698693664998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/lab5/src/calculator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/lab5/src/calculator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator2-beh " "Found design unit 1: calculator2-beh" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671364 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator2 " "Found entity 1: calculator2" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/lab5/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/lab5/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671374 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/lab5/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/lab5/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/seven_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671374 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/seven_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/lab5/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/lab5/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-beh " "Found design unit 1: synchronizer_8bit-beh" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/synchronizer_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671381 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/synchronizer_8bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/lab5/src/double_dabble/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/lab5/src/double_dabble/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-beh " "Found design unit 1: double_dabble-beh" {  } { { "../../src/double_dabble/src/double_dabble.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/double_dabble/src/double_dabble.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671381 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble/src/double_dabble.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/double_dabble/src/double_dabble.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698693671381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator2 " "Elaborating entity \"calculator2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state calculator2.vhd(103) " "VHDL Process Statement warning at calculator2.vhd(103): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset calculator2.vhd(131) " "VHDL Process Statement warning at calculator2.vhd(131): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pres_state calculator2.vhd(134) " "VHDL Process Statement warning at calculator2.vhd(134): signal \"pres_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sync calculator2.vhd(135) " "VHDL Process Statement warning at calculator2.vhd(135): signal \"in_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pres_state calculator2.vhd(136) " "VHDL Process Statement warning at calculator2.vhd(136): signal \"pres_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sync calculator2.vhd(137) " "VHDL Process Statement warning at calculator2.vhd(137): signal \"in_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_a calculator2.vhd(129) " "VHDL Process Statement warning at calculator2.vhd(129): inferring latch(es) for signal or variable \"in_a\", which holds its previous value in one or more paths through the process" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_b calculator2.vhd(129) " "VHDL Process Statement warning at calculator2.vhd(129): inferring latch(es) for signal or variable \"in_b\", which holds its previous value in one or more paths through the process" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[0\] calculator2.vhd(129) " "Inferred latch for \"in_b\[0\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[1\] calculator2.vhd(129) " "Inferred latch for \"in_b\[1\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[2\] calculator2.vhd(129) " "Inferred latch for \"in_b\[2\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[3\] calculator2.vhd(129) " "Inferred latch for \"in_b\[3\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[4\] calculator2.vhd(129) " "Inferred latch for \"in_b\[4\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[5\] calculator2.vhd(129) " "Inferred latch for \"in_b\[5\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[6\] calculator2.vhd(129) " "Inferred latch for \"in_b\[6\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_b\[7\] calculator2.vhd(129) " "Inferred latch for \"in_b\[7\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[0\] calculator2.vhd(129) " "Inferred latch for \"in_a\[0\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[1\] calculator2.vhd(129) " "Inferred latch for \"in_a\[1\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[2\] calculator2.vhd(129) " "Inferred latch for \"in_a\[2\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[3\] calculator2.vhd(129) " "Inferred latch for \"in_a\[3\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[4\] calculator2.vhd(129) " "Inferred latch for \"in_a\[4\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[5\] calculator2.vhd(129) " "Inferred latch for \"in_a\[5\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[6\] calculator2.vhd(129) " "Inferred latch for \"in_a\[6\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_a\[7\] calculator2.vhd(129) " "Inferred latch for \"in_a\[7\]\" at calculator2.vhd(129)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIFF calculator2.vhd(103) " "Inferred latch for \"next_state.DIFF\" at calculator2.vhd(103)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUM calculator2.vhd(103) " "Inferred latch for \"next_state.SUM\" at calculator2.vhd(103)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INPUT_B calculator2.vhd(103) " "Inferred latch for \"next_state.INPUT_B\" at calculator2.vhd(103)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INPUT_A calculator2.vhd(103) " "Inferred latch for \"next_state.INPUT_A\" at calculator2.vhd(103)" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693671414 "|calculator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_8bit synchronizer_8bit:sync_input " "Elaborating entity \"synchronizer_8bit\" for hierarchy \"synchronizer_8bit:sync_input\"" {  } { { "../../src/calculator2.vhd" "sync_input" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698693671431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_button " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_button\"" {  } { { "../../src/calculator2.vhd" "sync_button" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698693671434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble double_dabble:dd " "Elaborating entity \"double_dabble\" for hierarchy \"double_dabble:dd\"" {  } { { "../../src/calculator2.vhd" "dd" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698693671441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:display_hundreds " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:display_hundreds\"" {  } { { "../../src/calculator2.vhd" "display_hundreds" { Text "C:/Users/mas1850/hdl/lab5/src/calculator2.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698693671447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698693672641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698693673058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698693673058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698693673091 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698693673091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698693673091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698693673091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698693673098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 15:21:13 2023 " "Processing ended: Mon Oct 30 15:21:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698693673098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698693673098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698693673098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698693673098 ""}
