PPA Report for n2w_bridge_pipeline.v (Module: n2w_bridge_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 63
IO Count: 47
Cell Count: 149

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 604.59 MHz
Reg-to-Reg Critical Path Delay: 1.363 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
