Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\dsp_fpga\TP11_Cordic\cordic_ent.qsys --synthesis=VERILOG --output-directory=C:\dsp_fpga\TP11_Cordic\cordic_ent\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP11_Cordic/cordic_ent.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 20.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic_ent: Generating cordic_ent "cordic_ent" for QUARTUS_SYNTH
Info: CORDIC_0: C:/intelfpga_lite/20.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name cordic_ent_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 13 10 1 8
Error: CORDIC_0: Could not generate name
Error: CORDIC_0: Failed to generate HDL for current parameters
Warning: CORDIC_0: Cannot Achieve Frequency at any possible latency
Warning: CORDIC_0: Unable to estimate resource usage
Error: add_fileset_file: No such file C:/Users/joa-m/AppData/Local/Temp/alt8585_6616218055294334927.dir/0004_CORDIC_0_gen/cordic_ent_CORDIC_0.vhd     while executing "add_fileset_file $entity_name.vhd VHDL PATH  $tmp_dir/$entity_name.vhd"     (procedure "generate" line 44)     invoked from within "generate $entity_name vhdl"     (procedure "quartus_synth_callback" line 2)     invoked from within "quartus_synth_callback cordic_ent_CORDIC_0"
Info: CORDIC_0: "cordic_ent" instantiated altera_CORDIC "CORDIC_0"
Info: cordic_ent: Done "cordic_ent" with 2 modules, 3 files
Error: qsys-generate failed with exit code 1: 3 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
