Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 16 19:19:46 2024
| Host         : MercaPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file jsk_top_wrapper_timing_summary_routed.rpt -pb jsk_top_wrapper_timing_summary_routed.pb -rpx jsk_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : jsk_top_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.453        0.000                      0                 1536        0.085        0.000                      0                 1536        3.000        0.000                       0                   705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_out1_jsk_top_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_jsk_top_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_jsk_top_clk_wiz_0_0        5.453        0.000                      0                 1515        0.085        0.000                      0                 1515        4.020        0.000                       0                   701  
  clkfbout_jsk_top_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_jsk_top_clk_wiz_0_0  clk_out1_jsk_top_clk_wiz_0_0        6.211        0.000                      0                   21        0.839        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jsk_top_clk_wiz_0_0
  To Clock:  clk_out1_jsk_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.963ns (25.247%)  route 2.851ns (74.753%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.632     2.854    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y32         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.466     8.471    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y32         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.562     9.032    
                         clock uncertainty           -0.074     8.958    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     8.307    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.963ns (24.796%)  route 2.921ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.702     2.924    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.963ns (24.796%)  route 2.921ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.702     2.924    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.963ns (24.796%)  route 2.921ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.702     2.924    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.963ns (24.796%)  route 2.921ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.702     2.924    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.963ns (24.882%)  route 2.907ns (75.118%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.688     2.910    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y79         FDSE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y79         FDSE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y79         FDSE (Setup_fdse_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.963ns (24.882%)  route 2.907ns (75.118%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.688     2.910    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.963ns (24.882%)  route 2.907ns (75.118%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.688     2.910    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.963ns (24.882%)  route 2.907ns (75.118%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.552    -0.960    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y92         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  jsk_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.440     0.936    jsk_top_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.149     1.085 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.779     1.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.358     2.222 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.688     2.910    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.426     8.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X43Y79         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.413     8.505    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/jstk_uart_bridge_0/U0/jstk_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.890ns (22.162%)  route 3.126ns (77.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.553    -0.959    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X38Y95         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt_reg[29]/Q
                         net (fo=2, routed)           0.679     0.238    jsk_top_i/jstk_uart_bridge_0/U0/sel0[29]
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.362 f  jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt[31]_i_8/O
                         net (fo=1, routed)           0.616     0.979    jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt[31]_i_8_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I4_O)        0.124     1.103 f  jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt[31]_i_3/O
                         net (fo=33, routed)          1.316     2.418    jsk_top_i/jstk_uart_bridge_0/U0/tx_cnt[31]_i_3_n_0
    SLICE_X39Y89         LUT4 (Prop_lut4_I1_O)        0.124     2.542 r  jsk_top_i/jstk_uart_bridge_0/U0/button_reg[1]_i_1/O
                         net (fo=16, routed)          0.515     3.057    jsk_top_i/jstk_uart_bridge_0/U0/button_reg[1]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/jstk_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.434     8.438    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X40Y88         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/jstk_y_reg_reg[6]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X40Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.721    jsk_top_i/jstk_uart_bridge_0/U0/jstk_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.354%)  route 0.300ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X42Y87         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[2]/Q
                         net (fo=1, routed)           0.300    -0.159    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.874    -0.815    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.245    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.192%)  route 0.302ns (64.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X42Y87         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.302    -0.157    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.874    -0.815    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.245    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.964%)  route 0.330ns (70.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X41Y87         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.330    -0.153    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.874    -0.815    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.245    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.285%)  route 0.314ns (65.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X42Y87         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.314    -0.145    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.874    -0.815    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.245    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.233    -0.247    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X34Y89         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X34Y89         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_R)         0.009    -0.350    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.233    -0.247    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rst
    SLICE_X34Y89         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X34Y89         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_R)         0.009    -0.350    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.491%)  route 0.326ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X42Y87         FDRE                                         r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  jsk_top_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/Q
                         net (fo=1, routed)           0.326    -0.134    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.874    -0.815    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y34         RAMB18E1                                     r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.245    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.426    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.825    -0.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.078    -0.545    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.558    -0.623    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.426    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.825    -0.864    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y82         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.076    -0.547    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jsk_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.554    -0.627    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.430    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.822    -0.868    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y80         FDRE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.076    -0.551    jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_jsk_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    jsk_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     jsk_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     jsk_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y80     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     jsk_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y94     jsk_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y81     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y78     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y78     jsk_top_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_jsk_top_clk_wiz_0_0
  To Clock:  clkfbout_jsk_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_jsk_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    jsk_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_jsk_top_clk_wiz_0_0
  To Clock:  clk_out1_jsk_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.456ns (13.954%)  route 2.812ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.812     2.307    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y81         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.431     8.435    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y81         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.562     8.997    
                         clock uncertainty           -0.074     8.923    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.518    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.456ns (20.921%)  route 1.724ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.724     1.219    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X49Y80         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.430     8.434    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X49Y80         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X49Y80         FDCE (Recov_fdce_C_CLR)     -0.405     8.517    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@10.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.182%)  route 1.697ns (78.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.551    -0.961    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.697     1.192    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         1.436     8.440    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.562     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405     8.523    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  7.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.639     0.159    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.639     0.159    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.639     0.159    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.639     0.159    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y86         FDPE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.826    -0.863    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y86         FDPE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X47Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_jsk_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns - clk_out1_jsk_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.099%)  route 0.735ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.560    -0.621    jsk_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  jsk_top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.735     0.255    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X48Y86         FDCE                                         f  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jsk_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    jsk_top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  jsk_top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    jsk_top_i/clk_wiz_0/inst/clk_in1_jsk_top_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  jsk_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    jsk_top_i/clk_wiz_0/inst/clk_out1_jsk_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  jsk_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=699, routed)         0.828    -0.861    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X48Y86         FDCE                                         r  jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    jsk_top_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.933    





