============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 22 2014  10:51:20 PM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================

            Pin                  Type       Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                    launch                                     0 R 
multiplicand_reg_s_reg_0_/CK                                0             0 R 
multiplicand_reg_s_reg_0_/Q    DFFRHQX4         10  59.3  365  +425     425 R 
g151589/A                                                        +0     425   
g151589/Y                      BUFX2             6  37.3  261  +274     699 R 
g151590/A                                                        +0     699   
g151590/Y                      INVX2             7  38.7  162  +140     839 F 
g140340/B                                                        +0     839   
g140340/Y                      NOR2XL            2  15.3  478  +331    1169 R 
g148983/A                                                        +0    1169   
g148983/Y                      NOR3X1            2  14.4  188  +169    1338 F 
g138192/A                                                        +0    1338   
g138192/Y                      NOR2XL            3  34.8  978  +604    1942 R 
g135529/A                                                        +0    1942   
g135529/Y                      XNOR3X4           2  28.9  134  +670    2612 R 
g156196/B                                                        +0    2612   
g156196/Y                      XOR2X2            2  28.8  148  +304    2915 F 
g134987/A                                                        +0    2915   
g134987/Y                      NAND2X2           3  37.8  284  +193    3108 R 
g156095/AN                                                       +0    3108   
g156095/Y                      NAND2BXL          3  24.9  495  +371    3479 R 
g154563/A1N                                                      +0    3479   
g154563/Y                      OAI2BB1X4         1  17.3  123  +236    3715 R 
g149068/B0                                                       +0    3715   
g149068/Y                      OAI2BB1X4         4  34.1  118   +93    3808 F 
g134340/B                                                        +0    3808   
g134340/Y                      NAND2X4           1  20.5  130  +112    3920 R 
g154118/A                                                        +0    3920   
g154118/Y                      NAND2X4           2  16.2   91   +63    3983 F 
g154833/A0N                                                      +0    3983   
g154833/Y                      OAI2BB1X4         3  23.3   97  +194    4177 F 
g150311/A1N                                                      +0    4177   
g150311/Y                      OAI2BB1X4         4  39.8  140  +204    4381 F 
g150292/A                                                        +0    4381   
g150292/Y                      INVX2             3  33.5  236  +171    4552 R 
g327/A0                                                          +0    4552   
g327/Y                         OAI21X4           3  22.8  131   +92    4644 F 
g324/B                                                           +0    4644   
g324/Y                         NAND2X2           2  14.6  152  +128    4772 R 
g322/A1N                                                         +0    4772   
g322/Y                         OAI2BB1X2         1  12.7  146  +194    4966 R 
g133838/A                                                        +0    4966   
g133838/Y                      NAND2X2           3 111.5  265  +187    5153 F 
result_reg_s_reg_27_/D         DFFRX2                            +0    5153   
result_reg_s_reg_27_/CK        setup                        0  +337    5490 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                                 5540 R 
                               uncertainty                      -50    5490 R 
------------------------------------------------------------------------------
Timing slack :       0ps 
Start-point  : multiplicand_reg_s_reg_0_/CK
End-point    : result_reg_s_reg_27_/D
