Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 14:53:15 2020
| Host         : DESKTOP-1K67A6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (23)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.564        0.000                      0                  208        0.212        0.000                      0                  208        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.564        0.000                      0                  208        0.212        0.000                      0                  208        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.614ns (29.895%)  route 3.785ns (70.105%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.624    10.465    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X62Y72         LUT4 (Prop_lut4_I3_O)        0.124    10.589 r  tester/state_cout/M_register_1_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.589    tester/state_cout/M_tester_state_index[1]
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.495    14.899    tester/state_cout/CLK
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[1]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.031    15.153    tester/state_cout/M_register_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.609ns (29.830%)  route 3.785ns (70.170%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.624    10.465    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.119    10.584 r  tester/state_cout/M_register_1_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.584    tester/state_cout/M_tester_state_index[2]
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.495    14.899    tester/state_cout/CLK
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.075    15.197    tester/state_cout/M_register_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.614ns (30.884%)  route 3.612ns (69.116%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.452    10.292    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X62Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.416 r  tester/state_cout/M_register_1_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.416    tester/state_cout/M_tester_state_index[0]
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.495    14.899    tester/state_cout/CLK
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.029    15.151    tester/state_cout/M_register_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.614ns (30.908%)  route 3.608ns (69.092%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.448    10.288    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.412 r  tester/state_cout/M_register_1_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.412    tester/state_cout/M_tester_state_index[5]
    SLICE_X63Y73         FDRE                                         r  tester/state_cout/M_register_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.494    14.898    tester/state_cout/CLK
    SLICE_X63Y73         FDRE                                         r  tester/state_cout/M_register_1_q_reg[5]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)        0.029    15.150    tester/state_cout/M_register_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.608ns (30.805%)  route 3.612ns (69.195%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.452    10.292    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X62Y72         LUT2 (Prop_lut2_I1_O)        0.118    10.410 r  tester/state_cout/M_register_1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.410    tester/state_cout/M_tester_state_index[4]
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.495    14.899    tester/state_cout/CLK
    SLICE_X62Y72         FDRE                                         r  tester/state_cout/M_register_1_q_reg[4]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.075    15.197    tester/state_cout/M_register_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.614ns (31.274%)  route 3.547ns (68.726%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.354     8.768    tester/state_cout/M_tester_next
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.326     9.094 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.622     9.716    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.840 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.387    10.227    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.351 r  tester/state_cout/M_register_1_q[3]_i_1/O
                         net (fo=2, routed)           0.000    10.351    tester/state_cout/M_tester_state_index[3]
    SLICE_X62Y73         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.494    14.898    tester/state_cout/CLK
    SLICE_X62Y73         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.029    15.150    tester/state_cout/M_register_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.040ns (22.503%)  route 3.582ns (77.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.398     9.812    tester/M_tester_next
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/CLK
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.721    tester/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.040ns (22.503%)  route 3.582ns (77.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.398     9.812    tester/M_tester_next
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/CLK
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[4]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.721    tester/FSM_onehot_M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.040ns (22.691%)  route 3.543ns (77.309%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.360     9.773    tester/M_tester_next
    SLICE_X60Y62         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.504    14.908    tester/CLK
    SLICE_X60Y62         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[19]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y62         FDRE (Setup_fdre_C_CE)      -0.371    14.760    tester/FSM_onehot_M_state_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.040ns (22.691%)  route 3.543ns (77.309%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606     5.190    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.850     6.558    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.550     7.232    buttoncond/M_last_q_i_5_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.340     7.696    buttoncond/M_last_q_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.444     8.264    buttoncond/M_buttoncond_out
    SLICE_X65Y73         LUT3 (Prop_lut3_I0_O)        0.150     8.414 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.360     9.773    tester/M_tester_next
    SLICE_X60Y62         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.504    14.908    tester/CLK
    SLICE_X60Y62         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[27]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y62         FDRE (Setup_fdre_C_CE)      -0.371    14.760    tester/FSM_onehot_M_state_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.532    tester/CLK
    SLICE_X61Y65         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tester/FSM_onehot_M_state_q_reg[25]/Q
                         net (fo=12, routed)          0.136     1.809    tester/FSM_onehot_M_state_q_reg_n_0_[25]
    SLICE_X60Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.044    tester/CLK
    SLICE_X60Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[26]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.052     1.597    tester/FSM_onehot_M_state_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.867%)  route 0.166ns (54.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.532    tester/CLK
    SLICE_X58Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tester/FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=6, routed)           0.166     1.839    tester/FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.044    tester/CLK
    SLICE_X59Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.070     1.615    tester/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.528    reset_cond/CLK
    SLICE_X58Y69         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.162     1.830    reset_cond/M_stage_d[1]
    SLICE_X58Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X58Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X58Y69         FDSE (Hold_fdse_C_D)         0.061     1.589    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.513%)  route 0.148ns (47.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.532    tester/CLK
    SLICE_X60Y65         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  tester/FSM_onehot_M_state_q_reg[31]/Q
                         net (fo=10, routed)          0.148     1.844    tester/FSM_onehot_M_state_q_reg_n_0_[31]
    SLICE_X61Y65         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.045    tester/CLK
    SLICE_X61Y65         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[32]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.057     1.602    tester/FSM_onehot_M_state_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.150%)  route 0.163ns (49.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    tester/CLK
    SLICE_X64Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  tester/FSM_onehot_M_state_q_reg[22]/Q
                         net (fo=8, routed)           0.163     1.860    tester/FSM_onehot_M_state_q_reg_n_0_[22]
    SLICE_X65Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.858     2.048    tester/CLK
    SLICE_X65Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[23]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.071     1.617    tester/FSM_onehot_M_state_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.531    tester/CLK
    SLICE_X61Y66         FDSE                                         r  tester/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  tester/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=2, routed)           0.170     1.842    tester/FSM_onehot_M_state_q_reg_n_0_[0]
    SLICE_X61Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.044    tester/CLK
    SLICE_X61Y66         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.061     1.592    tester/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.853%)  route 0.196ns (58.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    tester/CLK
    SLICE_X62Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  tester/FSM_onehot_M_state_q_reg[28]/Q
                         net (fo=15, routed)          0.196     1.870    tester/FSM_onehot_M_state_q_reg_n_0_[28]
    SLICE_X64Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.858     2.048    tester/CLK
    SLICE_X64Y64         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.063     1.611    tester/FSM_onehot_M_state_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.580     1.524    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    buttoncond/M_ctr_q_reg[14]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.847     2.037    buttoncond/CLK
    SLICE_X64Y75         FDRE                                         r  buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.581     1.525    buttoncond/CLK
    SLICE_X64Y76         FDRE                                         r  buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=3, routed)           0.127     1.815    buttoncond/M_ctr_q_reg[18]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y76         FDRE                                         r  buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.848     2.038    buttoncond/CLK
    SLICE_X64Y76         FDRE                                         r  buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.659    buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.583     1.527    buttoncond/CLK
    SLICE_X64Y72         FDRE                                         r  buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.817    buttoncond/M_ctr_q_reg[2]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  buttoncond/M_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.927    buttoncond/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X64Y72         FDRE                                         r  buttoncond/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.850     2.040    buttoncond/CLK
    SLICE_X64Y72         FDRE                                         r  buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.134     1.661    buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   M_register_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   M_register_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   M_register_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   M_register_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y64   M_register_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   M_register_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   M_register_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   M_register_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   M_register_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   buttoncond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   reset_cond/M_stage_q_reg[3]/C



