/** \file algo/swstate/auto_generated/layout/dnx_algo_flexe_core_layout.c
 *
 * sw state layout structure
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */

#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_SWSTATEDNX_GENERAL

#include <bcm_int/dnx/algo/swstate/auto_generated/types/dnx_algo_flexe_core_types.h>
#include <bcm_int/dnx/algo/swstate/auto_generated/layout/dnx_algo_flexe_core_layout.h>

dnxc_sw_state_layout_t layout_array_dnx_algo_flexe_core[DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB_NOF_PARAMS)];

shr_error_e
dnx_algo_flexe_core_init_layout_structure(int unit)
{

    int idx;

    DNXC_SW_STATE_INIT_FUNC_DEFS;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_db_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE core Data Base";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_db_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__DRV_TYPE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__drv_type";
    layout_array_dnx_algo_flexe_core[idx].type = "flexe_core_dispatch_type_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE driver type";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(flexe_core_dispatch_type_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_resource_alloc_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE core resource mngr, including instances/LPHYs/timeslots";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_resource_alloc_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__group";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_group_info_t*";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE group info for each FlexE group";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_group_info_t*);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = dnx_data_nif.flexe.nof_groups_get(unit);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_DYNAMIC_DNX_DATA;
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_port_info_t*";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE port info of FlexE core";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_port_info_t*);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = dnx_data_nif.flexe.nof_flexe_core_ports_get(unit);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_DYNAMIC_DNX_DATA;
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__LAST)-1;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_FORCE_INTERFACE_GENERATION;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__MAC_CLIENT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__mac_client";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_mac_channel_info_t*";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE MAC client info for each FlexE core";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_mac_channel_info_t*);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = dnx_data_nif.mac_client.nof_mac_timeslots_get(unit);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_DYNAMIC_DNX_DATA;
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__MAC_CLIENT__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__MAC_CLIENT__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__sar_client";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_sar_channel_info_t*";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE SAR client info for each FlexE core";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_sar_channel_info_t*);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = dnx_data_nif.sar_client.nof_sar_timeslots_get(unit);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_DYNAMIC_DNX_DATA;
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__LAST)-1;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_FORCE_INTERFACE_GENERATION;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__flexe_client";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_flexe_core_channel_info_t*";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE client info for each FlexE core";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_flexe_core_channel_info_t*);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = dnx_data_nif.flexe.max_nof_slots_get(unit);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_DYNAMIC_DNX_DATA;
    layout_array_dnx_algo_flexe_core[idx].parent  = 0;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT__FIRST);
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT__LAST)-1;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_FORCE_INTERFACE_GENERATION;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__MUX_LPHY);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__mux_lphy";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE Mux logical PHY allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__DEMUX_LPHY);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__demux_lphy";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE Demux logical PHY allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__MAC_TIMESLOT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__mac_timeslot";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE MAC timeslot allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__SAR_RX_TIMESLOT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__sar_rx_timeslot";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE SAR RX timeslot allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__SAR_TX_TIMESLOT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__sar_tx_timeslot";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE SAR TX timeslot allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__RATEADPT_TIMESLOT);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__rateadpt_timeslot";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE rate adapter timeslot allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__RESOURCE_ALLOC__INSTANCE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__resource_alloc__instance";
    layout_array_dnx_algo_flexe_core[idx].type = "dnx_algo_res_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE instance allocation manager";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 2;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP__FLEXE_PORTS);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__group__flexe_ports";
    layout_array_dnx_algo_flexe_core[idx].type = "sw_state_sorted_ll_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "This linked list enlists the currently added FlexE core port in the group.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(sw_state_sorted_ll_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 3;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_EXPANDED_INTERFACE;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP__CLIENTS_RX);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__group__clients_rx";
    layout_array_dnx_algo_flexe_core[idx].type = "sw_state_ll_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "This linked list enlists the currently added RX FlexE clients in the group.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(sw_state_ll_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 3;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_EXPANDED_INTERFACE;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__GROUP__CLIENTS_TX);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__group__clients_tx";
    layout_array_dnx_algo_flexe_core[idx].type = "sw_state_ll_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "This linked list enlists the currently added TX FlexE clients in the group.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(sw_state_ll_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 3;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].labels = DNXC_SW_STATE_LAYOUT_LABEL_EXPANDED_INTERFACE;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__GROUP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__group";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "The FlexE group that the FlexE port belongs to.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__LOGICAL_PHY_ID);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__logical_phy_id";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "The logical PHY ID of the FlexE port.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__PHY_SPEED);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__phy_speed";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "Speed of the PHYs inside the group.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__SERDES_RATE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__serdes_rate";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "Rate of the SerDes of the PHYs inside the group.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__INSTANCE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__instance";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "The local FlexE port (base instance) inside the FlexE core that the FlexE port is mapped to.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__NOF_INSTANCES);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__nof_instances";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "Number of instances allocated for this FlexE port.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__MUX_LPHY_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__mux_lphy_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "Mux LPHY bitmap allocated for this FlexE port.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_FLEXE_NOF_FLEXE_LPHYS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__DEMUX_LPHY_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__demux_lphy_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "Demux LPHY bitmap allocated for this FlexE port.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_FLEXE_NOF_FLEXE_LPHYS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__IS_100G);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__is_100g";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "Physical FlexE instance is 100G.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__PORT__IS_BYPASS);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__port__is_bypass";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "FlexE core port works in bypass mode.";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 4;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__MAC_CLIENT__TIMESLOT_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__mac_client__timeslot_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "Timeslots allocated for MAC channel";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_MAC_CLIENT_NOF_MAC_TIMESLOTS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 5;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__RX_TIMESLOT_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__sar_client__rx_timeslot_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "RX timeslots allocated for SAR channel";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_SAR_CLIENT_NOF_SAR_TIMESLOTS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 6;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__TX_TIMESLOT_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__sar_client__tx_timeslot_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "RX timeslots allocated for SAR channel";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_SAR_CLIENT_NOF_SAR_TIMESLOTS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 6;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__RX_CELL_MODE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__sar_client__rx_cell_mode";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "The SAR Rx cell mode";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 6;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__SAR_CLIENT__TX_CELL_MODE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__sar_client__tx_cell_mode";
    layout_array_dnx_algo_flexe_core[idx].type = "int";
    layout_array_dnx_algo_flexe_core[idx].doc = "The SAR Tx cell mode";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(int);
    layout_array_dnx_algo_flexe_core[idx].parent  = 6;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT__TIMESLOT_BITMAP);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__flexe_client__timeslot_bitmap";
    layout_array_dnx_algo_flexe_core[idx].type = "SHR_BITDCL";
    layout_array_dnx_algo_flexe_core[idx].doc = "Timeslots allocated for FlexE channel";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(SHR_BITDCL);
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].num_elements = ((DNX_DATA_MAX_NIF_FLEXE_MAX_NOF_SLOTS)/SHR_BITWID)+1;
    layout_array_dnx_algo_flexe_core[idx].array_indexes[0].index_type = DNXC_SWSTATE_ARRAY_INDEX_BITMAP;
    layout_array_dnx_algo_flexe_core[idx].parent  = 7;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT__RX_SLOT_MODE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__flexe_client__rx_slot_mode";
    layout_array_dnx_algo_flexe_core[idx].type = "bcm_port_flexe_phy_slot_mode_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "Rx slot mode";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(bcm_port_flexe_phy_slot_mode_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 7;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB__FLEXE_CLIENT__TX_SLOT_MODE);
    layout_array_dnx_algo_flexe_core[idx].name = "dnx_algo_flexe_core_db__flexe_client__tx_slot_mode";
    layout_array_dnx_algo_flexe_core[idx].type = "bcm_port_flexe_phy_slot_mode_t";
    layout_array_dnx_algo_flexe_core[idx].doc = "Tx slot mode";
    layout_array_dnx_algo_flexe_core[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].size_of = sizeof(bcm_port_flexe_phy_slot_mode_t);
    layout_array_dnx_algo_flexe_core[idx].parent  = 7;
    layout_array_dnx_algo_flexe_core[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_dnx_algo_flexe_core[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;


    dnxc_sw_state_layout_init_structure(unit, DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB, layout_array_dnx_algo_flexe_core, sw_state_layout_array[unit][DNX_ALGO_FLEXE_CORE_MODULE_ID], DNX_SW_STATE_DNX_ALGO_FLEXE_CORE_DB_NOF_PARAMS);

    DNXC_SW_STATE_FUNC_RETURN;
}

#undef BSL_LOG_MODULE
