# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0" \
"../../../../hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/rom.sv" \
"../../../../hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_frame.sv" \
"../../../../hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_maze_top.sv" \
"../../../../hy220_ex03_csd4334.srcs/sources_1/imports/vga_sync/vga_sync.sv" \
"../../../../hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
