<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Supply Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Supply Controller</div>  </div>
</div><!--header-->
<div class="contents">

<p>SOFTWARE API DEFINITION FOR Supply Controller.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Supply Controller:</div>
<div class="dyncontent">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group___s_a_m_s70___s_u_p_c.svg" width="354" height="88"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml">Supc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> hardware registers.  <a href="struct_supc.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga91d6cc3df1041f228dd5a7f6efa9a7a0">SUPC_CR_VROFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Voltage Regulator Off  <a href="#ga91d6cc3df1041f228dd5a7f6efa9a7a0">More...</a><br /></td></tr>
<tr class="separator:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988066d0598337ffb5042ef2aadc05ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga988066d0598337ffb5042ef2aadc05ae">SUPC_CR_VROFF_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga988066d0598337ffb5042ef2aadc05ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <a href="#ga988066d0598337ffb5042ef2aadc05ae">More...</a><br /></td></tr>
<tr class="separator:ga988066d0598337ffb5042ef2aadc05ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189ba44b468276136fa168b9eaea192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga189ba44b468276136fa168b9eaea192e">SUPC_CR_VROFF_STOP_VREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga189ba44b468276136fa168b9eaea192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator.  <a href="#ga189ba44b468276136fa168b9eaea192e">More...</a><br /></td></tr>
<tr class="separator:ga189ba44b468276136fa168b9eaea192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga61ab50e404b9df177bc47d9af0b54dee">SUPC_CR_XTALSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga61ab50e404b9df177bc47d9af0b54dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Crystal Oscillator Select  <a href="#ga61ab50e404b9df177bc47d9af0b54dee">More...</a><br /></td></tr>
<tr class="separator:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab7b141e3e7021aee6d0ffa7428d754af">SUPC_CR_XTALSEL_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab7b141e3e7021aee6d0ffa7428d754af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <a href="#gab7b141e3e7021aee6d0ffa7428d754af">More...</a><br /></td></tr>
<tr class="separator:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa2fdec6729f95cbd512ef7a635ccf55f">SUPC_CR_XTALSEL_CRYSTAL_SEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output.  <a href="#gaa2fdec6729f95cbd512ef7a635ccf55f">More...</a><br /></td></tr>
<tr class="separator:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d942edaa48fccc264dcab1b437a979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga44d942edaa48fccc264dcab1b437a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td></tr>
<tr class="memdesc:ga15f5e7c4a620a59d7ac626f870b74755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Password  <a href="#ga15f5e7c4a620a59d7ac626f870b74755">More...</a><br /></td></tr>
<tr class="separator:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga56d5ce3a726d392f40fd8aa90d67f9b1">SUPC_CR_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)))</td></tr>
<tr class="separator:ga56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610961afa898ead3d5a179ac0634c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga610961afa898ead3d5a179ac0634c845">SUPC_CR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga610961afa898ead3d5a179ac0634c845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Writing any other value in this field aborts the write operation.  <a href="#ga610961afa898ead3d5a179ac0634c845">More...</a><br /></td></tr>
<tr class="separator:ga610961afa898ead3d5a179ac0634c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1744aeb462c30febddee1337c5412eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td></tr>
<tr class="memdesc:ga1744aeb462c30febddee1337c5412eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Threshold  <a href="#ga1744aeb462c30febddee1337c5412eea">More...</a><br /></td></tr>
<tr class="separator:ga1744aeb462c30febddee1337c5412eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4173b9bb1b77d81f3f3ea14314c97925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga4173b9bb1b77d81f3f3ea14314c97925">SUPC_SMMR_SMTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td></tr>
<tr class="separator:ga4173b9bb1b77d81f3f3ea14314c97925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be0396f5a00090a757d0d84739bddac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td></tr>
<tr class="memdesc:ga9be0396f5a00090a757d0d84739bddac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Sampling Period  <a href="#ga9be0396f5a00090a757d0d84739bddac">More...</a><br /></td></tr>
<tr class="separator:ga9be0396f5a00090a757d0d84739bddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b0206a84057d51eb626b7f1516cf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga07b0206a84057d51eb626b7f1516cf69">SUPC_SMMR_SMSMPL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)))</td></tr>
<tr class="separator:ga07b0206a84057d51eb626b7f1516cf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402b0024eb008ce42cf763c86195437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5402b0024eb008ce42cf763c86195437">SUPC_SMMR_SMSMPL_SMD</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5402b0024eb008ce42cf763c86195437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor disabled  <a href="#ga5402b0024eb008ce42cf763c86195437">More...</a><br /></td></tr>
<tr class="separator:ga5402b0024eb008ce42cf763c86195437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad979303ad767b0f9c79c1c3c4ff9941a">SUPC_SMMR_SMSMPL_CSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Continuous Supply Monitor  <a href="#gad979303ad767b0f9c79c1c3c4ff9941a">More...</a><br /></td></tr>
<tr class="separator:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec61f383003750bc3eb06a0e10587af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaec61f383003750bc3eb06a0e10587af1">SUPC_SMMR_SMSMPL_32SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaec61f383003750bc3eb06a0e10587af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods  <a href="#gaec61f383003750bc3eb06a0e10587af1">More...</a><br /></td></tr>
<tr class="separator:gaec61f383003750bc3eb06a0e10587af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gacfd8e4abaa80bdc210d0eb19eae2299e">SUPC_SMMR_SMSMPL_256SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods  <a href="#gacfd8e4abaa80bdc210d0eb19eae2299e">More...</a><br /></td></tr>
<tr class="separator:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf5649b21d98718c8c5a3a109c9634d1f">SUPC_SMMR_SMSMPL_2048SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods  <a href="#gaf5649b21d98718c8c5a3a109c9634d1f">More...</a><br /></td></tr>
<tr class="separator:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaaf6f151d4e1023a292d5217b615c3d8e">SUPC_SMMR_SMRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Reset Enable  <a href="#gaaf6f151d4e1023a292d5217b615c3d8e">More...</a><br /></td></tr>
<tr class="separator:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac1624fb2f9e29de8d06fb58a44479ae9">SUPC_SMMR_SMRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs.  <a href="#gac1624fb2f9e29de8d06fb58a44479ae9">More...</a><br /></td></tr>
<tr class="separator:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2017da6ebba59be73537b7968e90f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga6a2017da6ebba59be73537b7968e90f8">SUPC_SMMR_SMRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6a2017da6ebba59be73537b7968e90f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs.  <a href="#ga6a2017da6ebba59be73537b7968e90f8">More...</a><br /></td></tr>
<tr class="separator:ga6a2017da6ebba59be73537b7968e90f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf68ab926d55134b498d050c9d06998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaacf68ab926d55134b498d050c9d06998">SUPC_SMMR_SMIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaacf68ab926d55134b498d050c9d06998"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Interrupt Enable  <a href="#gaacf68ab926d55134b498d050c9d06998">More...</a><br /></td></tr>
<tr class="separator:gaacf68ab926d55134b498d050c9d06998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6adb230e5922b53341b0988386859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1cb6adb230e5922b53341b0988386859">SUPC_SMMR_SMIEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga1cb6adb230e5922b53341b0988386859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs.  <a href="#ga1cb6adb230e5922b53341b0988386859">More...</a><br /></td></tr>
<tr class="separator:ga1cb6adb230e5922b53341b0988386859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b14a12ff28fbcb142b372204b5b974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga54b14a12ff28fbcb142b372204b5b974">SUPC_SMMR_SMIEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga54b14a12ff28fbcb142b372204b5b974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs.  <a href="#ga54b14a12ff28fbcb142b372204b5b974">More...</a><br /></td></tr>
<tr class="separator:ga54b14a12ff28fbcb142b372204b5b974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67664342e1fce1b895978fd503843f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga67664342e1fce1b895978fd503843f17">SUPC_MR_BODRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga67664342e1fce1b895978fd503843f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Reset Enable  <a href="#ga67664342e1fce1b895978fd503843f17">More...</a><br /></td></tr>
<tr class="separator:ga67664342e1fce1b895978fd503843f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e352a0404edfe9921372e2bcba4a265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1e352a0404edfe9921372e2bcba4a265">SUPC_MR_BODRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga1e352a0404edfe9921372e2bcba4a265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs.  <a href="#ga1e352a0404edfe9921372e2bcba4a265">More...</a><br /></td></tr>
<tr class="separator:ga1e352a0404edfe9921372e2bcba4a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac8f017eeb0fd106f0500ea8b2f02cd96">SUPC_MR_BODRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs.  <a href="#gac8f017eeb0fd106f0500ea8b2f02cd96">More...</a><br /></td></tr>
<tr class="separator:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd12b025fab88307ea6d9d48233916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2cdd12b025fab88307ea6d9d48233916">SUPC_MR_BODDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga2cdd12b025fab88307ea6d9d48233916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Disable  <a href="#ga2cdd12b025fab88307ea6d9d48233916">More...</a><br /></td></tr>
<tr class="separator:ga2cdd12b025fab88307ea6d9d48233916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe059d07add915227eebac02a018768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9fe059d07add915227eebac02a018768">SUPC_MR_BODDIS_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga9fe059d07add915227eebac02a018768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is enabled.  <a href="#ga9fe059d07add915227eebac02a018768">More...</a><br /></td></tr>
<tr class="separator:ga9fe059d07add915227eebac02a018768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga566b9091bc31e3ea332ab9f2c6d472dd">SUPC_MR_BODDIS_DISABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is disabled.  <a href="#ga566b9091bc31e3ea332ab9f2c6d472dd">More...</a><br /></td></tr>
<tr class="separator:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3571d6c19af32022438c59c56ef53822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3571d6c19af32022438c59c56ef53822">SUPC_MR_ONREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga3571d6c19af32022438c59c56ef53822"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator Enable  <a href="#ga3571d6c19af32022438c59c56ef53822">More...</a><br /></td></tr>
<tr class="separator:ga3571d6c19af32022438c59c56ef53822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cade990bb4ed96df13187825727d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3cade990bb4ed96df13187825727d5ab">SUPC_MR_ONREG_ONREG_UNUSED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga3cade990bb4ed96df13187825727d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is not used (external power supply is used).  <a href="#ga3cade990bb4ed96df13187825727d5ab">More...</a><br /></td></tr>
<tr class="separator:ga3cade990bb4ed96df13187825727d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga68dafe0d92e18d780448dd9a67fbffd2">SUPC_MR_ONREG_ONREG_USED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is used.  <a href="#ga68dafe0d92e18d780448dd9a67fbffd2">More...</a><br /></td></tr>
<tr class="separator:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae5d49fc0f8dc21d88b1f99484553d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2ae5d49fc0f8dc21d88b1f99484553d0">SUPC_MR_BKUPRETON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2ae5d49fc0f8dc21d88b1f99484553d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) SRAM On In Backup Mode  <a href="#ga2ae5d49fc0f8dc21d88b1f99484553d0">More...</a><br /></td></tr>
<tr class="separator:ga2ae5d49fc0f8dc21d88b1f99484553d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1ec4d7611027716c6fc8c0cc88d4d58c">SUPC_MR_OSCBYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Oscillator Bypass  <a href="#ga1ec4d7611027716c6fc8c0cc88d4d58c">More...</a><br /></td></tr>
<tr class="separator:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c7dae798dd290723882d2a4239503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga82c7dae798dd290723882d2a4239503e">SUPC_MR_OSCBYPASS_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga82c7dae798dd290723882d2a4239503e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) No effect.  <a href="#ga82c7dae798dd290723882d2a4239503e">More...</a><br /></td></tr>
<tr class="separator:ga82c7dae798dd290723882d2a4239503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160f8faab25e1c990c821fde0d11751d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga160f8faab25e1c990c821fde0d11751d">SUPC_MR_OSCBYPASS_BYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga160f8faab25e1c990c821fde0d11751d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set.  <a href="#ga160f8faab25e1c990c821fde0d11751d">More...</a><br /></td></tr>
<tr class="separator:ga160f8faab25e1c990c821fde0d11751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb72192fe9adabcac5150052966b613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2eb72192fe9adabcac5150052966b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td></tr>
<tr class="memdesc:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Password Key  <a href="#gabd65bbb5d401352f6e48ba1c3d0d3cb2">More...</a><br /></td></tr>
<tr class="separator:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08bf71aa7361f43c54247e96dc01e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac08bf71aa7361f43c54247e96dc01e21">SUPC_MR_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)))</td></tr>
<tr class="separator:gac08bf71aa7361f43c54247e96dc01e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08beb72463dfd4c0dcccceda5afd90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae08beb72463dfd4c0dcccceda5afd90e">SUPC_MR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gae08beb72463dfd4c0dcccceda5afd90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Writing any other value in this field aborts the write operation.  <a href="#gae08beb72463dfd4c0dcccceda5afd90e">More...</a><br /></td></tr>
<tr class="separator:gae08beb72463dfd4c0dcccceda5afd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3672dcfd2531a33d0a7dc6388e662f34">SUPC_WUMR_SMEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Supply Monitor Wake-up Enable  <a href="#ga3672dcfd2531a33d0a7dc6388e662f34">More...</a><br /></td></tr>
<tr class="separator:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cab8565015e65dd347006f06f086666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9cab8565015e65dd347006f06f086666">SUPC_WUMR_SMEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9cab8565015e65dd347006f06f086666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection has no wake-up effect.  <a href="#ga9cab8565015e65dd347006f06f086666">More...</a><br /></td></tr>
<tr class="separator:ga9cab8565015e65dd347006f06f086666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764721eab8574029a45eadd6a6991f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga764721eab8574029a45eadd6a6991f0e">SUPC_WUMR_SMEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga764721eab8574029a45eadd6a6991f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply.  <a href="#ga764721eab8574029a45eadd6a6991f0e">More...</a><br /></td></tr>
<tr class="separator:ga764721eab8574029a45eadd6a6991f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eb80cbf34ca0e828379ba008caba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga07eb80cbf34ca0e828379ba008caba92">SUPC_WUMR_RTTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga07eb80cbf34ca0e828379ba008caba92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Timer Wake-up Enable  <a href="#ga07eb80cbf34ca0e828379ba008caba92">More...</a><br /></td></tr>
<tr class="separator:ga07eb80cbf34ca0e828379ba008caba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacf321d99e7498e4757a9fe2297c143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaaacf321d99e7498e4757a9fe2297c143">SUPC_WUMR_RTTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaaacf321d99e7498e4757a9fe2297c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal has no wake-up effect.  <a href="#gaaacf321d99e7498e4757a9fe2297c143">More...</a><br /></td></tr>
<tr class="separator:gaaacf321d99e7498e4757a9fe2297c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab0c079da9deeffb4abb01b3eb9eb1901">SUPC_WUMR_RTTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply.  <a href="#gab0c079da9deeffb4abb01b3eb9eb1901">More...</a><br /></td></tr>
<tr class="separator:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2724a30af5f28bebc44ac059eeef14c7">SUPC_WUMR_RTCEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2724a30af5f28bebc44ac059eeef14c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Clock Wake-up Enable  <a href="#ga2724a30af5f28bebc44ac059eeef14c7">More...</a><br /></td></tr>
<tr class="separator:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga764b45374cb2472a59ece1e5f7d6fbe3">SUPC_WUMR_RTCEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal has no wake-up effect.  <a href="#ga764b45374cb2472a59ece1e5f7d6fbe3">More...</a><br /></td></tr>
<tr class="separator:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2348bcbaaa99cd83a4be737fcc00a9b8">SUPC_WUMR_RTCEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply.  <a href="#ga2348bcbaaa99cd83a4be737fcc00a9b8">More...</a><br /></td></tr>
<tr class="separator:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00bbb63516ef5fcaf26993743289fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac00bbb63516ef5fcaf26993743289fc5">SUPC_WUMR_LPDBCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac00bbb63516ef5fcaf26993743289fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP0  <a href="#gac00bbb63516ef5fcaf26993743289fc5">More...</a><br /></td></tr>
<tr class="separator:gac00bbb63516ef5fcaf26993743289fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3f8baf62cef771c3b65b1f844cd65e53">SUPC_WUMR_LPDBCEN0_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer.  <a href="#ga3f8baf62cef771c3b65b1f844cd65e53">More...</a><br /></td></tr>
<tr class="separator:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf0b0f43302c61f2f784bdcfa08c74230">SUPC_WUMR_LPDBCEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up.  <a href="#gaf0b0f43302c61f2f784bdcfa08c74230">More...</a><br /></td></tr>
<tr class="separator:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8afe831e016423c0f39074a0798ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5b8afe831e016423c0f39074a0798ab6">SUPC_WUMR_LPDBCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5b8afe831e016423c0f39074a0798ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP1  <a href="#ga5b8afe831e016423c0f39074a0798ab6">More...</a><br /></td></tr>
<tr class="separator:ga5b8afe831e016423c0f39074a0798ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02682496ad9f69b14a7acffc6944cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga6d02682496ad9f69b14a7acffc6944cc">SUPC_WUMR_LPDBCEN1_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6d02682496ad9f69b14a7acffc6944cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer.  <a href="#ga6d02682496ad9f69b14a7acffc6944cc">More...</a><br /></td></tr>
<tr class="separator:ga6d02682496ad9f69b14a7acffc6944cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642bcab184e69eb97b01e23e98ad4466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga642bcab184e69eb97b01e23e98ad4466">SUPC_WUMR_LPDBCEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga642bcab184e69eb97b01e23e98ad4466"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up.  <a href="#ga642bcab184e69eb97b01e23e98ad4466">More...</a><br /></td></tr>
<tr class="separator:ga642bcab184e69eb97b01e23e98ad4466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa8d53e47f942e008e2c5a4bceff1cffc">SUPC_WUMR_LPDBCCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Clear  <a href="#gaa8d53e47f942e008e2c5a4bceff1cffc">More...</a><br /></td></tr>
<tr class="separator:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ef22821efc2e49e286560bd610aa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga70ef22821efc2e49e286560bd610aa05">SUPC_WUMR_LPDBCCLR_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga70ef22821efc2e49e286560bd610aa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers.  <a href="#ga70ef22821efc2e49e286560bd610aa05">More...</a><br /></td></tr>
<tr class="separator:ga70ef22821efc2e49e286560bd610aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga35d89e22b49125d3de8f9427ff1e7b83">SUPC_WUMR_LPDBCCLR_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers.  <a href="#ga35d89e22b49125d3de8f9427ff1e7b83">More...</a><br /></td></tr>
<tr class="separator:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td></tr>
<tr class="memdesc:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Wake-up Inputs Debouncer Period  <a href="#ga37cb073c1203b1d56cc5fc5dab1cd396">More...</a><br /></td></tr>
<tr class="separator:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a3a06a7b796be7b3a5e423bf31fd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga98a3a06a7b796be7b3a5e423bf31fd6a">SUPC_WUMR_WKUPDBC</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)))</td></tr>
<tr class="separator:ga98a3a06a7b796be7b3a5e423bf31fd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84237507d9727d36dbe0f2edab302100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga84237507d9727d36dbe0f2edab302100">SUPC_WUMR_WKUPDBC_IMMEDIATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga84237507d9727d36dbe0f2edab302100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge.  <a href="#ga84237507d9727d36dbe0f2edab302100">More...</a><br /></td></tr>
<tr class="separator:ga84237507d9727d36dbe0f2edab302100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d94f37eb705a0f1ad6d666d405d40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga77d94f37eb705a0f1ad6d666d405d40c">SUPC_WUMR_WKUPDBC_3_SLCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga77d94f37eb705a0f1ad6d666d405d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods  <a href="#ga77d94f37eb705a0f1ad6d666d405d40c">More...</a><br /></td></tr>
<tr class="separator:ga77d94f37eb705a0f1ad6d666d405d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80c293b174b5b089a7c56db2ed3a195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae80c293b174b5b089a7c56db2ed3a195">SUPC_WUMR_WKUPDBC_32_SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gae80c293b174b5b089a7c56db2ed3a195"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods  <a href="#gae80c293b174b5b089a7c56db2ed3a195">More...</a><br /></td></tr>
<tr class="separator:gae80c293b174b5b089a7c56db2ed3a195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e906e04f13707d39f1feffe92db4a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga8e906e04f13707d39f1feffe92db4a81">SUPC_WUMR_WKUPDBC_512_SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga8e906e04f13707d39f1feffe92db4a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods  <a href="#ga8e906e04f13707d39f1feffe92db4a81">More...</a><br /></td></tr>
<tr class="separator:ga8e906e04f13707d39f1feffe92db4a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc5be3d23b981634e0deca66765784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabcfc5be3d23b981634e0deca66765784">SUPC_WUMR_WKUPDBC_4096_SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gabcfc5be3d23b981634e0deca66765784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods  <a href="#gabcfc5be3d23b981634e0deca66765784">More...</a><br /></td></tr>
<tr class="separator:gabcfc5be3d23b981634e0deca66765784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c96582442d0816b66ed8e5a2948c2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5c96582442d0816b66ed8e5a2948c2fb">SUPC_WUMR_WKUPDBC_32768_SLCK</a>&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga5c96582442d0816b66ed8e5a2948c2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods  <a href="#ga5c96582442d0816b66ed8e5a2948c2fb">More...</a><br /></td></tr>
<tr class="separator:ga5c96582442d0816b66ed8e5a2948c2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef533e94e4383901f5905ea5ea1083b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaef533e94e4383901f5905ea5ea1083b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca344d1a4a50f5bc88749709a4a37031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_LPDBC_Pos)</td></tr>
<tr class="memdesc:gaca344d1a4a50f5bc88749709a4a37031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Period  <a href="#gaca344d1a4a50f5bc88749709a4a37031">More...</a><br /></td></tr>
<tr class="separator:gaca344d1a4a50f5bc88749709a4a37031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2662e1fffd9c4944077aba45aab9dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2662e1fffd9c4944077aba45aab9dcae">SUPC_WUMR_LPDBC</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)))</td></tr>
<tr class="separator:ga2662e1fffd9c4944077aba45aab9dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9b9fb376ca8c42f6757fc259f1de9f4c">SUPC_WUMR_LPDBC_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Disable the low-power debouncers.  <a href="#ga9b9fb376ca8c42f6757fc259f1de9f4c">More...</a><br /></td></tr>
<tr class="separator:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c77c2318716f1a8235ffee0ea2f241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga83c77c2318716f1a8235ffee0ea2f241">SUPC_WUMR_LPDBC_2_RTCOUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga83c77c2318716f1a8235ffee0ea2f241"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods  <a href="#ga83c77c2318716f1a8235ffee0ea2f241">More...</a><br /></td></tr>
<tr class="separator:ga83c77c2318716f1a8235ffee0ea2f241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7639d4c31f3393b9fcf26c20fa5b2c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga7639d4c31f3393b9fcf26c20fa5b2c63">SUPC_WUMR_LPDBC_3_RTCOUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga7639d4c31f3393b9fcf26c20fa5b2c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods  <a href="#ga7639d4c31f3393b9fcf26c20fa5b2c63">More...</a><br /></td></tr>
<tr class="separator:ga7639d4c31f3393b9fcf26c20fa5b2c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f4fff7d0471f9760a0db22df0b9915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga46f4fff7d0471f9760a0db22df0b9915">SUPC_WUMR_LPDBC_4_RTCOUT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga46f4fff7d0471f9760a0db22df0b9915"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods  <a href="#ga46f4fff7d0471f9760a0db22df0b9915">More...</a><br /></td></tr>
<tr class="separator:ga46f4fff7d0471f9760a0db22df0b9915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e879ecbae43d35d30cfd836648dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga99e879ecbae43d35d30cfd836648dc91">SUPC_WUMR_LPDBC_5_RTCOUT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga99e879ecbae43d35d30cfd836648dc91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods  <a href="#ga99e879ecbae43d35d30cfd836648dc91">More...</a><br /></td></tr>
<tr class="separator:ga99e879ecbae43d35d30cfd836648dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e3b0ece6a7f79f247c268f653befea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga22e3b0ece6a7f79f247c268f653befea">SUPC_WUMR_LPDBC_6_RTCOUT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga22e3b0ece6a7f79f247c268f653befea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods  <a href="#ga22e3b0ece6a7f79f247c268f653befea">More...</a><br /></td></tr>
<tr class="separator:ga22e3b0ece6a7f79f247c268f653befea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7f8607c227493b71f463aa87e39ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9b7f8607c227493b71f463aa87e39ad6">SUPC_WUMR_LPDBC_7_RTCOUT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9b7f8607c227493b71f463aa87e39ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods  <a href="#ga9b7f8607c227493b71f463aa87e39ad6">More...</a><br /></td></tr>
<tr class="separator:ga9b7f8607c227493b71f463aa87e39ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7663a2721181c2291e516cd830684d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa7663a2721181c2291e516cd830684d1">SUPC_WUMR_LPDBC_8_RTCOUT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa7663a2721181c2291e516cd830684d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods  <a href="#gaa7663a2721181c2291e516cd830684d1">More...</a><br /></td></tr>
<tr class="separator:gaa7663a2721181c2291e516cd830684d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga0f98555dcae38a3e67fa3d22dc807e58">SUPC_WUIR_WKUPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 0  <a href="#ga0f98555dcae38a3e67fa3d22dc807e58">More...</a><br /></td></tr>
<tr class="separator:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f521acac731214911d9acf132fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafb10f521acac731214911d9acf132fa4">SUPC_WUIR_WKUPEN0_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafb10f521acac731214911d9acf132fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gafb10f521acac731214911d9acf132fa4">More...</a><br /></td></tr>
<tr class="separator:gafb10f521acac731214911d9acf132fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29494668f688dc2a92c0ec14d067a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga29494668f688dc2a92c0ec14d067a113">SUPC_WUIR_WKUPEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga29494668f688dc2a92c0ec14d067a113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga29494668f688dc2a92c0ec14d067a113">More...</a><br /></td></tr>
<tr class="separator:ga29494668f688dc2a92c0ec14d067a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga44c5efdb246028d01dffdc5c29d4107f">SUPC_WUIR_WKUPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga44c5efdb246028d01dffdc5c29d4107f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 1  <a href="#ga44c5efdb246028d01dffdc5c29d4107f">More...</a><br /></td></tr>
<tr class="separator:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga97698e2d6597ef8d0961b11eece74fd6">SUPC_WUIR_WKUPEN1_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga97698e2d6597ef8d0961b11eece74fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga97698e2d6597ef8d0961b11eece74fd6">More...</a><br /></td></tr>
<tr class="separator:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga127c62c37d34f31ddcbe566a5522fdba">SUPC_WUIR_WKUPEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga127c62c37d34f31ddcbe566a5522fdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga127c62c37d34f31ddcbe566a5522fdba">More...</a><br /></td></tr>
<tr class="separator:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga7d08cc99acc51234ac245becb3ae30e6">SUPC_WUIR_WKUPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7d08cc99acc51234ac245becb3ae30e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 2  <a href="#ga7d08cc99acc51234ac245becb3ae30e6">More...</a><br /></td></tr>
<tr class="separator:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13744a78464b636f8ca0f4f74435f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga13744a78464b636f8ca0f4f74435f57b">SUPC_WUIR_WKUPEN2_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga13744a78464b636f8ca0f4f74435f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga13744a78464b636f8ca0f4f74435f57b">More...</a><br /></td></tr>
<tr class="separator:ga13744a78464b636f8ca0f4f74435f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e46ca4038735090add873a2eea7210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac1e46ca4038735090add873a2eea7210">SUPC_WUIR_WKUPEN2_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac1e46ca4038735090add873a2eea7210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gac1e46ca4038735090add873a2eea7210">More...</a><br /></td></tr>
<tr class="separator:gac1e46ca4038735090add873a2eea7210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8948deb17380a026ceee6a55183183b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga8948deb17380a026ceee6a55183183b5">SUPC_WUIR_WKUPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga8948deb17380a026ceee6a55183183b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 3  <a href="#ga8948deb17380a026ceee6a55183183b5">More...</a><br /></td></tr>
<tr class="separator:ga8948deb17380a026ceee6a55183183b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cc72a689ab95b8e249925c38b0969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa86cc72a689ab95b8e249925c38b0969">SUPC_WUIR_WKUPEN3_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa86cc72a689ab95b8e249925c38b0969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gaa86cc72a689ab95b8e249925c38b0969">More...</a><br /></td></tr>
<tr class="separator:gaa86cc72a689ab95b8e249925c38b0969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac9f83c87b4d951d8976e32d1161b84d6">SUPC_WUIR_WKUPEN3_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac9f83c87b4d951d8976e32d1161b84d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gac9f83c87b4d951d8976e32d1161b84d6">More...</a><br /></td></tr>
<tr class="separator:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da835c1d1ee52a16123703f228ad833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1da835c1d1ee52a16123703f228ad833">SUPC_WUIR_WKUPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1da835c1d1ee52a16123703f228ad833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 4  <a href="#ga1da835c1d1ee52a16123703f228ad833">More...</a><br /></td></tr>
<tr class="separator:ga1da835c1d1ee52a16123703f228ad833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc06b21912546ba27b29c959ee110f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gadc06b21912546ba27b29c959ee110f57">SUPC_WUIR_WKUPEN4_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadc06b21912546ba27b29c959ee110f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gadc06b21912546ba27b29c959ee110f57">More...</a><br /></td></tr>
<tr class="separator:gadc06b21912546ba27b29c959ee110f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b5cda82de91043dc04c67e21920795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa8b5cda82de91043dc04c67e21920795">SUPC_WUIR_WKUPEN4_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa8b5cda82de91043dc04c67e21920795"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gaa8b5cda82de91043dc04c67e21920795">More...</a><br /></td></tr>
<tr class="separator:gaa8b5cda82de91043dc04c67e21920795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2ec8453db6f583ef877f384d13ac92ac">SUPC_WUIR_WKUPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2ec8453db6f583ef877f384d13ac92ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 5  <a href="#ga2ec8453db6f583ef877f384d13ac92ac">More...</a><br /></td></tr>
<tr class="separator:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabf17d6a62ab8c71a02a26b97d903d092">SUPC_WUIR_WKUPEN5_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabf17d6a62ab8c71a02a26b97d903d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gabf17d6a62ab8c71a02a26b97d903d092">More...</a><br /></td></tr>
<tr class="separator:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga87e3625d8f8d70812ba68e48dc49b126">SUPC_WUIR_WKUPEN5_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga87e3625d8f8d70812ba68e48dc49b126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga87e3625d8f8d70812ba68e48dc49b126">More...</a><br /></td></tr>
<tr class="separator:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a8f30eba6e6598ed00c76856618f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga81a8f30eba6e6598ed00c76856618f83">SUPC_WUIR_WKUPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga81a8f30eba6e6598ed00c76856618f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 6  <a href="#ga81a8f30eba6e6598ed00c76856618f83">More...</a><br /></td></tr>
<tr class="separator:ga81a8f30eba6e6598ed00c76856618f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5880d08d270b2c69fb66aa1f73319632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5880d08d270b2c69fb66aa1f73319632">SUPC_WUIR_WKUPEN6_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5880d08d270b2c69fb66aa1f73319632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga5880d08d270b2c69fb66aa1f73319632">More...</a><br /></td></tr>
<tr class="separator:ga5880d08d270b2c69fb66aa1f73319632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79695ae85e9e648e005b95ef81d64239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga79695ae85e9e648e005b95ef81d64239">SUPC_WUIR_WKUPEN6_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga79695ae85e9e648e005b95ef81d64239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga79695ae85e9e648e005b95ef81d64239">More...</a><br /></td></tr>
<tr class="separator:ga79695ae85e9e648e005b95ef81d64239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3b89b8f213ffecd3a96c0a8b0a254a34">SUPC_WUIR_WKUPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 7  <a href="#ga3b89b8f213ffecd3a96c0a8b0a254a34">More...</a><br /></td></tr>
<tr class="separator:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea677df8b8649fe7b7b59816580158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga0ea677df8b8649fe7b7b59816580158d">SUPC_WUIR_WKUPEN7_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0ea677df8b8649fe7b7b59816580158d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga0ea677df8b8649fe7b7b59816580158d">More...</a><br /></td></tr>
<tr class="separator:ga0ea677df8b8649fe7b7b59816580158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6368309e1045493c86c6c735fddd81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf6368309e1045493c86c6c735fddd81f">SUPC_WUIR_WKUPEN7_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaf6368309e1045493c86c6c735fddd81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gaf6368309e1045493c86c6c735fddd81f">More...</a><br /></td></tr>
<tr class="separator:gaf6368309e1045493c86c6c735fddd81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga648ffd0827c2b4633dbbefc48966aca2">SUPC_WUIR_WKUPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga648ffd0827c2b4633dbbefc48966aca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 8  <a href="#ga648ffd0827c2b4633dbbefc48966aca2">More...</a><br /></td></tr>
<tr class="separator:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaacf00d51841cb6f075410b42c8bcbd0e">SUPC_WUIR_WKUPEN8_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gaacf00d51841cb6f075410b42c8bcbd0e">More...</a><br /></td></tr>
<tr class="separator:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga430861d2259ae64addfd1017eb7a2cf8">SUPC_WUIR_WKUPEN8_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga430861d2259ae64addfd1017eb7a2cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga430861d2259ae64addfd1017eb7a2cf8">More...</a><br /></td></tr>
<tr class="separator:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab46b524ab360e59acd791c555c6868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaeab46b524ab360e59acd791c555c6868">SUPC_WUIR_WKUPEN9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaeab46b524ab360e59acd791c555c6868"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 9  <a href="#gaeab46b524ab360e59acd791c555c6868">More...</a><br /></td></tr>
<tr class="separator:gaeab46b524ab360e59acd791c555c6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92fcef50b277cea46e6336a2638750e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac92fcef50b277cea46e6336a2638750e">SUPC_WUIR_WKUPEN9_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac92fcef50b277cea46e6336a2638750e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gac92fcef50b277cea46e6336a2638750e">More...</a><br /></td></tr>
<tr class="separator:gac92fcef50b277cea46e6336a2638750e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac91835efaef4b99023eeb0a079e584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5ac91835efaef4b99023eeb0a079e584">SUPC_WUIR_WKUPEN9_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5ac91835efaef4b99023eeb0a079e584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga5ac91835efaef4b99023eeb0a079e584">More...</a><br /></td></tr>
<tr class="separator:ga5ac91835efaef4b99023eeb0a079e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4da5003568c69f48d05f9ea820da19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1e4da5003568c69f48d05f9ea820da19">SUPC_WUIR_WKUPEN10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1e4da5003568c69f48d05f9ea820da19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 10  <a href="#ga1e4da5003568c69f48d05f9ea820da19">More...</a><br /></td></tr>
<tr class="separator:ga1e4da5003568c69f48d05f9ea820da19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9ffc5f4282aaf839fb53d89873c7b279">SUPC_WUIR_WKUPEN10_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga9ffc5f4282aaf839fb53d89873c7b279">More...</a><br /></td></tr>
<tr class="separator:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16031535b0397a11664d87c240e749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf16031535b0397a11664d87c240e749e">SUPC_WUIR_WKUPEN10_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaf16031535b0397a11664d87c240e749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gaf16031535b0397a11664d87c240e749e">More...</a><br /></td></tr>
<tr class="separator:gaf16031535b0397a11664d87c240e749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8440563701c393902400f0d63beafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac8440563701c393902400f0d63beafc6">SUPC_WUIR_WKUPEN11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gac8440563701c393902400f0d63beafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 11  <a href="#gac8440563701c393902400f0d63beafc6">More...</a><br /></td></tr>
<tr class="separator:gac8440563701c393902400f0d63beafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae5b9d6e9f5371aae439cf46b7a5de01a">SUPC_WUIR_WKUPEN11_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gae5b9d6e9f5371aae439cf46b7a5de01a">More...</a><br /></td></tr>
<tr class="separator:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaea5f31231e5cf154714d8ea5a90722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gacaea5f31231e5cf154714d8ea5a90722">SUPC_WUIR_WKUPEN11_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gacaea5f31231e5cf154714d8ea5a90722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gacaea5f31231e5cf154714d8ea5a90722">More...</a><br /></td></tr>
<tr class="separator:gacaea5f31231e5cf154714d8ea5a90722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4433b3132f5df0d20d93ed2050990044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga4433b3132f5df0d20d93ed2050990044">SUPC_WUIR_WKUPEN12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4433b3132f5df0d20d93ed2050990044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 12  <a href="#ga4433b3132f5df0d20d93ed2050990044">More...</a><br /></td></tr>
<tr class="separator:ga4433b3132f5df0d20d93ed2050990044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2557034b8056488d5047a248fa7eb007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2557034b8056488d5047a248fa7eb007">SUPC_WUIR_WKUPEN12_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga2557034b8056488d5047a248fa7eb007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga2557034b8056488d5047a248fa7eb007">More...</a><br /></td></tr>
<tr class="separator:ga2557034b8056488d5047a248fa7eb007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac1ec81c17969fdc3f080cf23b3cd1775">SUPC_WUIR_WKUPEN12_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#gac1ec81c17969fdc3f080cf23b3cd1775">More...</a><br /></td></tr>
<tr class="separator:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48272b06106fbe276c91910a4841b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad48272b06106fbe276c91910a4841b18">SUPC_WUIR_WKUPEN13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gad48272b06106fbe276c91910a4841b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 13  <a href="#gad48272b06106fbe276c91910a4841b18">More...</a><br /></td></tr>
<tr class="separator:gad48272b06106fbe276c91910a4841b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747bfcfc6efd329bcac3841d145128a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga747bfcfc6efd329bcac3841d145128a5">SUPC_WUIR_WKUPEN13_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga747bfcfc6efd329bcac3841d145128a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga747bfcfc6efd329bcac3841d145128a5">More...</a><br /></td></tr>
<tr class="separator:ga747bfcfc6efd329bcac3841d145128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga916b8a88af54f9dcdf45b44b356a6db1">SUPC_WUIR_WKUPEN13_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <a href="#ga916b8a88af54f9dcdf45b44b356a6db1">More...</a><br /></td></tr>
<tr class="separator:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586dbe4e72afcd043f76145c71791bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga586dbe4e72afcd043f76145c71791bbb">SUPC_WUIR_WKUPT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga586dbe4e72afcd043f76145c71791bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 0  <a href="#ga586dbe4e72afcd043f76145c71791bbb">More...</a><br /></td></tr>
<tr class="separator:ga586dbe4e72afcd043f76145c71791bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4080671ca12668cf2de29759b2e011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafa4080671ca12668cf2de29759b2e011">SUPC_WUIR_WKUPT0_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafa4080671ca12668cf2de29759b2e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#gafa4080671ca12668cf2de29759b2e011">More...</a><br /></td></tr>
<tr class="separator:gafa4080671ca12668cf2de29759b2e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01586a133468cc2d683a08230402d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga01586a133468cc2d683a08230402d265">SUPC_WUIR_WKUPT0_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga01586a133468cc2d683a08230402d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga01586a133468cc2d683a08230402d265">More...</a><br /></td></tr>
<tr class="separator:ga01586a133468cc2d683a08230402d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc529a4aed07d4efb781a93e7722c73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafc529a4aed07d4efb781a93e7722c73a">SUPC_WUIR_WKUPT1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gafc529a4aed07d4efb781a93e7722c73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 1  <a href="#gafc529a4aed07d4efb781a93e7722c73a">More...</a><br /></td></tr>
<tr class="separator:gafc529a4aed07d4efb781a93e7722c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga7ed142ebbbdcb8e3c9db3b6a95a31191">SUPC_WUIR_WKUPT1_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga7ed142ebbbdcb8e3c9db3b6a95a31191">More...</a><br /></td></tr>
<tr class="separator:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5cf1c6b2e63ae9bd66d718598db1c56e">SUPC_WUIR_WKUPT1_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga5cf1c6b2e63ae9bd66d718598db1c56e">More...</a><br /></td></tr>
<tr class="separator:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d026ad31223f8d04845ef499f87545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3d026ad31223f8d04845ef499f87545b">SUPC_WUIR_WKUPT2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d026ad31223f8d04845ef499f87545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 2  <a href="#ga3d026ad31223f8d04845ef499f87545b">More...</a><br /></td></tr>
<tr class="separator:ga3d026ad31223f8d04845ef499f87545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3d0ae84a7c90cffca8d207c0d75f92f5">SUPC_WUIR_WKUPT2_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga3d0ae84a7c90cffca8d207c0d75f92f5">More...</a><br /></td></tr>
<tr class="separator:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae80d2ef65dc4ff1a6eb44b097950863d">SUPC_WUIR_WKUPT2_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#gae80d2ef65dc4ff1a6eb44b097950863d">More...</a><br /></td></tr>
<tr class="separator:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3804492975b3efe3096f3533eb40b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad3804492975b3efe3096f3533eb40b16">SUPC_WUIR_WKUPT3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gad3804492975b3efe3096f3533eb40b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 3  <a href="#gad3804492975b3efe3096f3533eb40b16">More...</a><br /></td></tr>
<tr class="separator:gad3804492975b3efe3096f3533eb40b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923b424615cc6c33b2345918e364d000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga923b424615cc6c33b2345918e364d000">SUPC_WUIR_WKUPT3_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga923b424615cc6c33b2345918e364d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga923b424615cc6c33b2345918e364d000">More...</a><br /></td></tr>
<tr class="separator:ga923b424615cc6c33b2345918e364d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga170c1d3a03b4c0e3a833648c434f5002">SUPC_WUIR_WKUPT3_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga170c1d3a03b4c0e3a833648c434f5002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga170c1d3a03b4c0e3a833648c434f5002">More...</a><br /></td></tr>
<tr class="separator:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794528ac0f2495b11d03db55bb60155e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga794528ac0f2495b11d03db55bb60155e">SUPC_WUIR_WKUPT4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga794528ac0f2495b11d03db55bb60155e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 4  <a href="#ga794528ac0f2495b11d03db55bb60155e">More...</a><br /></td></tr>
<tr class="separator:ga794528ac0f2495b11d03db55bb60155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab700dfe522952879726f7322f0efc0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab700dfe522952879726f7322f0efc0c6">SUPC_WUIR_WKUPT4_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab700dfe522952879726f7322f0efc0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#gab700dfe522952879726f7322f0efc0c6">More...</a><br /></td></tr>
<tr class="separator:gab700dfe522952879726f7322f0efc0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9c5c5004813b4909a2851b0f937d55f9">SUPC_WUIR_WKUPT4_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga9c5c5004813b4909a2851b0f937d55f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga9c5c5004813b4909a2851b0f937d55f9">More...</a><br /></td></tr>
<tr class="separator:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc718730b2fc5e53faa13d924920474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1cc718730b2fc5e53faa13d924920474">SUPC_WUIR_WKUPT5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga1cc718730b2fc5e53faa13d924920474"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 5  <a href="#ga1cc718730b2fc5e53faa13d924920474">More...</a><br /></td></tr>
<tr class="separator:ga1cc718730b2fc5e53faa13d924920474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f891ab437e811cf616bb1165a301e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga10f891ab437e811cf616bb1165a301e3">SUPC_WUIR_WKUPT5_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga10f891ab437e811cf616bb1165a301e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga10f891ab437e811cf616bb1165a301e3">More...</a><br /></td></tr>
<tr class="separator:ga10f891ab437e811cf616bb1165a301e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d859c58699a1ac62813b617c448829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga52d859c58699a1ac62813b617c448829">SUPC_WUIR_WKUPT5_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga52d859c58699a1ac62813b617c448829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga52d859c58699a1ac62813b617c448829">More...</a><br /></td></tr>
<tr class="separator:ga52d859c58699a1ac62813b617c448829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga4194e5cebbf16b507b5c81cd96a6363b">SUPC_WUIR_WKUPT6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 6  <a href="#ga4194e5cebbf16b507b5c81cd96a6363b">More...</a><br /></td></tr>
<tr class="separator:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c79de64f96622ddd761193574454d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac0c79de64f96622ddd761193574454d4">SUPC_WUIR_WKUPT6_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac0c79de64f96622ddd761193574454d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#gac0c79de64f96622ddd761193574454d4">More...</a><br /></td></tr>
<tr class="separator:gac0c79de64f96622ddd761193574454d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga41a00c081e28d96c4cdab15f81a6e92d">SUPC_WUIR_WKUPT6_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga41a00c081e28d96c4cdab15f81a6e92d">More...</a><br /></td></tr>
<tr class="separator:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6906afa371355c0acb8dd98dc9349e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga6906afa371355c0acb8dd98dc9349e17">SUPC_WUIR_WKUPT7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga6906afa371355c0acb8dd98dc9349e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 7  <a href="#ga6906afa371355c0acb8dd98dc9349e17">More...</a><br /></td></tr>
<tr class="separator:ga6906afa371355c0acb8dd98dc9349e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2265fb4acb26acd0e3c557e6ffe288f2">SUPC_WUIR_WKUPT7_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga2265fb4acb26acd0e3c557e6ffe288f2">More...</a><br /></td></tr>
<tr class="separator:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf5c7982fa084d39bc739a9c463dd1bd9">SUPC_WUIR_WKUPT7_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#gaf5c7982fa084d39bc739a9c463dd1bd9">More...</a><br /></td></tr>
<tr class="separator:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6972f45798fdcf46c882bb214a1660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1e6972f45798fdcf46c882bb214a1660">SUPC_WUIR_WKUPT8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga1e6972f45798fdcf46c882bb214a1660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 8  <a href="#ga1e6972f45798fdcf46c882bb214a1660">More...</a><br /></td></tr>
<tr class="separator:ga1e6972f45798fdcf46c882bb214a1660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga6e1e8dabe3b7bfa654c3d714b538792d">SUPC_WUIR_WKUPT8_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga6e1e8dabe3b7bfa654c3d714b538792d">More...</a><br /></td></tr>
<tr class="separator:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab1134073ab12c53c5f34fd17fe21a79b">SUPC_WUIR_WKUPT8_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gab1134073ab12c53c5f34fd17fe21a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#gab1134073ab12c53c5f34fd17fe21a79b">More...</a><br /></td></tr>
<tr class="separator:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaecda8de7a24aee7c0caddcb0ac2b553f">SUPC_WUIR_WKUPT9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 9  <a href="#gaecda8de7a24aee7c0caddcb0ac2b553f">More...</a><br /></td></tr>
<tr class="separator:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea881592009d3f52b67f8747f9d3de57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaea881592009d3f52b67f8747f9d3de57">SUPC_WUIR_WKUPT9_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaea881592009d3f52b67f8747f9d3de57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#gaea881592009d3f52b67f8747f9d3de57">More...</a><br /></td></tr>
<tr class="separator:gaea881592009d3f52b67f8747f9d3de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c92ef685797caffd3d8bcdacad7169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab3c92ef685797caffd3d8bcdacad7169">SUPC_WUIR_WKUPT9_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gab3c92ef685797caffd3d8bcdacad7169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#gab3c92ef685797caffd3d8bcdacad7169">More...</a><br /></td></tr>
<tr class="separator:gab3c92ef685797caffd3d8bcdacad7169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga13a30fda5d4e9cf7ef393673fb077649">SUPC_WUIR_WKUPT10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga13a30fda5d4e9cf7ef393673fb077649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 10  <a href="#ga13a30fda5d4e9cf7ef393673fb077649">More...</a><br /></td></tr>
<tr class="separator:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9467fbffb3eed98092a28ffdf21cbf8c">SUPC_WUIR_WKUPT10_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga9467fbffb3eed98092a28ffdf21cbf8c">More...</a><br /></td></tr>
<tr class="separator:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga5dd92fc7b4167dfd443a2ad52cf037b7">SUPC_WUIR_WKUPT10_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga5dd92fc7b4167dfd443a2ad52cf037b7">More...</a><br /></td></tr>
<tr class="separator:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a1a486878de76e4580a9d930b26741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa0a1a486878de76e4580a9d930b26741">SUPC_WUIR_WKUPT11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaa0a1a486878de76e4580a9d930b26741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 11  <a href="#gaa0a1a486878de76e4580a9d930b26741">More...</a><br /></td></tr>
<tr class="separator:gaa0a1a486878de76e4580a9d930b26741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e923d9a175c6fecba20145b98cc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga360e923d9a175c6fecba20145b98cc78">SUPC_WUIR_WKUPT11_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga360e923d9a175c6fecba20145b98cc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga360e923d9a175c6fecba20145b98cc78">More...</a><br /></td></tr>
<tr class="separator:ga360e923d9a175c6fecba20145b98cc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2cfae9424c0bd86f4d02691ed4d59507">SUPC_WUIR_WKUPT11_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga2cfae9424c0bd86f4d02691ed4d59507">More...</a><br /></td></tr>
<tr class="separator:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c17df3267c0c41ec4797100cef51d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae8c17df3267c0c41ec4797100cef51d7">SUPC_WUIR_WKUPT12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gae8c17df3267c0c41ec4797100cef51d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 12  <a href="#gae8c17df3267c0c41ec4797100cef51d7">More...</a><br /></td></tr>
<tr class="separator:gae8c17df3267c0c41ec4797100cef51d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga1822ac66545503bf3fe1eb15cf8f49f5">SUPC_WUIR_WKUPT12_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga1822ac66545503bf3fe1eb15cf8f49f5">More...</a><br /></td></tr>
<tr class="separator:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c51a4240d3dbe029085d4977845a94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3c51a4240d3dbe029085d4977845a94b">SUPC_WUIR_WKUPT12_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga3c51a4240d3dbe029085d4977845a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#ga3c51a4240d3dbe029085d4977845a94b">More...</a><br /></td></tr>
<tr class="separator:ga3c51a4240d3dbe029085d4977845a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">SUPC_WUIR_WKUPT13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 13  <a href="#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">More...</a><br /></td></tr>
<tr class="separator:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga565876a5f7bf1874237ed7cdb924c56e">SUPC_WUIR_WKUPT13_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga565876a5f7bf1874237ed7cdb924c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <a href="#ga565876a5f7bf1874237ed7cdb924c56e">More...</a><br /></td></tr>
<tr class="separator:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae86504154f7848e62f7e9626a37ef9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaae86504154f7848e62f7e9626a37ef9f">SUPC_WUIR_WKUPT13_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaae86504154f7848e62f7e9626a37ef9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <a href="#gaae86504154f7848e62f7e9626a37ef9f">More...</a><br /></td></tr>
<tr class="separator:gaae86504154f7848e62f7e9626a37ef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac16a71c6dc2309fe3aa16c2c4d5ae264">SUPC_SR_WKUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Wake-up Status (cleared on read)  <a href="#gac16a71c6dc2309fe3aa16c2c4d5ae264">More...</a><br /></td></tr>
<tr class="separator:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0745fe651da5f156721ff006623dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaec0745fe651da5f156721ff006623dce">SUPC_SR_WKUPS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaec0745fe651da5f156721ff006623dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <a href="#gaec0745fe651da5f156721ff006623dce">More...</a><br /></td></tr>
<tr class="separator:gaec0745fe651da5f156721ff006623dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665c5d05d1f26b9610621e19c586c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga665c5d05d1f26b9610621e19c586c70c">SUPC_SR_WKUPS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga665c5d05d1f26b9610621e19c586c70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <a href="#ga665c5d05d1f26b9610621e19c586c70c">More...</a><br /></td></tr>
<tr class="separator:ga665c5d05d1f26b9610621e19c586c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c164754e1f40d103b7345bdbc0e772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga00c164754e1f40d103b7345bdbc0e772">SUPC_SR_SMWS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga00c164754e1f40d103b7345bdbc0e772"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read)  <a href="#ga00c164754e1f40d103b7345bdbc0e772">More...</a><br /></td></tr>
<tr class="separator:ga00c164754e1f40d103b7345bdbc0e772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee2b13704083b16e6286167fd53d727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafee2b13704083b16e6286167fd53d727">SUPC_SR_SMWS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gafee2b13704083b16e6286167fd53d727"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.  <a href="#gafee2b13704083b16e6286167fd53d727">More...</a><br /></td></tr>
<tr class="separator:gafee2b13704083b16e6286167fd53d727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa327ad4514f9ded5c314a6d6b52f8bcc">SUPC_SR_SMWS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.  <a href="#gaa327ad4514f9ded5c314a6d6b52f8bcc">More...</a><br /></td></tr>
<tr class="separator:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">SUPC_SR_BODRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Brownout Detector Reset Status (cleared on read)  <a href="#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">More...</a><br /></td></tr>
<tr class="separator:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga640c5de34d13f48f26d92b539a32f3b1">SUPC_SR_BODRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga640c5de34d13f48f26d92b539a32f3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR.  <a href="#ga640c5de34d13f48f26d92b539a32f3b1">More...</a><br /></td></tr>
<tr class="separator:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3116cdf97768c5b49a87912f8ffa318c">SUPC_SR_BODRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3116cdf97768c5b49a87912f8ffa318c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR.  <a href="#ga3116cdf97768c5b49a87912f8ffa318c">More...</a><br /></td></tr>
<tr class="separator:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae48ab1a7fffb981efefdca372d3d7fcb">SUPC_SR_SMRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Reset Status (cleared on read)  <a href="#gae48ab1a7fffb981efefdca372d3d7fcb">More...</a><br /></td></tr>
<tr class="separator:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ebf02ead35de24fa472195a6b73144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga22ebf02ead35de24fa472195a6b73144">SUPC_SR_SMRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga22ebf02ead35de24fa472195a6b73144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <a href="#ga22ebf02ead35de24fa472195a6b73144">More...</a><br /></td></tr>
<tr class="separator:ga22ebf02ead35de24fa472195a6b73144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga00b6e76fa436337daf3eda2a40dc4f36">SUPC_SR_SMRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <a href="#ga00b6e76fa436337daf3eda2a40dc4f36">More...</a><br /></td></tr>
<tr class="separator:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga0b740f64b912d2a15b75edeb79f76c65">SUPC_SR_SMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0b740f64b912d2a15b75edeb79f76c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Status (cleared on read)  <a href="#ga0b740f64b912d2a15b75edeb79f76c65">More...</a><br /></td></tr>
<tr class="separator:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gacdd3383eb45bf512d4907af2a76adbf3">SUPC_SR_SMS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacdd3383eb45bf512d4907af2a76adbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection since the last read of SUPC_SR.  <a href="#gacdd3383eb45bf512d4907af2a76adbf3">More...</a><br /></td></tr>
<tr class="separator:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55b5e0a82b518f322239fffef4c80b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae55b5e0a82b518f322239fffef4c80b5">SUPC_SR_SMS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gae55b5e0a82b518f322239fffef4c80b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR.  <a href="#gae55b5e0a82b518f322239fffef4c80b5">More...</a><br /></td></tr>
<tr class="separator:gae55b5e0a82b518f322239fffef4c80b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d0ddd037a793670aa82608620768dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga94d0ddd037a793670aa82608620768dc">SUPC_SR_SMOS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga94d0ddd037a793670aa82608620768dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Output Status  <a href="#ga94d0ddd037a793670aa82608620768dc">More...</a><br /></td></tr>
<tr class="separator:ga94d0ddd037a793670aa82608620768dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bad131859338323be85f40b76d2d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga49bad131859338323be85f40b76d2d6c">SUPC_SR_SMOS_HIGH</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga49bad131859338323be85f40b76d2d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement.  <a href="#ga49bad131859338323be85f40b76d2d6c">More...</a><br /></td></tr>
<tr class="separator:ga49bad131859338323be85f40b76d2d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2ca00232d4771caeeff483ec4b003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae5e2ca00232d4771caeeff483ec4b003">SUPC_SR_SMOS_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gae5e2ca00232d4771caeeff483ec4b003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement.  <a href="#gae5e2ca00232d4771caeeff483ec4b003">More...</a><br /></td></tr>
<tr class="separator:gae5e2ca00232d4771caeeff483ec4b003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e8a47e09f0269f14872a4844fe1447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga72e8a47e09f0269f14872a4844fe1447">SUPC_SR_OSCSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga72e8a47e09f0269f14872a4844fe1447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) 32-kHz Oscillator Selection Status  <a href="#ga72e8a47e09f0269f14872a4844fe1447">More...</a><br /></td></tr>
<tr class="separator:ga72e8a47e09f0269f14872a4844fe1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c400a9bac9602e462c67d0f98894da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab2c400a9bac9602e462c67d0f98894da">SUPC_SR_OSCSEL_RC</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab2c400a9bac9602e462c67d0f98894da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator.  <a href="#gab2c400a9bac9602e462c67d0f98894da">More...</a><br /></td></tr>
<tr class="separator:gab2c400a9bac9602e462c67d0f98894da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28a70a417353f3e8d872bc90d2725c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab28a70a417353f3e8d872bc90d2725c2">SUPC_SR_OSCSEL_CRYST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab28a70a417353f3e8d872bc90d2725c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator.  <a href="#gab28a70a417353f3e8d872bc90d2725c2">More...</a><br /></td></tr>
<tr class="separator:gab28a70a417353f3e8d872bc90d2725c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabb0a87f4a2a09b7abe24d4fb22ba5a70">SUPC_SR_LPDBCS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read)  <a href="#gabb0a87f4a2a09b7abe24d4fb22ba5a70">More...</a><br /></td></tr>
<tr class="separator:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac143135268b9cb01284fab01b6e239f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac143135268b9cb01284fab01b6e239f4">SUPC_SR_LPDBCS0_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac143135268b9cb01284fab01b6e239f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.  <a href="#gac143135268b9cb01284fab01b6e239f4">More...</a><br /></td></tr>
<tr class="separator:gac143135268b9cb01284fab01b6e239f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab955bf688cd7b162cccf71f9e38bb78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab955bf688cd7b162cccf71f9e38bb78b">SUPC_SR_LPDBCS0_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gab955bf688cd7b162cccf71f9e38bb78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.  <a href="#gab955bf688cd7b162cccf71f9e38bb78b">More...</a><br /></td></tr>
<tr class="separator:gab955bf688cd7b162cccf71f9e38bb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d948be0d6a90f991fd1082029d3577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf9d948be0d6a90f991fd1082029d3577">SUPC_SR_LPDBCS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaf9d948be0d6a90f991fd1082029d3577"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read)  <a href="#gaf9d948be0d6a90f991fd1082029d3577">More...</a><br /></td></tr>
<tr class="separator:gaf9d948be0d6a90f991fd1082029d3577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa094499d6e6e8866a08b440bf30689d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaa094499d6e6e8866a08b440bf30689d7">SUPC_SR_LPDBCS1_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaa094499d6e6e8866a08b440bf30689d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR.  <a href="#gaa094499d6e6e8866a08b440bf30689d7">More...</a><br /></td></tr>
<tr class="separator:gaa094499d6e6e8866a08b440bf30689d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga64e06b80c792ed3d73d77b58d6722aa3">SUPC_SR_LPDBCS1_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR.  <a href="#ga64e06b80c792ed3d73d77b58d6722aa3">More...</a><br /></td></tr>
<tr class="separator:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0d19725fb9fe71c830620efb31930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafcb0d19725fb9fe71c830620efb31930">SUPC_SR_WKUPIS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafcb0d19725fb9fe71c830620efb31930"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gafcb0d19725fb9fe71c830620efb31930">More...</a><br /></td></tr>
<tr class="separator:gafcb0d19725fb9fe71c830620efb31930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf096f6701d1a929722a122dd142d65dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf096f6701d1a929722a122dd142d65dc">SUPC_SR_WKUPIS0_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf096f6701d1a929722a122dd142d65dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gaf096f6701d1a929722a122dd142d65dc">More...</a><br /></td></tr>
<tr class="separator:gaf096f6701d1a929722a122dd142d65dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga9ab86388e2cf984b269a66160e4bf7d8">SUPC_SR_WKUPIS0_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga9ab86388e2cf984b269a66160e4bf7d8">More...</a><br /></td></tr>
<tr class="separator:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga50b5babc92ba6085b025f668eeeabcdc">SUPC_SR_WKUPIS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga50b5babc92ba6085b025f668eeeabcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#ga50b5babc92ba6085b025f668eeeabcdc">More...</a><br /></td></tr>
<tr class="separator:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec35bfe89b163348e5baff9c33bb248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gacec35bfe89b163348e5baff9c33bb248">SUPC_SR_WKUPIS1_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gacec35bfe89b163348e5baff9c33bb248"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gacec35bfe89b163348e5baff9c33bb248">More...</a><br /></td></tr>
<tr class="separator:gacec35bfe89b163348e5baff9c33bb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0445f532f11063df70b388487eb0e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae0445f532f11063df70b388487eb0e3f">SUPC_SR_WKUPIS1_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gae0445f532f11063df70b388487eb0e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gae0445f532f11063df70b388487eb0e3f">More...</a><br /></td></tr>
<tr class="separator:gae0445f532f11063df70b388487eb0e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">SUPC_SR_WKUPIS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">More...</a><br /></td></tr>
<tr class="separator:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada076d83c52e83a7392e1f8f3ac40663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gada076d83c52e83a7392e1f8f3ac40663">SUPC_SR_WKUPIS2_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gada076d83c52e83a7392e1f8f3ac40663"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gada076d83c52e83a7392e1f8f3ac40663">More...</a><br /></td></tr>
<tr class="separator:gada076d83c52e83a7392e1f8f3ac40663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaeab874ca00d416df9e7ebb4ce7508ea4">SUPC_SR_WKUPIS2_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gaeab874ca00d416df9e7ebb4ce7508ea4">More...</a><br /></td></tr>
<tr class="separator:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaeaf18ea3ed18c20d753e7e0539e037f2">SUPC_SR_WKUPIS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gaeaf18ea3ed18c20d753e7e0539e037f2">More...</a><br /></td></tr>
<tr class="separator:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b2826f9eafa7d51f33f073f87366f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae2b2826f9eafa7d51f33f073f87366f8">SUPC_SR_WKUPIS3_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gae2b2826f9eafa7d51f33f073f87366f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gae2b2826f9eafa7d51f33f073f87366f8">More...</a><br /></td></tr>
<tr class="separator:gae2b2826f9eafa7d51f33f073f87366f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga18bbff9f29a5feda253aaa9d18d7b90c">SUPC_SR_WKUPIS3_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga18bbff9f29a5feda253aaa9d18d7b90c">More...</a><br /></td></tr>
<tr class="separator:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gab9c9b5eff9ffd5971ec7f62f0467f47b">SUPC_SR_WKUPIS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gab9c9b5eff9ffd5971ec7f62f0467f47b">More...</a><br /></td></tr>
<tr class="separator:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga2c475d05869d23bcdadd1c8a12f02e0e">SUPC_SR_WKUPIS4_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga2c475d05869d23bcdadd1c8a12f02e0e">More...</a><br /></td></tr>
<tr class="separator:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976c0c5b63651dede2d5be3e172b5b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga976c0c5b63651dede2d5be3e172b5b06">SUPC_SR_WKUPIS4_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga976c0c5b63651dede2d5be3e172b5b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga976c0c5b63651dede2d5be3e172b5b06">More...</a><br /></td></tr>
<tr class="separator:ga976c0c5b63651dede2d5be3e172b5b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga3581fd9ee1d919cd121c4ebecd91c212">SUPC_SR_WKUPIS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#ga3581fd9ee1d919cd121c4ebecd91c212">More...</a><br /></td></tr>
<tr class="separator:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261a809563d6a2cbec32b0a7a630caca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga261a809563d6a2cbec32b0a7a630caca">SUPC_SR_WKUPIS5_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga261a809563d6a2cbec32b0a7a630caca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga261a809563d6a2cbec32b0a7a630caca">More...</a><br /></td></tr>
<tr class="separator:ga261a809563d6a2cbec32b0a7a630caca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcace562ae21554dfdd0651ac610430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaddcace562ae21554dfdd0651ac610430">SUPC_SR_WKUPIS5_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaddcace562ae21554dfdd0651ac610430"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gaddcace562ae21554dfdd0651ac610430">More...</a><br /></td></tr>
<tr class="separator:gaddcace562ae21554dfdd0651ac610430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabb5f54eab4f4dc68e28175cbfcd52654">SUPC_SR_WKUPIS6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gabb5f54eab4f4dc68e28175cbfcd52654">More...</a><br /></td></tr>
<tr class="separator:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac7eccbaa18e9a2faba518da0b5d42a0b">SUPC_SR_WKUPIS6_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gac7eccbaa18e9a2faba518da0b5d42a0b">More...</a><br /></td></tr>
<tr class="separator:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760ba6014f4e0f1c5017ff38285691a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga760ba6014f4e0f1c5017ff38285691a2">SUPC_SR_WKUPIS6_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga760ba6014f4e0f1c5017ff38285691a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga760ba6014f4e0f1c5017ff38285691a2">More...</a><br /></td></tr>
<tr class="separator:ga760ba6014f4e0f1c5017ff38285691a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga7319144436fe27ecef61eb32cae3d2e0">SUPC_SR_WKUPIS7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga7319144436fe27ecef61eb32cae3d2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#ga7319144436fe27ecef61eb32cae3d2e0">More...</a><br /></td></tr>
<tr class="separator:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40151ea9a6c10431c585a52a9e833649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga40151ea9a6c10431c585a52a9e833649">SUPC_SR_WKUPIS7_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga40151ea9a6c10431c585a52a9e833649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga40151ea9a6c10431c585a52a9e833649">More...</a><br /></td></tr>
<tr class="separator:ga40151ea9a6c10431c585a52a9e833649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213ab5ea44988af8372428d86c3de390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga213ab5ea44988af8372428d86c3de390">SUPC_SR_WKUPIS7_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga213ab5ea44988af8372428d86c3de390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga213ab5ea44988af8372428d86c3de390">More...</a><br /></td></tr>
<tr class="separator:ga213ab5ea44988af8372428d86c3de390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822dfff1691421f943360284ba6d912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga822dfff1691421f943360284ba6d912d">SUPC_SR_WKUPIS8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga822dfff1691421f943360284ba6d912d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#ga822dfff1691421f943360284ba6d912d">More...</a><br /></td></tr>
<tr class="separator:ga822dfff1691421f943360284ba6d912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10d0b82c95aa9430eb5505088df4cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad10d0b82c95aa9430eb5505088df4cef">SUPC_SR_WKUPIS8_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad10d0b82c95aa9430eb5505088df4cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gad10d0b82c95aa9430eb5505088df4cef">More...</a><br /></td></tr>
<tr class="separator:gad10d0b82c95aa9430eb5505088df4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad32d7ef76b6d42dbd07c55be5d25cb60">SUPC_SR_WKUPIS8_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gad32d7ef76b6d42dbd07c55be5d25cb60">More...</a><br /></td></tr>
<tr class="separator:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60b4e21a7abfae4512dbeff068a752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaff60b4e21a7abfae4512dbeff068a752">SUPC_SR_WKUPIS9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaff60b4e21a7abfae4512dbeff068a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gaff60b4e21a7abfae4512dbeff068a752">More...</a><br /></td></tr>
<tr class="separator:gaff60b4e21a7abfae4512dbeff068a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gad53aefaf6a97c6e64d72b6b4b41b9649">SUPC_SR_WKUPIS9_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gad53aefaf6a97c6e64d72b6b4b41b9649">More...</a><br /></td></tr>
<tr class="separator:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c227b6ce9342b09a2682464273e22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga89c227b6ce9342b09a2682464273e22d">SUPC_SR_WKUPIS9_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga89c227b6ce9342b09a2682464273e22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga89c227b6ce9342b09a2682464273e22d">More...</a><br /></td></tr>
<tr class="separator:ga89c227b6ce9342b09a2682464273e22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed0b1280d03475fcadb26102b59e094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga0ed0b1280d03475fcadb26102b59e094">SUPC_SR_WKUPIS10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga0ed0b1280d03475fcadb26102b59e094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#ga0ed0b1280d03475fcadb26102b59e094">More...</a><br /></td></tr>
<tr class="separator:ga0ed0b1280d03475fcadb26102b59e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gafaab4359d13e6d5dff0d9872ec2c8a58">SUPC_SR_WKUPIS10_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gafaab4359d13e6d5dff0d9872ec2c8a58">More...</a><br /></td></tr>
<tr class="separator:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga70edbf5537ce313c390d2ee53b23f8a6">SUPC_SR_WKUPIS10_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga70edbf5537ce313c390d2ee53b23f8a6">More...</a><br /></td></tr>
<tr class="separator:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gae4972fa9c6e12b2413cfa176b1372cb7">SUPC_SR_WKUPIS11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gae4972fa9c6e12b2413cfa176b1372cb7">More...</a><br /></td></tr>
<tr class="separator:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80431aeac799e921c07da00d38b9ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga80431aeac799e921c07da00d38b9ae95">SUPC_SR_WKUPIS11_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga80431aeac799e921c07da00d38b9ae95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga80431aeac799e921c07da00d38b9ae95">More...</a><br /></td></tr>
<tr class="separator:ga80431aeac799e921c07da00d38b9ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaf7feb9767dd3ec7dcd436ca228ccdb51">SUPC_SR_WKUPIS11_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gaf7feb9767dd3ec7dcd436ca228ccdb51">More...</a><br /></td></tr>
<tr class="separator:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf523c9091a64fff9807bd6a6fd28287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gabf523c9091a64fff9807bd6a6fd28287">SUPC_SR_WKUPIS12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gabf523c9091a64fff9807bd6a6fd28287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gabf523c9091a64fff9807bd6a6fd28287">More...</a><br /></td></tr>
<tr class="separator:gabf523c9091a64fff9807bd6a6fd28287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d50ae6062fac5694ae093e8dfc63894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga8d50ae6062fac5694ae093e8dfc63894">SUPC_SR_WKUPIS12_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga8d50ae6062fac5694ae093e8dfc63894"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga8d50ae6062fac5694ae093e8dfc63894">More...</a><br /></td></tr>
<tr class="separator:ga8d50ae6062fac5694ae093e8dfc63894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#ga88926dd1474bacfe6d4f9d31a5ecd487">SUPC_SR_WKUPIS12_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#ga88926dd1474bacfe6d4f9d31a5ecd487">More...</a><br /></td></tr>
<tr class="separator:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72338e58315c3ef88f7a9328533328e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gac72338e58315c3ef88f7a9328533328e">SUPC_SR_WKUPIS13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gac72338e58315c3ef88f7a9328533328e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <a href="#gac72338e58315c3ef88f7a9328533328e">More...</a><br /></td></tr>
<tr class="separator:gac72338e58315c3ef88f7a9328533328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaba99fb2dc63dc1fcd2c4a421437a0fbc">SUPC_SR_WKUPIS13_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gaba99fb2dc63dc1fcd2c4a421437a0fbc">More...</a><br /></td></tr>
<tr class="separator:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec34ff09f82b720754bd86d17b184972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___s_u_p_c.xhtml#gaec34ff09f82b720754bd86d17b184972">SUPC_SR_WKUPIS13_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaec34ff09f82b720754bd86d17b184972"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <a href="#gaec34ff09f82b720754bd86d17b184972">More...</a><br /></td></tr>
<tr class="separator:gaec34ff09f82b720754bd86d17b184972"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Supply Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga56d5ce3a726d392f40fd8aa90d67f9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d5ce3a726d392f40fd8aa90d67f9b1">&sect;&nbsp;</a></span>SUPC_CR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15f5e7c4a620a59d7ac626f870b74755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f5e7c4a620a59d7ac626f870b74755">&sect;&nbsp;</a></span>SUPC_CR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Password </p>

</div>
</div>
<a id="ga610961afa898ead3d5a179ac0634c845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610961afa898ead3d5a179ac0634c845">&sect;&nbsp;</a></span>SUPC_CR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Writing any other value in this field aborts the write operation. </p>

</div>
</div>
<a id="ga44d942edaa48fccc264dcab1b437a979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44d942edaa48fccc264dcab1b437a979">&sect;&nbsp;</a></span>SUPC_CR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91d6cc3df1041f228dd5a7f6efa9a7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d6cc3df1041f228dd5a7f6efa9a7a0">&sect;&nbsp;</a></span>SUPC_CR_VROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Voltage Regulator Off </p>

</div>
</div>
<a id="ga988066d0598337ffb5042ef2aadc05ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga988066d0598337ffb5042ef2aadc05ae">&sect;&nbsp;</a></span>SUPC_CR_VROFF_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

</div>
</div>
<a id="ga189ba44b468276136fa168b9eaea192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga189ba44b468276136fa168b9eaea192e">&sect;&nbsp;</a></span>SUPC_CR_VROFF_STOP_VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_STOP_VREG&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator. </p>

</div>
</div>
<a id="ga61ab50e404b9df177bc47d9af0b54dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ab50e404b9df177bc47d9af0b54dee">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Crystal Oscillator Select </p>

</div>
</div>
<a id="gaa2fdec6729f95cbd512ef7a635ccf55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2fdec6729f95cbd512ef7a635ccf55f">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL_CRYSTAL_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_CRYSTAL_SEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output. </p>

</div>
</div>
<a id="gab7b141e3e7021aee6d0ffa7428d754af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b141e3e7021aee6d0ffa7428d754af">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

</div>
</div>
<a id="ga2ae5d49fc0f8dc21d88b1f99484553d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ae5d49fc0f8dc21d88b1f99484553d0">&sect;&nbsp;</a></span>SUPC_MR_BKUPRETON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BKUPRETON&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) SRAM On In Backup Mode </p>

</div>
</div>
<a id="ga2cdd12b025fab88307ea6d9d48233916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdd12b025fab88307ea6d9d48233916">&sect;&nbsp;</a></span>SUPC_MR_BODDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Brownout Detector Disable </p>

</div>
</div>
<a id="ga566b9091bc31e3ea332ab9f2c6d472dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566b9091bc31e3ea332ab9f2c6d472dd">&sect;&nbsp;</a></span>SUPC_MR_BODDIS_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_DISABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is disabled. </p>

</div>
</div>
<a id="ga9fe059d07add915227eebac02a018768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe059d07add915227eebac02a018768">&sect;&nbsp;</a></span>SUPC_MR_BODDIS_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is enabled. </p>

</div>
</div>
<a id="ga67664342e1fce1b895978fd503843f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67664342e1fce1b895978fd503843f17">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Brownout Detector Reset Enable </p>

</div>
</div>
<a id="gac8f017eeb0fd106f0500ea8b2f02cd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f017eeb0fd106f0500ea8b2f02cd96">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs. </p>

</div>
</div>
<a id="ga1e352a0404edfe9921372e2bcba4a265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e352a0404edfe9921372e2bcba4a265">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs. </p>

</div>
</div>
<a id="gac08bf71aa7361f43c54247e96dc01e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08bf71aa7361f43c54247e96dc01e21">&sect;&nbsp;</a></span>SUPC_MR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd65bbb5d401352f6e48ba1c3d0d3cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd65bbb5d401352f6e48ba1c3d0d3cb2">&sect;&nbsp;</a></span>SUPC_MR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Password Key </p>

</div>
</div>
<a id="gae08beb72463dfd4c0dcccceda5afd90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08beb72463dfd4c0dcccceda5afd90e">&sect;&nbsp;</a></span>SUPC_MR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Writing any other value in this field aborts the write operation. </p>

</div>
</div>
<a id="ga2eb72192fe9adabcac5150052966b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb72192fe9adabcac5150052966b613">&sect;&nbsp;</a></span>SUPC_MR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3571d6c19af32022438c59c56ef53822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3571d6c19af32022438c59c56ef53822">&sect;&nbsp;</a></span>SUPC_MR_ONREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Voltage Regulator Enable </p>

</div>
</div>
<a id="ga3cade990bb4ed96df13187825727d5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cade990bb4ed96df13187825727d5ab">&sect;&nbsp;</a></span>SUPC_MR_ONREG_ONREG_UNUSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG_ONREG_UNUSED&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Internal voltage regulator is not used (external power supply is used). </p>

</div>
</div>
<a id="ga68dafe0d92e18d780448dd9a67fbffd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68dafe0d92e18d780448dd9a67fbffd2">&sect;&nbsp;</a></span>SUPC_MR_ONREG_ONREG_USED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG_ONREG_USED&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Internal voltage regulator is used. </p>

</div>
</div>
<a id="ga1ec4d7611027716c6fc8c0cc88d4d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec4d7611027716c6fc8c0cc88d4d58c">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Oscillator Bypass </p>

</div>
</div>
<a id="ga160f8faab25e1c990c821fde0d11751d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga160f8faab25e1c990c821fde0d11751d">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_BYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. </p>
<p>OSCBYPASS must be set prior to setting XTALSEL. </p>

</div>
</div>
<a id="ga82c7dae798dd290723882d2a4239503e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c7dae798dd290723882d2a4239503e">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) No effect. </p>
<p>Clock selection depends on the value of XTALSEL (SUPC_CR). </p>

</div>
</div>
<a id="gaacf68ab926d55134b498d050c9d06998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf68ab926d55134b498d050c9d06998">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Interrupt Enable </p>

</div>
</div>
<a id="ga54b14a12ff28fbcb142b372204b5b974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54b14a12ff28fbcb142b372204b5b974">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs. </p>

</div>
</div>
<a id="ga1cb6adb230e5922b53341b0988386859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb6adb230e5922b53341b0988386859">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs. </p>

</div>
</div>
<a id="gaaf6f151d4e1023a292d5217b615c3d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf6f151d4e1023a292d5217b615c3d8e">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Reset Enable </p>

</div>
</div>
<a id="ga6a2017da6ebba59be73537b7968e90f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2017da6ebba59be73537b7968e90f8">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. </p>

</div>
</div>
<a id="gac1624fb2f9e29de8d06fb58a44479ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1624fb2f9e29de8d06fb58a44479ae9">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs. </p>

</div>
</div>
<a id="ga07b0206a84057d51eb626b7f1516cf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b0206a84057d51eb626b7f1516cf69">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5649b21d98718c8c5a3a109c9634d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5649b21d98718c8c5a3a109c9634d1f">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_2048SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_2048SLCK&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods </p>

</div>
</div>
<a id="gacfd8e4abaa80bdc210d0eb19eae2299e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd8e4abaa80bdc210d0eb19eae2299e">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_256SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_256SLCK&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods </p>

</div>
</div>
<a id="gaec61f383003750bc3eb06a0e10587af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec61f383003750bc3eb06a0e10587af1">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_32SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_32SLCK&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods </p>

</div>
</div>
<a id="gad979303ad767b0f9c79c1c3c4ff9941a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad979303ad767b0f9c79c1c3c4ff9941a">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_CSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_CSM&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Continuous Supply Monitor </p>

</div>
</div>
<a id="ga9be0396f5a00090a757d0d84739bddac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be0396f5a00090a757d0d84739bddac">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Sampling Period </p>

</div>
</div>
<a id="ga1c85fe12e03bf8e2e510b5c97a8de7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c85fe12e03bf8e2e510b5c97a8de7d1">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5402b0024eb008ce42cf763c86195437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5402b0024eb008ce42cf763c86195437">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_SMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_SMD&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor disabled </p>

</div>
</div>
<a id="ga4173b9bb1b77d81f3f3ea14314c97925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4173b9bb1b77d81f3f3ea14314c97925">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1744aeb462c30febddee1337c5412eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1744aeb462c30febddee1337c5412eea">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Threshold </p>

</div>
</div>
<a id="gafdf16d8d02bbdd0054b5cb1503756263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf16d8d02bbdd0054b5cb1503756263">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Brownout Detector Reset Status (cleared on read) </p>

</div>
</div>
<a id="ga640c5de34d13f48f26d92b539a32f3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640c5de34d13f48f26d92b539a32f3b1">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga3116cdf97768c5b49a87912f8ffa318c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3116cdf97768c5b49a87912f8ffa318c">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="gabb0a87f4a2a09b7abe24d4fb22ba5a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0a87f4a2a09b7abe24d4fb22ba5a70">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read) </p>

</div>
</div>
<a id="gac143135268b9cb01284fab01b6e239f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac143135268b9cb01284fab01b6e239f4">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS0_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0_NO&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gab955bf688cd7b162cccf71f9e38bb78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab955bf688cd7b162cccf71f9e38bb78b">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS0_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gaf9d948be0d6a90f991fd1082029d3577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d948be0d6a90f991fd1082029d3577">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read) </p>

</div>
</div>
<a id="gaa094499d6e6e8866a08b440bf30689d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa094499d6e6e8866a08b440bf30689d7">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS1_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1_NO&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga64e06b80c792ed3d73d77b58d6722aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e06b80c792ed3d73d77b58d6722aa3">&sect;&nbsp;</a></span>SUPC_SR_LPDBCS1_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga72e8a47e09f0269f14872a4844fe1447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e8a47e09f0269f14872a4844fe1447">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) 32-kHz Oscillator Selection Status </p>

</div>
</div>
<a id="gab28a70a417353f3e8d872bc90d2725c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab28a70a417353f3e8d872bc90d2725c2">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL_CRYST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_CRYST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator. </p>

</div>
</div>
<a id="gab2c400a9bac9602e462c67d0f98894da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c400a9bac9602e462c67d0f98894da">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_RC&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator. </p>

</div>
</div>
<a id="ga94d0ddd037a793670aa82608620768dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d0ddd037a793670aa82608620768dc">&sect;&nbsp;</a></span>SUPC_SR_SMOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Output Status </p>

</div>
</div>
<a id="ga49bad131859338323be85f40b76d2d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49bad131859338323be85f40b76d2d6c">&sect;&nbsp;</a></span>SUPC_SR_SMOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_HIGH&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement. </p>

</div>
</div>
<a id="gae5e2ca00232d4771caeeff483ec4b003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5e2ca00232d4771caeeff483ec4b003">&sect;&nbsp;</a></span>SUPC_SR_SMOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_LOW&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement. </p>

</div>
</div>
<a id="gae48ab1a7fffb981efefdca372d3d7fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48ab1a7fffb981efefdca372d3d7fcb">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Reset Status (cleared on read) </p>

</div>
</div>
<a id="ga22ebf02ead35de24fa472195a6b73144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ebf02ead35de24fa472195a6b73144">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga00b6e76fa436337daf3eda2a40dc4f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b6e76fa436337daf3eda2a40dc4f36">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga0b740f64b912d2a15b75edeb79f76c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b740f64b912d2a15b75edeb79f76c65">&sect;&nbsp;</a></span>SUPC_SR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Status (cleared on read) </p>

</div>
</div>
<a id="gacdd3383eb45bf512d4907af2a76adbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd3383eb45bf512d4907af2a76adbf3">&sect;&nbsp;</a></span>SUPC_SR_SMS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gae55b5e0a82b518f322239fffef4c80b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae55b5e0a82b518f322239fffef4c80b5">&sect;&nbsp;</a></span>SUPC_SR_SMS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga00c164754e1f40d103b7345bdbc0e772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00c164754e1f40d103b7345bdbc0e772">&sect;&nbsp;</a></span>SUPC_SR_SMWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read) </p>

</div>
</div>
<a id="gafee2b13704083b16e6286167fd53d727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee2b13704083b16e6286167fd53d727">&sect;&nbsp;</a></span>SUPC_SR_SMWS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gaa327ad4514f9ded5c314a6d6b52f8bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa327ad4514f9ded5c314a6d6b52f8bcc">&sect;&nbsp;</a></span>SUPC_SR_SMWS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gafcb0d19725fb9fe71c830620efb31930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb0d19725fb9fe71c830620efb31930">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gaf096f6701d1a929722a122dd142d65dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf096f6701d1a929722a122dd142d65dc">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga9ab86388e2cf984b269a66160e4bf7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ab86388e2cf984b269a66160e4bf7d8">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_EN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga50b5babc92ba6085b025f668eeeabcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b5babc92ba6085b025f668eeeabcdc">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga0ed0b1280d03475fcadb26102b59e094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ed0b1280d03475fcadb26102b59e094">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gafaab4359d13e6d5dff0d9872ec2c8a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaab4359d13e6d5dff0d9872ec2c8a58">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga70edbf5537ce313c390d2ee53b23f8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70edbf5537ce313c390d2ee53b23f8a6">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_EN&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gae4972fa9c6e12b2413cfa176b1372cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4972fa9c6e12b2413cfa176b1372cb7">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga80431aeac799e921c07da00d38b9ae95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80431aeac799e921c07da00d38b9ae95">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaf7feb9767dd3ec7dcd436ca228ccdb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7feb9767dd3ec7dcd436ca228ccdb51">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_EN&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gabf523c9091a64fff9807bd6a6fd28287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf523c9091a64fff9807bd6a6fd28287">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga8d50ae6062fac5694ae093e8dfc63894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d50ae6062fac5694ae093e8dfc63894">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga88926dd1474bacfe6d4f9d31a5ecd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88926dd1474bacfe6d4f9d31a5ecd487">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_EN&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gac72338e58315c3ef88f7a9328533328e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72338e58315c3ef88f7a9328533328e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gaba99fb2dc63dc1fcd2c4a421437a0fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba99fb2dc63dc1fcd2c4a421437a0fbc">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaec34ff09f82b720754bd86d17b184972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec34ff09f82b720754bd86d17b184972">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_EN&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gacec35bfe89b163348e5baff9c33bb248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacec35bfe89b163348e5baff9c33bb248">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gae0445f532f11063df70b388487eb0e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0445f532f11063df70b388487eb0e3f">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_EN&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gacb6e56dbd1c8bc1f5c0e706af3e80ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gada076d83c52e83a7392e1f8f3ac40663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada076d83c52e83a7392e1f8f3ac40663">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaeab874ca00d416df9e7ebb4ce7508ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab874ca00d416df9e7ebb4ce7508ea4">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_EN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gaeaf18ea3ed18c20d753e7e0539e037f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf18ea3ed18c20d753e7e0539e037f2">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gae2b2826f9eafa7d51f33f073f87366f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b2826f9eafa7d51f33f073f87366f8">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga18bbff9f29a5feda253aaa9d18d7b90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18bbff9f29a5feda253aaa9d18d7b90c">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_EN&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gab9c9b5eff9ffd5971ec7f62f0467f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c9b5eff9ffd5971ec7f62f0467f47b">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga2c475d05869d23bcdadd1c8a12f02e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c475d05869d23bcdadd1c8a12f02e0e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga976c0c5b63651dede2d5be3e172b5b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga976c0c5b63651dede2d5be3e172b5b06">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_EN&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga3581fd9ee1d919cd121c4ebecd91c212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3581fd9ee1d919cd121c4ebecd91c212">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga261a809563d6a2cbec32b0a7a630caca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261a809563d6a2cbec32b0a7a630caca">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaddcace562ae21554dfdd0651ac610430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddcace562ae21554dfdd0651ac610430">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_EN&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gabb5f54eab4f4dc68e28175cbfcd52654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5f54eab4f4dc68e28175cbfcd52654">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gac7eccbaa18e9a2faba518da0b5d42a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7eccbaa18e9a2faba518da0b5d42a0b">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga760ba6014f4e0f1c5017ff38285691a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga760ba6014f4e0f1c5017ff38285691a2">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_EN&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga7319144436fe27ecef61eb32cae3d2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7319144436fe27ecef61eb32cae3d2e0">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="ga40151ea9a6c10431c585a52a9e833649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40151ea9a6c10431c585a52a9e833649">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga213ab5ea44988af8372428d86c3de390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga213ab5ea44988af8372428d86c3de390">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_EN&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga822dfff1691421f943360284ba6d912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga822dfff1691421f943360284ba6d912d">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gad10d0b82c95aa9430eb5505088df4cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10d0b82c95aa9430eb5505088df4cef">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gad32d7ef76b6d42dbd07c55be5d25cb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32d7ef76b6d42dbd07c55be5d25cb60">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_EN&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gaff60b4e21a7abfae4512dbeff068a752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff60b4e21a7abfae4512dbeff068a752">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

</div>
</div>
<a id="gad53aefaf6a97c6e64d72b6b4b41b9649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53aefaf6a97c6e64d72b6b4b41b9649">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga89c227b6ce9342b09a2682464273e22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89c227b6ce9342b09a2682464273e22d">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_EN&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gac16a71c6dc2309fe3aa16c2c4d5ae264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16a71c6dc2309fe3aa16c2c4d5ae264">&sect;&nbsp;</a></span>SUPC_SR_WKUPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Wake-up Status (cleared on read) </p>

</div>
</div>
<a id="gaec0745fe651da5f156721ff006623dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0745fe651da5f156721ff006623dce">&sect;&nbsp;</a></span>SUPC_SR_WKUPS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga665c5d05d1f26b9610621e19c586c70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665c5d05d1f26b9610621e19c586c70c">&sect;&nbsp;</a></span>SUPC_SR_WKUPS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga0f98555dcae38a3e67fa3d22dc807e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f98555dcae38a3e67fa3d22dc807e58">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 0 </p>

</div>
</div>
<a id="gafb10f521acac731214911d9acf132fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb10f521acac731214911d9acf132fa4">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga29494668f688dc2a92c0ec14d067a113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29494668f688dc2a92c0ec14d067a113">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga44c5efdb246028d01dffdc5c29d4107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c5efdb246028d01dffdc5c29d4107f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 1 </p>

</div>
</div>
<a id="ga1e4da5003568c69f48d05f9ea820da19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4da5003568c69f48d05f9ea820da19">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 10 </p>

</div>
</div>
<a id="ga9ffc5f4282aaf839fb53d89873c7b279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffc5f4282aaf839fb53d89873c7b279">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaf16031535b0397a11664d87c240e749e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16031535b0397a11664d87c240e749e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="gac8440563701c393902400f0d63beafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8440563701c393902400f0d63beafc6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 11 </p>

</div>
</div>
<a id="gae5b9d6e9f5371aae439cf46b7a5de01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b9d6e9f5371aae439cf46b7a5de01a">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gacaea5f31231e5cf154714d8ea5a90722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaea5f31231e5cf154714d8ea5a90722">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga4433b3132f5df0d20d93ed2050990044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4433b3132f5df0d20d93ed2050990044">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 12 </p>

</div>
</div>
<a id="ga2557034b8056488d5047a248fa7eb007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2557034b8056488d5047a248fa7eb007">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac1ec81c17969fdc3f080cf23b3cd1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ec81c17969fdc3f080cf23b3cd1775">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="gad48272b06106fbe276c91910a4841b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48272b06106fbe276c91910a4841b18">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 13 </p>

</div>
</div>
<a id="ga747bfcfc6efd329bcac3841d145128a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga747bfcfc6efd329bcac3841d145128a5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga916b8a88af54f9dcdf45b44b356a6db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga916b8a88af54f9dcdf45b44b356a6db1">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga97698e2d6597ef8d0961b11eece74fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97698e2d6597ef8d0961b11eece74fd6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga127c62c37d34f31ddcbe566a5522fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127c62c37d34f31ddcbe566a5522fdba">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga7d08cc99acc51234ac245becb3ae30e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d08cc99acc51234ac245becb3ae30e6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 2 </p>

</div>
</div>
<a id="ga13744a78464b636f8ca0f4f74435f57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13744a78464b636f8ca0f4f74435f57b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac1e46ca4038735090add873a2eea7210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e46ca4038735090add873a2eea7210">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga8948deb17380a026ceee6a55183183b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8948deb17380a026ceee6a55183183b5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 3 </p>

</div>
</div>
<a id="gaa86cc72a689ab95b8e249925c38b0969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86cc72a689ab95b8e249925c38b0969">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac9f83c87b4d951d8976e32d1161b84d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f83c87b4d951d8976e32d1161b84d6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1da835c1d1ee52a16123703f228ad833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da835c1d1ee52a16123703f228ad833">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 4 </p>

</div>
</div>
<a id="gadc06b21912546ba27b29c959ee110f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc06b21912546ba27b29c959ee110f57">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaa8b5cda82de91043dc04c67e21920795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b5cda82de91043dc04c67e21920795">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2ec8453db6f583ef877f384d13ac92ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec8453db6f583ef877f384d13ac92ac">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 5 </p>

</div>
</div>
<a id="gabf17d6a62ab8c71a02a26b97d903d092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf17d6a62ab8c71a02a26b97d903d092">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga87e3625d8f8d70812ba68e48dc49b126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3625d8f8d70812ba68e48dc49b126">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga81a8f30eba6e6598ed00c76856618f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a8f30eba6e6598ed00c76856618f83">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 6 </p>

</div>
</div>
<a id="ga5880d08d270b2c69fb66aa1f73319632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5880d08d270b2c69fb66aa1f73319632">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga79695ae85e9e648e005b95ef81d64239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79695ae85e9e648e005b95ef81d64239">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3b89b8f213ffecd3a96c0a8b0a254a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b89b8f213ffecd3a96c0a8b0a254a34">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 7 </p>

</div>
</div>
<a id="ga0ea677df8b8649fe7b7b59816580158d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ea677df8b8649fe7b7b59816580158d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaf6368309e1045493c86c6c735fddd81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6368309e1045493c86c6c735fddd81f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga648ffd0827c2b4633dbbefc48966aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648ffd0827c2b4633dbbefc48966aca2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 8 </p>

</div>
</div>
<a id="gaacf00d51841cb6f075410b42c8bcbd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf00d51841cb6f075410b42c8bcbd0e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga430861d2259ae64addfd1017eb7a2cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga430861d2259ae64addfd1017eb7a2cf8">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="gaeab46b524ab360e59acd791c555c6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab46b524ab360e59acd791c555c6868">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 9 </p>

</div>
</div>
<a id="gac92fcef50b277cea46e6336a2638750e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac92fcef50b277cea46e6336a2638750e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga5ac91835efaef4b99023eeb0a079e584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac91835efaef4b99023eeb0a079e584">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

</div>
</div>
<a id="ga586dbe4e72afcd043f76145c71791bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586dbe4e72afcd043f76145c71791bbb">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 0 </p>

</div>
</div>
<a id="ga01586a133468cc2d683a08230402d265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01586a133468cc2d683a08230402d265">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gafa4080671ca12668cf2de29759b2e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa4080671ca12668cf2de29759b2e011">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gafc529a4aed07d4efb781a93e7722c73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc529a4aed07d4efb781a93e7722c73a">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 1 </p>

</div>
</div>
<a id="ga13a30fda5d4e9cf7ef393673fb077649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a30fda5d4e9cf7ef393673fb077649">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 10 </p>

</div>
</div>
<a id="ga5dd92fc7b4167dfd443a2ad52cf037b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd92fc7b4167dfd443a2ad52cf037b7">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga9467fbffb3eed98092a28ffdf21cbf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9467fbffb3eed98092a28ffdf21cbf8c">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaa0a1a486878de76e4580a9d930b26741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a1a486878de76e4580a9d930b26741">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 11 </p>

</div>
</div>
<a id="ga2cfae9424c0bd86f4d02691ed4d59507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cfae9424c0bd86f4d02691ed4d59507">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga360e923d9a175c6fecba20145b98cc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360e923d9a175c6fecba20145b98cc78">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gae8c17df3267c0c41ec4797100cef51d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c17df3267c0c41ec4797100cef51d7">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 12 </p>

</div>
</div>
<a id="ga3c51a4240d3dbe029085d4977845a94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c51a4240d3dbe029085d4977845a94b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1822ac66545503bf3fe1eb15cf8f49f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1822ac66545503bf3fe1eb15cf8f49f5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 13 </p>

</div>
</div>
<a id="gaae86504154f7848e62f7e9626a37ef9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae86504154f7848e62f7e9626a37ef9f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga565876a5f7bf1874237ed7cdb924c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565876a5f7bf1874237ed7cdb924c56e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga5cf1c6b2e63ae9bd66d718598db1c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf1c6b2e63ae9bd66d718598db1c56e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga7ed142ebbbdcb8e3c9db3b6a95a31191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed142ebbbdcb8e3c9db3b6a95a31191">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3d026ad31223f8d04845ef499f87545b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d026ad31223f8d04845ef499f87545b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 2 </p>

</div>
</div>
<a id="gae80d2ef65dc4ff1a6eb44b097950863d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80d2ef65dc4ff1a6eb44b097950863d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3d0ae84a7c90cffca8d207c0d75f92f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d0ae84a7c90cffca8d207c0d75f92f5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gad3804492975b3efe3096f3533eb40b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3804492975b3efe3096f3533eb40b16">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 3 </p>

</div>
</div>
<a id="ga170c1d3a03b4c0e3a833648c434f5002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170c1d3a03b4c0e3a833648c434f5002">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga923b424615cc6c33b2345918e364d000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923b424615cc6c33b2345918e364d000">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga794528ac0f2495b11d03db55bb60155e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794528ac0f2495b11d03db55bb60155e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 4 </p>

</div>
</div>
<a id="ga9c5c5004813b4909a2851b0f937d55f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5c5004813b4909a2851b0f937d55f9">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gab700dfe522952879726f7322f0efc0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab700dfe522952879726f7322f0efc0c6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1cc718730b2fc5e53faa13d924920474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc718730b2fc5e53faa13d924920474">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 5 </p>

</div>
</div>
<a id="ga52d859c58699a1ac62813b617c448829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d859c58699a1ac62813b617c448829">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga10f891ab437e811cf616bb1165a301e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f891ab437e811cf616bb1165a301e3">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga4194e5cebbf16b507b5c81cd96a6363b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4194e5cebbf16b507b5c81cd96a6363b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 6 </p>

</div>
</div>
<a id="ga41a00c081e28d96c4cdab15f81a6e92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a00c081e28d96c4cdab15f81a6e92d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gac0c79de64f96622ddd761193574454d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c79de64f96622ddd761193574454d4">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga6906afa371355c0acb8dd98dc9349e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6906afa371355c0acb8dd98dc9349e17">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 7 </p>

</div>
</div>
<a id="gaf5c7982fa084d39bc739a9c463dd1bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c7982fa084d39bc739a9c463dd1bd9">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2265fb4acb26acd0e3c557e6ffe288f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2265fb4acb26acd0e3c557e6ffe288f2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1e6972f45798fdcf46c882bb214a1660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e6972f45798fdcf46c882bb214a1660">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 8 </p>

</div>
</div>
<a id="gab1134073ab12c53c5f34fd17fe21a79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1134073ab12c53c5f34fd17fe21a79b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga6e1e8dabe3b7bfa654c3d714b538792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1e8dabe3b7bfa654c3d714b538792d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaecda8de7a24aee7c0caddcb0ac2b553f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecda8de7a24aee7c0caddcb0ac2b553f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 9 </p>

</div>
</div>
<a id="gab3c92ef685797caffd3d8bcdacad7169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c92ef685797caffd3d8bcdacad7169">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaea881592009d3f52b67f8747f9d3de57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea881592009d3f52b67f8747f9d3de57">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2662e1fffd9c4944077aba45aab9dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2662e1fffd9c4944077aba45aab9dcae">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83c77c2318716f1a8235ffee0ea2f241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c77c2318716f1a8235ffee0ea2f241">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_2_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_2_RTCOUT&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga7639d4c31f3393b9fcf26c20fa5b2c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7639d4c31f3393b9fcf26c20fa5b2c63">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_3_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_3_RTCOUT&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga46f4fff7d0471f9760a0db22df0b9915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46f4fff7d0471f9760a0db22df0b9915">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_4_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_4_RTCOUT&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga99e879ecbae43d35d30cfd836648dc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99e879ecbae43d35d30cfd836648dc91">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_5_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_5_RTCOUT&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga22e3b0ece6a7f79f247c268f653befea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e3b0ece6a7f79f247c268f653befea">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_6_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_6_RTCOUT&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga9b7f8607c227493b71f463aa87e39ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b7f8607c227493b71f463aa87e39ad6">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_7_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_7_RTCOUT&#160;&#160;&#160;(0x6u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods </p>

</div>
</div>
<a id="gaa7663a2721181c2291e516cd830684d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7663a2721181c2291e516cd830684d1">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_8_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_8_RTCOUT&#160;&#160;&#160;(0x7u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods </p>

</div>
</div>
<a id="ga9b9fb376ca8c42f6757fc259f1de9f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b9fb376ca8c42f6757fc259f1de9f4c">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Disable the low-power debouncers. </p>

</div>
</div>
<a id="gaca344d1a4a50f5bc88749709a4a37031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca344d1a4a50f5bc88749709a4a37031">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_LPDBC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Period </p>

</div>
</div>
<a id="gaef533e94e4383901f5905ea5ea1083b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef533e94e4383901f5905ea5ea1083b8">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8d53e47f942e008e2c5a4bceff1cffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d53e47f942e008e2c5a4bceff1cffc">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Clear </p>

</div>
</div>
<a id="ga35d89e22b49125d3de8f9427ff1e7b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d89e22b49125d3de8f9427ff1e7b83">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCCLR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers. </p>

</div>
</div>
<a id="ga70ef22821efc2e49e286560bd610aa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70ef22821efc2e49e286560bd610aa05">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCCLR_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers. </p>

</div>
</div>
<a id="gac00bbb63516ef5fcaf26993743289fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00bbb63516ef5fcaf26993743289fc5">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Enable WKUP0 </p>

</div>
</div>
<a id="gaf0b0f43302c61f2f784bdcfa08c74230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b0f43302c61f2f784bdcfa08c74230">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up. </p>

</div>
</div>
<a id="ga3f8baf62cef771c3b65b1f844cd65e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8baf62cef771c3b65b1f844cd65e53">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN0_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer. </p>

</div>
</div>
<a id="ga5b8afe831e016423c0f39074a0798ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8afe831e016423c0f39074a0798ab6">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Enable WKUP1 </p>

</div>
</div>
<a id="ga642bcab184e69eb97b01e23e98ad4466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga642bcab184e69eb97b01e23e98ad4466">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up. </p>

</div>
</div>
<a id="ga6d02682496ad9f69b14a7acffc6944cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02682496ad9f69b14a7acffc6944cc">&sect;&nbsp;</a></span>SUPC_WUMR_LPDBCEN1_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer. </p>

</div>
</div>
<a id="ga2724a30af5f28bebc44ac059eeef14c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2724a30af5f28bebc44ac059eeef14c7">&sect;&nbsp;</a></span>SUPC_WUMR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Clock Wake-up Enable </p>

</div>
</div>
<a id="ga2348bcbaaa99cd83a4be737fcc00a9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2348bcbaaa99cd83a4be737fcc00a9b8">&sect;&nbsp;</a></span>SUPC_WUMR_RTCEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga764b45374cb2472a59ece1e5f7d6fbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764b45374cb2472a59ece1e5f7d6fbe3">&sect;&nbsp;</a></span>SUPC_WUMR_RTCEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTC alarm signal has no wake-up effect. </p>

</div>
</div>
<a id="ga07eb80cbf34ca0e828379ba008caba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07eb80cbf34ca0e828379ba008caba92">&sect;&nbsp;</a></span>SUPC_WUMR_RTTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Timer Wake-up Enable </p>

</div>
</div>
<a id="gab0c079da9deeffb4abb01b3eb9eb1901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0c079da9deeffb4abb01b3eb9eb1901">&sect;&nbsp;</a></span>SUPC_WUMR_RTTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaaacf321d99e7498e4757a9fe2297c143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaacf321d99e7498e4757a9fe2297c143">&sect;&nbsp;</a></span>SUPC_WUMR_RTTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTT alarm signal has no wake-up effect. </p>

</div>
</div>
<a id="ga3672dcfd2531a33d0a7dc6388e662f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3672dcfd2531a33d0a7dc6388e662f34">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Supply Monitor Wake-up Enable </p>

</div>
</div>
<a id="ga764721eab8574029a45eadd6a6991f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764721eab8574029a45eadd6a6991f0e">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga9cab8565015e65dd347006f06f086666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cab8565015e65dd347006f06f086666">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection has no wake-up effect. </p>

</div>
</div>
<a id="ga98a3a06a7b796be7b3a5e423bf31fd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a3a06a7b796be7b3a5e423bf31fd6a">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___s_u_p_c.xhtml#gaceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c96582442d0816b66ed8e5a2948c2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c96582442d0816b66ed8e5a2948c2fb">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_32768_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32768_SLCK&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods </p>

</div>
</div>
<a id="gae80c293b174b5b089a7c56db2ed3a195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80c293b174b5b089a7c56db2ed3a195">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_32_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32_SLCK&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods </p>

</div>
</div>
<a id="ga77d94f37eb705a0f1ad6d666d405d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d94f37eb705a0f1ad6d666d405d40c">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_3_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_3_SLCK&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods </p>

</div>
</div>
<a id="gabcfc5be3d23b981634e0deca66765784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcfc5be3d23b981634e0deca66765784">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_4096_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_4096_SLCK&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods </p>

</div>
</div>
<a id="ga8e906e04f13707d39f1feffe92db4a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e906e04f13707d39f1feffe92db4a81">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_512_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_512_SLCK&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods </p>

</div>
</div>
<a id="ga84237507d9727d36dbe0f2edab302100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84237507d9727d36dbe0f2edab302100">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_IMMEDIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_IMMEDIATE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. </p>

</div>
</div>
<a id="ga37cb073c1203b1d56cc5fc5dab1cd396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cb073c1203b1d56cc5fc5dab1cd396">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Wake-up Inputs Debouncer Period </p>

</div>
</div>
<a id="gaceabb49fe84f12c2248951c72a2c89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceabb49fe84f12c2248951c72a2c89e1">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
