// Seed: 1292608703
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  parameter id_4 = -1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_12;
  tri0  id_13 = id_13 == -1 - id_3;
  assign id_6[1+:-1'd0==1] = id_2;
  assign id_6 = ~id_11[1 :-1];
  tri id_14 = 1'b0 - id_11[1], id_15 = id_12 ? -1 : 1;
  module_0 modCall_1 (
      id_8,
      id_4
  );
endmodule
