

================================================================
== Vivado HLS Report for 'Conv2d_1'
================================================================
* Date:           Thu May 11 11:34:50 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1           |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Conv2d_label0  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%col = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 18 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_cast4 = zext i4 %col to i32" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 19 'zext' 'col_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col_cast3 = zext i4 %col to i5" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 20 'zext' 'col_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %col, -2" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 22 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i = add i4 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %4, label %.preheader1.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col, i4 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 26 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln30_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %col, i1 false)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 27 'bitconcatenate' 'shl_ln30_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i5 %shl_ln30_3 to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 28 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%sub_ln30 = sub i9 %zext_ln30_6, %zext_ln30_7" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 29 'sub' 'sub_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln31 = add i5 %col_cast3, 3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %add_ln31 to i32" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 31 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 32 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 33 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%row = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 34 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %row to i5" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 35 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32_7 = zext i4 %row to i9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 36 'zext' 'zext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln32_8 = zext i4 %row to i32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 37 'zext' 'zext_ln32_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 38 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %row, -2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 39 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%j = add i4 %row, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %sub_ln30, %zext_ln32_7" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 42 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i9 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 43 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 44 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [196 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 45 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 46 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln32 = add i5 %zext_ln32, 3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 47 'add' 'add_ln32' <Predicate = (!icmp_ln29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln32_9 = zext i5 %add_ln32 to i32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 48 'zext' 'zext_ln32_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 49 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_158 = phi float [ 0.000000e+00, %1 ], [ %empty_159, %3 ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 51 'phi' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %col_cast4, %1 ], [ %col_6, %3 ]"   --->   Operation 52 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp slt i32 %col_0, %zext_ln31" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %.preheader1.loopexit" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln33 = shl i32 %col_0, 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 55 'shl' 'shl_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%sub_ln33 = sub nsw i32 %col_0, %col_cast4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 56 'sub' 'sub_ln33' <Predicate = (icmp_ln31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln33_5 = shl i32 %sub_ln33, 2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 57 'shl' 'shl_ln33_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_8 = sub i32 %shl_ln33_5, %sub_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 58 'sub' 'sub_ln33_8' <Predicate = (icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln33_4 = sub i32 %sub_ln33_8, %zext_ln32_8" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 59 'sub' 'sub_ln33_4' <Predicate = (icmp_ln31)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 60 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 61 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_159 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_158, %.preheader.preheader ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 62 'phi' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %row_6, %hls_label_0 ], [ %zext_ln32_8, %.preheader.preheader ]"   --->   Operation 63 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp slt i32 %row_0, %zext_ln32_9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 64 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %hls_label_0, label %3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln33 = add nsw i32 %row_0, %shl_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 66 'add' 'add_ln33' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %add_ln33 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 67 'sext' 'sext_ln33' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [256 x float]* %input_matrix, i64 0, i64 %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 68 'getelementptr' 'input_matrix_addr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 69 'load' 'input_matrix_load' <Predicate = (icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln33_2 = add i32 %sub_ln33_4, %row_0" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 70 'add' 'add_ln33_2' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%row_6 = add nsw i32 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 71 'add' 'row_6' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%col_6 = add nsw i32 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 72 'add' 'col_6' <Predicate = (!icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 73 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 74 'load' 'input_matrix_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i32 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 75 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 76 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 77 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 7 <SV = 6> <Delay = 8.02>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 78 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_7 : Operation 79 [4/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 79 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 80 [3/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 80 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 81 [2/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 82 [1/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 82 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 83 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_159, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 83 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 84 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_159, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 84 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 85 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_159, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 85 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 86 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_159, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 86 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 87 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_159, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 87 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 88 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_4)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 91 'specregionend' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:28) [6]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:28) [6]  (0 ns)
	'sub' operation ('sub_ln30', f_b_4_new_network/forw_back_new_network.c:30) [18]  (1.92 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_4_new_network/forw_back_new_network.c:29) [23]  (0 ns)
	'add' operation ('add_ln30', f_b_4_new_network/forw_back_new_network.c:30) [32]  (1.82 ns)
	'getelementptr' operation ('out_matrix_addr', f_b_4_new_network/forw_back_new_network.c:30) [35]  (0 ns)
	'store' operation ('store_ln30', f_b_4_new_network/forw_back_new_network.c:30) of constant 0 on array 'out_matrix' [36]  (3.25 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col_cast4', f_b_4_new_network/forw_back_new_network.c:28) ('col', f_b_4_new_network/forw_back_new_network.c:31) [42]  (0 ns)
	'sub' operation ('sub_ln33', f_b_4_new_network/forw_back_new_network.c:33) [47]  (2.55 ns)
	'sub' operation ('sub_ln33_8', f_b_4_new_network/forw_back_new_network.c:33) [49]  (0 ns)
	'sub' operation ('sub_ln33_4', f_b_4_new_network/forw_back_new_network.c:33) [50]  (4.37 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('zext_ln32_8', f_b_4_new_network/forw_back_new_network.c:32) ('row', f_b_4_new_network/forw_back_new_network.c:32) [54]  (0 ns)
	'add' operation ('add_ln33', f_b_4_new_network/forw_back_new_network.c:33) [60]  (2.55 ns)
	'getelementptr' operation ('input_matrix_addr', f_b_4_new_network/forw_back_new_network.c:33) [62]  (0 ns)
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:33) on array 'input_matrix' [63]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:33) on array 'input_matrix' [63]  (3.25 ns)

 <State 7>: 8.02ns
The critical path consists of the following:
	'load' operation ('kernel_load', f_b_4_new_network/forw_back_new_network.c:33) on array 'kernel' [67]  (2.32 ns)
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [68]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [68]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [68]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [68]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [69]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [69]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [69]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [69]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [69]  (7.26 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln33', f_b_4_new_network/forw_back_new_network.c:33) of variable 'tmp_s', f_b_4_new_network/forw_back_new_network.c:33 on array 'out_matrix' [70]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
