

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Sun Mar 27 19:30:31 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MainLoop  |       70|       70|         9|          2|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res = alloca i32 1"   --->   Operation 21 'alloca' 'res' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_sqrt"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_sqrt, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_0, i64 666, i64 18, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_2, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_1, i64 666, i64 18, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_2, i64 666, i64 18, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_2"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_3, i64 666, i64 18, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_3"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_4, i64 666, i64 18, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_4"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_1, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_5, i64 666, i64 18, i64 1"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_5"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_7, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_6, i64 666, i64 18, i64 1"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_6"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_7, i64 666, i64 18, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_7"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_8, i64 666, i64 18, i64 1"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_8"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_9, i64 666, i64 18, i64 1"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_9"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_10, i64 666, i64 18, i64 1"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_10"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_11, i64 666, i64 18, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_11"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_12, i64 666, i64 18, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_12"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_13, i64 666, i64 18, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_13"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_14, i64 666, i64 18, i64 1"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_14"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_16, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_15, i64 666, i64 18, i64 1"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_15"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_16, i64 666, i64 18, i64 1"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_16"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_17, i64 666, i64 18, i64 1"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_17"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_19, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_18, i64 666, i64 18, i64 1"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_18"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_20, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_19, i64 666, i64 18, i64 1"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_19"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_20, i64 666, i64 18, i64 1"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_20"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_21, i64 666, i64 18, i64 1"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_21"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_22, i64 666, i64 18, i64 1"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_22"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_23, i64 666, i64 18, i64 1"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_23"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_24, i64 666, i64 18, i64 1"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_24"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_25, i64 666, i64 18, i64 1"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_25"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_32, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_26, i64 666, i64 18, i64 1"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_26"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_27, i64 666, i64 18, i64 1"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_27"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_28, i64 666, i64 18, i64 1"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_28"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_29, i64 666, i64 18, i64 1"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_29"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_31, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_30, i64 666, i64 18, i64 1"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_30"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_37, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_31, i64 666, i64 18, i64 1"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_31"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 0, i11 %i" [src/EucHW_RC.cpp:12]   --->   Operation 155 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln12 = store i27 0, i27 %res" [src/EucHW_RC.cpp:12]   --->   Operation 156 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln12 = br void %arrayidx1.case.0" [src/EucHW_RC.cpp:12]   --->   Operation 157 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [src/EucHW_RC.cpp:12]   --->   Operation 158 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [src/EucHW_RC.cpp:12]   --->   Operation 160 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp, void %arrayidx1.case.0.split, void" [src/EucHW_RC.cpp:12]   --->   Operation 162 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln15_s = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %i_1, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 163 'partselect' 'lshr_ln15_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.97ns)   --->   "%xor_ln15 = xor i6 %lshr_ln15_s, i6 32" [src/EucHW_RC.cpp:15]   --->   Operation 164 'xor' 'xor_ln15' <Predicate = (!tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %xor_ln15" [src/EucHW_RC.cpp:15]   --->   Operation 165 'zext' 'zext_ln15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i8 %x_0, i64 0, i64 %zext_ln15" [src/EucHW_RC.cpp:15]   --->   Operation 166 'getelementptr' 'x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (3.25ns)   --->   "%x_0_load = load i6 %x_0_addr" [src/EucHW_RC.cpp:15]   --->   Operation 167 'load' 'x_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 168 [1/1] (1.63ns)   --->   "%add_ln15 = add i11 %i_1, i11 1025" [src/EucHW_RC.cpp:15]   --->   Operation 168 'add' 'add_ln15' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln15_2 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 169 'partselect' 'lshr_ln15_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i6 %lshr_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 170 'zext' 'zext_ln15_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i8 %x_1, i64 0, i64 %zext_ln15_4" [src/EucHW_RC.cpp:15]   --->   Operation 171 'getelementptr' 'x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (3.25ns)   --->   "%x_1_load = load i6 %x_1_addr" [src/EucHW_RC.cpp:15]   --->   Operation 172 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 173 [1/1] (1.63ns)   --->   "%add_ln15_1 = add i11 %i_1, i11 1026" [src/EucHW_RC.cpp:15]   --->   Operation 173 'add' 'add_ln15_1' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%lshr_ln15_3 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_1, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 174 'partselect' 'lshr_ln15_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i6 %lshr_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 175 'zext' 'zext_ln15_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i8 %x_2, i64 0, i64 %zext_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 176 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%x_2_load = load i6 %x_2_addr" [src/EucHW_RC.cpp:15]   --->   Operation 177 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 178 [1/1] (1.63ns)   --->   "%add_ln15_2 = add i11 %i_1, i11 1027" [src/EucHW_RC.cpp:15]   --->   Operation 178 'add' 'add_ln15_2' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%lshr_ln15_4 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_2, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 179 'partselect' 'lshr_ln15_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i6 %lshr_ln15_4" [src/EucHW_RC.cpp:15]   --->   Operation 180 'zext' 'zext_ln15_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i8 %x_3, i64 0, i64 %zext_ln15_10" [src/EucHW_RC.cpp:15]   --->   Operation 181 'getelementptr' 'x_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%x_3_load = load i6 %x_3_addr" [src/EucHW_RC.cpp:15]   --->   Operation 182 'load' 'x_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 183 [1/1] (1.63ns)   --->   "%add_ln15_3 = add i11 %i_1, i11 1028" [src/EucHW_RC.cpp:15]   --->   Operation 183 'add' 'add_ln15_3' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%lshr_ln15_5 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_3, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 184 'partselect' 'lshr_ln15_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i6 %lshr_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 185 'zext' 'zext_ln15_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i8 %x_4, i64 0, i64 %zext_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 186 'getelementptr' 'x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%x_4_load = load i6 %x_4_addr" [src/EucHW_RC.cpp:15]   --->   Operation 187 'load' 'x_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 188 [1/1] (1.63ns)   --->   "%add_ln15_4 = add i11 %i_1, i11 1029" [src/EucHW_RC.cpp:15]   --->   Operation 188 'add' 'add_ln15_4' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln15_6 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_4, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 189 'partselect' 'lshr_ln15_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i6 %lshr_ln15_6" [src/EucHW_RC.cpp:15]   --->   Operation 190 'zext' 'zext_ln15_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i8 %x_5, i64 0, i64 %zext_ln15_16" [src/EucHW_RC.cpp:15]   --->   Operation 191 'getelementptr' 'x_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (3.25ns)   --->   "%x_5_load = load i6 %x_5_addr" [src/EucHW_RC.cpp:15]   --->   Operation 192 'load' 'x_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 193 [1/1] (1.63ns)   --->   "%add_ln15_5 = add i11 %i_1, i11 1030" [src/EucHW_RC.cpp:15]   --->   Operation 193 'add' 'add_ln15_5' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%lshr_ln15_7 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_5, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 194 'partselect' 'lshr_ln15_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i6 %lshr_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 195 'zext' 'zext_ln15_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i8 %x_6, i64 0, i64 %zext_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 196 'getelementptr' 'x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (3.25ns)   --->   "%x_6_load = load i6 %x_6_addr" [src/EucHW_RC.cpp:15]   --->   Operation 197 'load' 'x_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln15_6 = add i11 %i_1, i11 1031" [src/EucHW_RC.cpp:15]   --->   Operation 198 'add' 'add_ln15_6' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln15_8 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_6, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 199 'partselect' 'lshr_ln15_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i6 %lshr_ln15_8" [src/EucHW_RC.cpp:15]   --->   Operation 200 'zext' 'zext_ln15_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i8 %x_7, i64 0, i64 %zext_ln15_22" [src/EucHW_RC.cpp:15]   --->   Operation 201 'getelementptr' 'x_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (3.25ns)   --->   "%x_7_load = load i6 %x_7_addr" [src/EucHW_RC.cpp:15]   --->   Operation 202 'load' 'x_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 203 [1/1] (1.63ns)   --->   "%add_ln15_7 = add i11 %i_1, i11 1032" [src/EucHW_RC.cpp:15]   --->   Operation 203 'add' 'add_ln15_7' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%lshr_ln15_9 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_7, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 204 'partselect' 'lshr_ln15_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i6 %lshr_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 205 'zext' 'zext_ln15_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i8 %x_8, i64 0, i64 %zext_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 206 'getelementptr' 'x_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (3.25ns)   --->   "%x_8_load = load i6 %x_8_addr" [src/EucHW_RC.cpp:15]   --->   Operation 207 'load' 'x_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 208 [1/1] (1.63ns)   --->   "%add_ln15_8 = add i11 %i_1, i11 1033" [src/EucHW_RC.cpp:15]   --->   Operation 208 'add' 'add_ln15_8' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln15_10 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_8, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 209 'partselect' 'lshr_ln15_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i6 %lshr_ln15_10" [src/EucHW_RC.cpp:15]   --->   Operation 210 'zext' 'zext_ln15_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i8 %x_9, i64 0, i64 %zext_ln15_28" [src/EucHW_RC.cpp:15]   --->   Operation 211 'getelementptr' 'x_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%x_9_load = load i6 %x_9_addr" [src/EucHW_RC.cpp:15]   --->   Operation 212 'load' 'x_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 213 [1/1] (1.63ns)   --->   "%add_ln15_9 = add i11 %i_1, i11 1034" [src/EucHW_RC.cpp:15]   --->   Operation 213 'add' 'add_ln15_9' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln15_11 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_9, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 214 'partselect' 'lshr_ln15_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln15_31 = zext i6 %lshr_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 215 'zext' 'zext_ln15_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i8 %x_10, i64 0, i64 %zext_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 216 'getelementptr' 'x_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (3.25ns)   --->   "%x_10_load = load i6 %x_10_addr" [src/EucHW_RC.cpp:15]   --->   Operation 217 'load' 'x_10_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 218 [1/1] (1.63ns)   --->   "%add_ln15_10 = add i11 %i_1, i11 1035" [src/EucHW_RC.cpp:15]   --->   Operation 218 'add' 'add_ln15_10' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln15_12 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_10, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 219 'partselect' 'lshr_ln15_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15_34 = zext i6 %lshr_ln15_12" [src/EucHW_RC.cpp:15]   --->   Operation 220 'zext' 'zext_ln15_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i8 %x_11, i64 0, i64 %zext_ln15_34" [src/EucHW_RC.cpp:15]   --->   Operation 221 'getelementptr' 'x_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (3.25ns)   --->   "%x_11_load = load i6 %x_11_addr" [src/EucHW_RC.cpp:15]   --->   Operation 222 'load' 'x_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 223 [1/1] (1.63ns)   --->   "%add_ln15_11 = add i11 %i_1, i11 1036" [src/EucHW_RC.cpp:15]   --->   Operation 223 'add' 'add_ln15_11' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln15_13 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_11, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 224 'partselect' 'lshr_ln15_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln15_37 = zext i6 %lshr_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 225 'zext' 'zext_ln15_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i8 %x_12, i64 0, i64 %zext_ln15_37" [src/EucHW_RC.cpp:15]   --->   Operation 226 'getelementptr' 'x_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 227 [2/2] (3.25ns)   --->   "%x_12_load = load i6 %x_12_addr" [src/EucHW_RC.cpp:15]   --->   Operation 227 'load' 'x_12_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln15_12 = add i11 %i_1, i11 1037" [src/EucHW_RC.cpp:15]   --->   Operation 228 'add' 'add_ln15_12' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%lshr_ln15_14 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_12, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 229 'partselect' 'lshr_ln15_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln15_40 = zext i6 %lshr_ln15_14" [src/EucHW_RC.cpp:15]   --->   Operation 230 'zext' 'zext_ln15_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i8 %x_13, i64 0, i64 %zext_ln15_40" [src/EucHW_RC.cpp:15]   --->   Operation 231 'getelementptr' 'x_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (3.25ns)   --->   "%x_13_load = load i6 %x_13_addr" [src/EucHW_RC.cpp:15]   --->   Operation 232 'load' 'x_13_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 233 [1/1] (1.63ns)   --->   "%add_ln15_13 = add i11 %i_1, i11 1038" [src/EucHW_RC.cpp:15]   --->   Operation 233 'add' 'add_ln15_13' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%lshr_ln15_15 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_13, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 234 'partselect' 'lshr_ln15_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln15_43 = zext i6 %lshr_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 235 'zext' 'zext_ln15_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i8 %x_14, i64 0, i64 %zext_ln15_43" [src/EucHW_RC.cpp:15]   --->   Operation 236 'getelementptr' 'x_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (3.25ns)   --->   "%x_14_load = load i6 %x_14_addr" [src/EucHW_RC.cpp:15]   --->   Operation 237 'load' 'x_14_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 238 [1/1] (1.63ns)   --->   "%add_ln15_14 = add i11 %i_1, i11 1039" [src/EucHW_RC.cpp:15]   --->   Operation 238 'add' 'add_ln15_14' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%lshr_ln15_16 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_14, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 239 'partselect' 'lshr_ln15_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln15_46 = zext i6 %lshr_ln15_16" [src/EucHW_RC.cpp:15]   --->   Operation 240 'zext' 'zext_ln15_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i8 %x_15, i64 0, i64 %zext_ln15_46" [src/EucHW_RC.cpp:15]   --->   Operation 241 'getelementptr' 'x_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 242 [2/2] (3.25ns)   --->   "%x_15_load = load i6 %x_15_addr" [src/EucHW_RC.cpp:15]   --->   Operation 242 'load' 'x_15_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln12 = add i11 %i_1, i11 32" [src/EucHW_RC.cpp:12]   --->   Operation 243 'add' 'add_ln12' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 %add_ln12, i11 %i" [src/EucHW_RC.cpp:12]   --->   Operation 244 'store' 'store_ln12' <Predicate = (!tmp)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 245 [1/2] (3.25ns)   --->   "%x_0_load = load i6 %x_0_addr" [src/EucHW_RC.cpp:15]   --->   Operation 245 'load' 'x_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%lshr_ln15_1 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_1, i32 5, i32 9" [src/EucHW_RC.cpp:15]   --->   Operation 246 'partselect' 'lshr_ln15_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %lshr_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 247 'zext' 'zext_ln15_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%x_0_addr_1 = getelementptr i8 %x_0, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 248 'getelementptr' 'x_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 249 [2/2] (3.25ns)   --->   "%x_0_load_1 = load i6 %x_0_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 249 'load' 'x_0_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 250 [1/2] (3.25ns)   --->   "%x_1_load = load i6 %x_1_addr" [src/EucHW_RC.cpp:15]   --->   Operation 250 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%x_1_addr_1 = getelementptr i8 %x_1, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 251 'getelementptr' 'x_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 252 [2/2] (3.25ns)   --->   "%x_1_load_1 = load i6 %x_1_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 252 'load' 'x_1_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 253 [1/2] (3.25ns)   --->   "%x_2_load = load i6 %x_2_addr" [src/EucHW_RC.cpp:15]   --->   Operation 253 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%x_2_addr_1 = getelementptr i8 %x_2, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 254 'getelementptr' 'x_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 255 [2/2] (3.25ns)   --->   "%x_2_load_1 = load i6 %x_2_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 255 'load' 'x_2_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 256 [1/2] (3.25ns)   --->   "%x_3_load = load i6 %x_3_addr" [src/EucHW_RC.cpp:15]   --->   Operation 256 'load' 'x_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%x_3_addr_1 = getelementptr i8 %x_3, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 257 'getelementptr' 'x_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 258 [2/2] (3.25ns)   --->   "%x_3_load_1 = load i6 %x_3_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 258 'load' 'x_3_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 259 [1/2] (3.25ns)   --->   "%x_4_load = load i6 %x_4_addr" [src/EucHW_RC.cpp:15]   --->   Operation 259 'load' 'x_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%x_4_addr_1 = getelementptr i8 %x_4, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 260 'getelementptr' 'x_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (3.25ns)   --->   "%x_4_load_1 = load i6 %x_4_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 261 'load' 'x_4_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 262 [1/2] (3.25ns)   --->   "%x_5_load = load i6 %x_5_addr" [src/EucHW_RC.cpp:15]   --->   Operation 262 'load' 'x_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%x_5_addr_1 = getelementptr i8 %x_5, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 263 'getelementptr' 'x_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 264 [2/2] (3.25ns)   --->   "%x_5_load_1 = load i6 %x_5_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 264 'load' 'x_5_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 265 [1/2] (3.25ns)   --->   "%x_6_load = load i6 %x_6_addr" [src/EucHW_RC.cpp:15]   --->   Operation 265 'load' 'x_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%x_6_addr_1 = getelementptr i8 %x_6, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 266 'getelementptr' 'x_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 267 [2/2] (3.25ns)   --->   "%x_6_load_1 = load i6 %x_6_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 267 'load' 'x_6_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 268 [1/2] (3.25ns)   --->   "%x_7_load = load i6 %x_7_addr" [src/EucHW_RC.cpp:15]   --->   Operation 268 'load' 'x_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%x_7_addr_1 = getelementptr i8 %x_7, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 269 'getelementptr' 'x_7_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 270 [2/2] (3.25ns)   --->   "%x_7_load_1 = load i6 %x_7_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 270 'load' 'x_7_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 271 [1/2] (3.25ns)   --->   "%x_8_load = load i6 %x_8_addr" [src/EucHW_RC.cpp:15]   --->   Operation 271 'load' 'x_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%x_8_addr_1 = getelementptr i8 %x_8, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 272 'getelementptr' 'x_8_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 273 [2/2] (3.25ns)   --->   "%x_8_load_1 = load i6 %x_8_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 273 'load' 'x_8_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 274 [1/2] (3.25ns)   --->   "%x_9_load = load i6 %x_9_addr" [src/EucHW_RC.cpp:15]   --->   Operation 274 'load' 'x_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%x_9_addr_1 = getelementptr i8 %x_9, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 275 'getelementptr' 'x_9_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 276 [2/2] (3.25ns)   --->   "%x_9_load_1 = load i6 %x_9_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 276 'load' 'x_9_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 277 [1/2] (3.25ns)   --->   "%x_10_load = load i6 %x_10_addr" [src/EucHW_RC.cpp:15]   --->   Operation 277 'load' 'x_10_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%x_10_addr_1 = getelementptr i8 %x_10, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 278 'getelementptr' 'x_10_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 279 [2/2] (3.25ns)   --->   "%x_10_load_1 = load i6 %x_10_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 279 'load' 'x_10_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 280 [1/2] (3.25ns)   --->   "%x_11_load = load i6 %x_11_addr" [src/EucHW_RC.cpp:15]   --->   Operation 280 'load' 'x_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%x_11_addr_1 = getelementptr i8 %x_11, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 281 'getelementptr' 'x_11_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 282 [2/2] (3.25ns)   --->   "%x_11_load_1 = load i6 %x_11_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 282 'load' 'x_11_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 283 [1/2] (3.25ns)   --->   "%x_12_load = load i6 %x_12_addr" [src/EucHW_RC.cpp:15]   --->   Operation 283 'load' 'x_12_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%x_12_addr_1 = getelementptr i8 %x_12, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 284 'getelementptr' 'x_12_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 285 [2/2] (3.25ns)   --->   "%x_12_load_1 = load i6 %x_12_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 285 'load' 'x_12_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 286 [1/2] (3.25ns)   --->   "%x_13_load = load i6 %x_13_addr" [src/EucHW_RC.cpp:15]   --->   Operation 286 'load' 'x_13_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%x_13_addr_1 = getelementptr i8 %x_13, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 287 'getelementptr' 'x_13_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 288 [2/2] (3.25ns)   --->   "%x_13_load_1 = load i6 %x_13_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 288 'load' 'x_13_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 289 [1/2] (3.25ns)   --->   "%x_14_load = load i6 %x_14_addr" [src/EucHW_RC.cpp:15]   --->   Operation 289 'load' 'x_14_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%x_14_addr_1 = getelementptr i8 %x_14, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 290 'getelementptr' 'x_14_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (3.25ns)   --->   "%x_14_load_1 = load i6 %x_14_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 291 'load' 'x_14_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 292 [1/2] (3.25ns)   --->   "%x_15_load = load i6 %x_15_addr" [src/EucHW_RC.cpp:15]   --->   Operation 292 'load' 'x_15_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%x_15_addr_1 = getelementptr i8 %x_15, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 293 'getelementptr' 'x_15_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 294 [2/2] (3.25ns)   --->   "%x_15_load_1 = load i6 %x_15_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 294 'load' 'x_15_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%x_16_addr_1 = getelementptr i8 %x_16, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 295 'getelementptr' 'x_16_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (3.25ns)   --->   "%x_16_load_1 = load i6 %x_16_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 296 'load' 'x_16_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%x_17_addr_1 = getelementptr i8 %x_17, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 297 'getelementptr' 'x_17_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (3.25ns)   --->   "%x_17_load_1 = load i6 %x_17_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 298 'load' 'x_17_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%x_18_addr_1 = getelementptr i8 %x_18, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 299 'getelementptr' 'x_18_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (3.25ns)   --->   "%x_18_load_1 = load i6 %x_18_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 300 'load' 'x_18_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%x_19_addr_1 = getelementptr i8 %x_19, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 301 'getelementptr' 'x_19_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%x_19_load_1 = load i6 %x_19_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 302 'load' 'x_19_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%x_20_addr_1 = getelementptr i8 %x_20, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 303 'getelementptr' 'x_20_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (3.25ns)   --->   "%x_20_load_1 = load i6 %x_20_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 304 'load' 'x_20_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%x_21_addr_1 = getelementptr i8 %x_21, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 305 'getelementptr' 'x_21_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (3.25ns)   --->   "%x_21_load_1 = load i6 %x_21_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 306 'load' 'x_21_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%x_22_addr_1 = getelementptr i8 %x_22, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 307 'getelementptr' 'x_22_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 308 [2/2] (3.25ns)   --->   "%x_22_load_1 = load i6 %x_22_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 308 'load' 'x_22_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%x_23_addr_1 = getelementptr i8 %x_23, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 309 'getelementptr' 'x_23_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (3.25ns)   --->   "%x_23_load_1 = load i6 %x_23_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 310 'load' 'x_23_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%x_24_addr_1 = getelementptr i8 %x_24, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 311 'getelementptr' 'x_24_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 312 [2/2] (3.25ns)   --->   "%x_24_load_1 = load i6 %x_24_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 312 'load' 'x_24_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%x_25_addr_1 = getelementptr i8 %x_25, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 313 'getelementptr' 'x_25_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (3.25ns)   --->   "%x_25_load_1 = load i6 %x_25_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 314 'load' 'x_25_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%x_26_addr_1 = getelementptr i8 %x_26, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 315 'getelementptr' 'x_26_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 316 [2/2] (3.25ns)   --->   "%x_26_load_1 = load i6 %x_26_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 316 'load' 'x_26_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%x_27_addr_1 = getelementptr i8 %x_27, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 317 'getelementptr' 'x_27_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 318 [2/2] (3.25ns)   --->   "%x_27_load_1 = load i6 %x_27_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 318 'load' 'x_27_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%x_28_addr_1 = getelementptr i8 %x_28, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 319 'getelementptr' 'x_28_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 320 [2/2] (3.25ns)   --->   "%x_28_load_1 = load i6 %x_28_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 320 'load' 'x_28_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%x_29_addr_1 = getelementptr i8 %x_29, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 321 'getelementptr' 'x_29_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 322 [2/2] (3.25ns)   --->   "%x_29_load_1 = load i6 %x_29_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 322 'load' 'x_29_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%x_30_addr_1 = getelementptr i8 %x_30, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 323 'getelementptr' 'x_30_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 324 [2/2] (3.25ns)   --->   "%x_30_load_1 = load i6 %x_30_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 324 'load' 'x_30_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%x_31_addr_1 = getelementptr i8 %x_31, i64 0, i64 %zext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 325 'getelementptr' 'x_31_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (3.25ns)   --->   "%x_31_load_1 = load i6 %x_31_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 326 'load' 'x_31_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %x_0_load" [src/EucHW_RC.cpp:15]   --->   Operation 327 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/2] (3.25ns)   --->   "%x_0_load_1 = load i6 %x_0_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 328 'load' 'x_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i8 %x_0_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 329 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (1.91ns)   --->   "%sub_ln15 = sub i9 %zext_ln15_1, i9 %zext_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 330 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i8 %x_1_load" [src/EucHW_RC.cpp:15]   --->   Operation 331 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/2] (3.25ns)   --->   "%x_1_load_1 = load i6 %x_1_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 332 'load' 'x_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i8 %x_1_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 333 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (1.91ns)   --->   "%sub_ln15_1 = sub i9 %zext_ln15_5, i9 %zext_ln15_6" [src/EucHW_RC.cpp:15]   --->   Operation 334 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i9 %sub_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 335 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_31)   --->   "%mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 336 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i8 %x_2_load" [src/EucHW_RC.cpp:15]   --->   Operation 337 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/2] (3.25ns)   --->   "%x_2_load_1 = load i6 %x_2_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 338 'load' 'x_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i8 %x_2_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 339 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (1.91ns)   --->   "%sub_ln15_2 = sub i9 %zext_ln15_8, i9 %zext_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 340 'sub' 'sub_ln15_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i8 %x_3_load" [src/EucHW_RC.cpp:15]   --->   Operation 341 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/2] (3.25ns)   --->   "%x_3_load_1 = load i6 %x_3_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 342 'load' 'x_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i8 %x_3_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 343 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (1.91ns)   --->   "%sub_ln15_3 = sub i9 %zext_ln15_11, i9 %zext_ln15_12" [src/EucHW_RC.cpp:15]   --->   Operation 344 'sub' 'sub_ln15_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i9 %sub_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 345 'sext' 'sext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_32)   --->   "%mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 346 'mul' 'mul_ln15_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i8 %x_4_load" [src/EucHW_RC.cpp:15]   --->   Operation 347 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/2] (3.25ns)   --->   "%x_4_load_1 = load i6 %x_4_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 348 'load' 'x_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i8 %x_4_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 349 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (1.91ns)   --->   "%sub_ln15_4 = sub i9 %zext_ln15_14, i9 %zext_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 350 'sub' 'sub_ln15_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i8 %x_5_load" [src/EucHW_RC.cpp:15]   --->   Operation 351 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/2] (3.25ns)   --->   "%x_5_load_1 = load i6 %x_5_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 352 'load' 'x_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i8 %x_5_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 353 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (1.91ns)   --->   "%sub_ln15_5 = sub i9 %zext_ln15_17, i9 %zext_ln15_18" [src/EucHW_RC.cpp:15]   --->   Operation 354 'sub' 'sub_ln15_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln15_5 = sext i9 %sub_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 355 'sext' 'sext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_34)   --->   "%mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 356 'mul' 'mul_ln15_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i8 %x_6_load" [src/EucHW_RC.cpp:15]   --->   Operation 357 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/2] (3.25ns)   --->   "%x_6_load_1 = load i6 %x_6_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 358 'load' 'x_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i8 %x_6_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 359 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (1.91ns)   --->   "%sub_ln15_6 = sub i9 %zext_ln15_20, i9 %zext_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 360 'sub' 'sub_ln15_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i8 %x_7_load" [src/EucHW_RC.cpp:15]   --->   Operation 361 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/2] (3.25ns)   --->   "%x_7_load_1 = load i6 %x_7_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 362 'load' 'x_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i8 %x_7_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 363 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (1.91ns)   --->   "%sub_ln15_7 = sub i9 %zext_ln15_23, i9 %zext_ln15_24" [src/EucHW_RC.cpp:15]   --->   Operation 364 'sub' 'sub_ln15_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln15_7 = sext i9 %sub_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 365 'sext' 'sext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_35)   --->   "%mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 366 'mul' 'mul_ln15_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i8 %x_8_load" [src/EucHW_RC.cpp:15]   --->   Operation 367 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/2] (3.25ns)   --->   "%x_8_load_1 = load i6 %x_8_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 368 'load' 'x_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i8 %x_8_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 369 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (1.91ns)   --->   "%sub_ln15_8 = sub i9 %zext_ln15_26, i9 %zext_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 370 'sub' 'sub_ln15_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i8 %x_9_load" [src/EucHW_RC.cpp:15]   --->   Operation 371 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/2] (3.25ns)   --->   "%x_9_load_1 = load i6 %x_9_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 372 'load' 'x_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i8 %x_9_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 373 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (1.91ns)   --->   "%sub_ln15_9 = sub i9 %zext_ln15_29, i9 %zext_ln15_30" [src/EucHW_RC.cpp:15]   --->   Operation 374 'sub' 'sub_ln15_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln15_9 = sext i9 %sub_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 375 'sext' 'sext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_38)   --->   "%mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 376 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln15_32 = zext i8 %x_10_load" [src/EucHW_RC.cpp:15]   --->   Operation 377 'zext' 'zext_ln15_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/2] (3.25ns)   --->   "%x_10_load_1 = load i6 %x_10_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 378 'load' 'x_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln15_33 = zext i8 %x_10_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 379 'zext' 'zext_ln15_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (1.91ns)   --->   "%sub_ln15_10 = sub i9 %zext_ln15_32, i9 %zext_ln15_33" [src/EucHW_RC.cpp:15]   --->   Operation 380 'sub' 'sub_ln15_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln15_35 = zext i8 %x_11_load" [src/EucHW_RC.cpp:15]   --->   Operation 381 'zext' 'zext_ln15_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/2] (3.25ns)   --->   "%x_11_load_1 = load i6 %x_11_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 382 'load' 'x_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln15_36 = zext i8 %x_11_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 383 'zext' 'zext_ln15_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (1.91ns)   --->   "%sub_ln15_11 = sub i9 %zext_ln15_35, i9 %zext_ln15_36" [src/EucHW_RC.cpp:15]   --->   Operation 384 'sub' 'sub_ln15_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln15_11 = sext i9 %sub_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 385 'sext' 'sext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_39)   --->   "%mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 386 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln15_38 = zext i8 %x_12_load" [src/EucHW_RC.cpp:15]   --->   Operation 387 'zext' 'zext_ln15_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/2] (3.25ns)   --->   "%x_12_load_1 = load i6 %x_12_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 388 'load' 'x_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln15_39 = zext i8 %x_12_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 389 'zext' 'zext_ln15_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (1.91ns)   --->   "%sub_ln15_12 = sub i9 %zext_ln15_38, i9 %zext_ln15_39" [src/EucHW_RC.cpp:15]   --->   Operation 390 'sub' 'sub_ln15_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln15_41 = zext i8 %x_13_load" [src/EucHW_RC.cpp:15]   --->   Operation 391 'zext' 'zext_ln15_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/2] (3.25ns)   --->   "%x_13_load_1 = load i6 %x_13_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 392 'load' 'x_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln15_42 = zext i8 %x_13_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 393 'zext' 'zext_ln15_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (1.91ns)   --->   "%sub_ln15_13 = sub i9 %zext_ln15_41, i9 %zext_ln15_42" [src/EucHW_RC.cpp:15]   --->   Operation 394 'sub' 'sub_ln15_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln15_13 = sext i9 %sub_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 395 'sext' 'sext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_41)   --->   "%mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 396 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln15_44 = zext i8 %x_14_load" [src/EucHW_RC.cpp:15]   --->   Operation 397 'zext' 'zext_ln15_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/2] (3.25ns)   --->   "%x_14_load_1 = load i6 %x_14_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 398 'load' 'x_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln15_45 = zext i8 %x_14_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 399 'zext' 'zext_ln15_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (1.91ns)   --->   "%sub_ln15_14 = sub i9 %zext_ln15_44, i9 %zext_ln15_45" [src/EucHW_RC.cpp:15]   --->   Operation 400 'sub' 'sub_ln15_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln15_47 = zext i8 %x_15_load" [src/EucHW_RC.cpp:15]   --->   Operation 401 'zext' 'zext_ln15_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/2] (3.25ns)   --->   "%x_15_load_1 = load i6 %x_15_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 402 'load' 'x_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln15_48 = zext i8 %x_15_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 403 'zext' 'zext_ln15_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (1.91ns)   --->   "%sub_ln15_15 = sub i9 %zext_ln15_47, i9 %zext_ln15_48" [src/EucHW_RC.cpp:15]   --->   Operation 404 'sub' 'sub_ln15_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln15_15 = sext i9 %sub_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 405 'sext' 'sext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_42)   --->   "%mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 406 'mul' 'mul_ln15_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/1] (1.63ns)   --->   "%add_ln15_15 = add i11 %i_1, i11 1040" [src/EucHW_RC.cpp:15]   --->   Operation 407 'add' 'add_ln15_15' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%lshr_ln15_17 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_15, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 408 'partselect' 'lshr_ln15_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln15_49 = zext i6 %lshr_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 409 'zext' 'zext_ln15_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i8 %x_16, i64 0, i64 %zext_ln15_49" [src/EucHW_RC.cpp:15]   --->   Operation 410 'getelementptr' 'x_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [2/2] (3.25ns)   --->   "%x_16_load = load i6 %x_16_addr" [src/EucHW_RC.cpp:15]   --->   Operation 411 'load' 'x_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 412 [1/2] (3.25ns)   --->   "%x_16_load_1 = load i6 %x_16_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 412 'load' 'x_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 413 [1/1] (1.63ns)   --->   "%add_ln15_16 = add i11 %i_1, i11 1041" [src/EucHW_RC.cpp:15]   --->   Operation 413 'add' 'add_ln15_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%lshr_ln15_18 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_16, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 414 'partselect' 'lshr_ln15_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln15_52 = zext i6 %lshr_ln15_18" [src/EucHW_RC.cpp:15]   --->   Operation 415 'zext' 'zext_ln15_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i8 %x_17, i64 0, i64 %zext_ln15_52" [src/EucHW_RC.cpp:15]   --->   Operation 416 'getelementptr' 'x_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [2/2] (3.25ns)   --->   "%x_17_load = load i6 %x_17_addr" [src/EucHW_RC.cpp:15]   --->   Operation 417 'load' 'x_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 418 [1/2] (3.25ns)   --->   "%x_17_load_1 = load i6 %x_17_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 418 'load' 'x_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 419 [1/1] (1.63ns)   --->   "%add_ln15_17 = add i11 %i_1, i11 1042" [src/EucHW_RC.cpp:15]   --->   Operation 419 'add' 'add_ln15_17' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%lshr_ln15_19 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_17, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 420 'partselect' 'lshr_ln15_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln15_55 = zext i6 %lshr_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 421 'zext' 'zext_ln15_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i8 %x_18, i64 0, i64 %zext_ln15_55" [src/EucHW_RC.cpp:15]   --->   Operation 422 'getelementptr' 'x_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [2/2] (3.25ns)   --->   "%x_18_load = load i6 %x_18_addr" [src/EucHW_RC.cpp:15]   --->   Operation 423 'load' 'x_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 424 [1/2] (3.25ns)   --->   "%x_18_load_1 = load i6 %x_18_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 424 'load' 'x_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 425 [1/1] (1.63ns)   --->   "%add_ln15_18 = add i11 %i_1, i11 1043" [src/EucHW_RC.cpp:15]   --->   Operation 425 'add' 'add_ln15_18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%lshr_ln15_20 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_18, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 426 'partselect' 'lshr_ln15_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln15_58 = zext i6 %lshr_ln15_20" [src/EucHW_RC.cpp:15]   --->   Operation 427 'zext' 'zext_ln15_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i8 %x_19, i64 0, i64 %zext_ln15_58" [src/EucHW_RC.cpp:15]   --->   Operation 428 'getelementptr' 'x_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [2/2] (3.25ns)   --->   "%x_19_load = load i6 %x_19_addr" [src/EucHW_RC.cpp:15]   --->   Operation 429 'load' 'x_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 430 [1/2] (3.25ns)   --->   "%x_19_load_1 = load i6 %x_19_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 430 'load' 'x_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 431 [1/1] (1.63ns)   --->   "%add_ln15_19 = add i11 %i_1, i11 1044" [src/EucHW_RC.cpp:15]   --->   Operation 431 'add' 'add_ln15_19' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%lshr_ln15_21 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_19, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 432 'partselect' 'lshr_ln15_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln15_61 = zext i6 %lshr_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 433 'zext' 'zext_ln15_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i8 %x_20, i64 0, i64 %zext_ln15_61" [src/EucHW_RC.cpp:15]   --->   Operation 434 'getelementptr' 'x_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [2/2] (3.25ns)   --->   "%x_20_load = load i6 %x_20_addr" [src/EucHW_RC.cpp:15]   --->   Operation 435 'load' 'x_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 436 [1/2] (3.25ns)   --->   "%x_20_load_1 = load i6 %x_20_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 436 'load' 'x_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 437 [1/1] (1.63ns)   --->   "%add_ln15_20 = add i11 %i_1, i11 1045" [src/EucHW_RC.cpp:15]   --->   Operation 437 'add' 'add_ln15_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%lshr_ln15_22 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_20, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 438 'partselect' 'lshr_ln15_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln15_64 = zext i6 %lshr_ln15_22" [src/EucHW_RC.cpp:15]   --->   Operation 439 'zext' 'zext_ln15_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i8 %x_21, i64 0, i64 %zext_ln15_64" [src/EucHW_RC.cpp:15]   --->   Operation 440 'getelementptr' 'x_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [2/2] (3.25ns)   --->   "%x_21_load = load i6 %x_21_addr" [src/EucHW_RC.cpp:15]   --->   Operation 441 'load' 'x_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 442 [1/2] (3.25ns)   --->   "%x_21_load_1 = load i6 %x_21_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 442 'load' 'x_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 443 [1/1] (1.63ns)   --->   "%add_ln15_21 = add i11 %i_1, i11 1046" [src/EucHW_RC.cpp:15]   --->   Operation 443 'add' 'add_ln15_21' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%lshr_ln15_23 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_21, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 444 'partselect' 'lshr_ln15_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln15_67 = zext i6 %lshr_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 445 'zext' 'zext_ln15_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i8 %x_22, i64 0, i64 %zext_ln15_67" [src/EucHW_RC.cpp:15]   --->   Operation 446 'getelementptr' 'x_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [2/2] (3.25ns)   --->   "%x_22_load = load i6 %x_22_addr" [src/EucHW_RC.cpp:15]   --->   Operation 447 'load' 'x_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 448 [1/2] (3.25ns)   --->   "%x_22_load_1 = load i6 %x_22_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 448 'load' 'x_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 449 [1/1] (1.63ns)   --->   "%add_ln15_22 = add i11 %i_1, i11 1047" [src/EucHW_RC.cpp:15]   --->   Operation 449 'add' 'add_ln15_22' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%lshr_ln15_24 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_22, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 450 'partselect' 'lshr_ln15_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln15_70 = zext i6 %lshr_ln15_24" [src/EucHW_RC.cpp:15]   --->   Operation 451 'zext' 'zext_ln15_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i8 %x_23, i64 0, i64 %zext_ln15_70" [src/EucHW_RC.cpp:15]   --->   Operation 452 'getelementptr' 'x_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [2/2] (3.25ns)   --->   "%x_23_load = load i6 %x_23_addr" [src/EucHW_RC.cpp:15]   --->   Operation 453 'load' 'x_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 454 [1/2] (3.25ns)   --->   "%x_23_load_1 = load i6 %x_23_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 454 'load' 'x_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 455 [1/1] (1.63ns)   --->   "%add_ln15_23 = add i11 %i_1, i11 1048" [src/EucHW_RC.cpp:15]   --->   Operation 455 'add' 'add_ln15_23' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%lshr_ln15_25 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_23, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 456 'partselect' 'lshr_ln15_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln15_73 = zext i6 %lshr_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 457 'zext' 'zext_ln15_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i8 %x_24, i64 0, i64 %zext_ln15_73" [src/EucHW_RC.cpp:15]   --->   Operation 458 'getelementptr' 'x_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [2/2] (3.25ns)   --->   "%x_24_load = load i6 %x_24_addr" [src/EucHW_RC.cpp:15]   --->   Operation 459 'load' 'x_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 460 [1/2] (3.25ns)   --->   "%x_24_load_1 = load i6 %x_24_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 460 'load' 'x_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 461 [1/1] (1.63ns)   --->   "%add_ln15_24 = add i11 %i_1, i11 1049" [src/EucHW_RC.cpp:15]   --->   Operation 461 'add' 'add_ln15_24' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%lshr_ln15_26 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_24, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 462 'partselect' 'lshr_ln15_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln15_76 = zext i6 %lshr_ln15_26" [src/EucHW_RC.cpp:15]   --->   Operation 463 'zext' 'zext_ln15_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i8 %x_25, i64 0, i64 %zext_ln15_76" [src/EucHW_RC.cpp:15]   --->   Operation 464 'getelementptr' 'x_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [2/2] (3.25ns)   --->   "%x_25_load = load i6 %x_25_addr" [src/EucHW_RC.cpp:15]   --->   Operation 465 'load' 'x_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 466 [1/2] (3.25ns)   --->   "%x_25_load_1 = load i6 %x_25_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 466 'load' 'x_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 467 [1/1] (1.63ns)   --->   "%add_ln15_25 = add i11 %i_1, i11 1050" [src/EucHW_RC.cpp:15]   --->   Operation 467 'add' 'add_ln15_25' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%lshr_ln15_27 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_25, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 468 'partselect' 'lshr_ln15_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln15_79 = zext i6 %lshr_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 469 'zext' 'zext_ln15_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i8 %x_26, i64 0, i64 %zext_ln15_79" [src/EucHW_RC.cpp:15]   --->   Operation 470 'getelementptr' 'x_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [2/2] (3.25ns)   --->   "%x_26_load = load i6 %x_26_addr" [src/EucHW_RC.cpp:15]   --->   Operation 471 'load' 'x_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 472 [1/2] (3.25ns)   --->   "%x_26_load_1 = load i6 %x_26_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 472 'load' 'x_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 473 [1/1] (1.63ns)   --->   "%add_ln15_26 = add i11 %i_1, i11 1051" [src/EucHW_RC.cpp:15]   --->   Operation 473 'add' 'add_ln15_26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%lshr_ln15_28 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_26, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 474 'partselect' 'lshr_ln15_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln15_82 = zext i6 %lshr_ln15_28" [src/EucHW_RC.cpp:15]   --->   Operation 475 'zext' 'zext_ln15_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i8 %x_27, i64 0, i64 %zext_ln15_82" [src/EucHW_RC.cpp:15]   --->   Operation 476 'getelementptr' 'x_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [2/2] (3.25ns)   --->   "%x_27_load = load i6 %x_27_addr" [src/EucHW_RC.cpp:15]   --->   Operation 477 'load' 'x_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 478 [1/2] (3.25ns)   --->   "%x_27_load_1 = load i6 %x_27_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 478 'load' 'x_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 479 [1/1] (1.63ns)   --->   "%add_ln15_27 = add i11 %i_1, i11 1052" [src/EucHW_RC.cpp:15]   --->   Operation 479 'add' 'add_ln15_27' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%lshr_ln15_29 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_27, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 480 'partselect' 'lshr_ln15_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln15_85 = zext i6 %lshr_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 481 'zext' 'zext_ln15_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i8 %x_28, i64 0, i64 %zext_ln15_85" [src/EucHW_RC.cpp:15]   --->   Operation 482 'getelementptr' 'x_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [2/2] (3.25ns)   --->   "%x_28_load = load i6 %x_28_addr" [src/EucHW_RC.cpp:15]   --->   Operation 483 'load' 'x_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 484 [1/2] (3.25ns)   --->   "%x_28_load_1 = load i6 %x_28_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 484 'load' 'x_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 485 [1/1] (1.63ns)   --->   "%add_ln15_28 = add i11 %i_1, i11 1053" [src/EucHW_RC.cpp:15]   --->   Operation 485 'add' 'add_ln15_28' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%lshr_ln15_30 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_28, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 486 'partselect' 'lshr_ln15_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln15_88 = zext i6 %lshr_ln15_30" [src/EucHW_RC.cpp:15]   --->   Operation 487 'zext' 'zext_ln15_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i8 %x_29, i64 0, i64 %zext_ln15_88" [src/EucHW_RC.cpp:15]   --->   Operation 488 'getelementptr' 'x_29_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [2/2] (3.25ns)   --->   "%x_29_load = load i6 %x_29_addr" [src/EucHW_RC.cpp:15]   --->   Operation 489 'load' 'x_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%x_29_load_1 = load i6 %x_29_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 490 'load' 'x_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 491 [1/1] (1.63ns)   --->   "%add_ln15_29 = add i11 %i_1, i11 1054" [src/EucHW_RC.cpp:15]   --->   Operation 491 'add' 'add_ln15_29' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%lshr_ln15_31 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_29, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 492 'partselect' 'lshr_ln15_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln15_91 = zext i6 %lshr_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 493 'zext' 'zext_ln15_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i8 %x_30, i64 0, i64 %zext_ln15_91" [src/EucHW_RC.cpp:15]   --->   Operation 494 'getelementptr' 'x_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [2/2] (3.25ns)   --->   "%x_30_load = load i6 %x_30_addr" [src/EucHW_RC.cpp:15]   --->   Operation 495 'load' 'x_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%x_30_load_1 = load i6 %x_30_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 496 'load' 'x_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 497 [1/1] (1.63ns)   --->   "%add_ln15_30 = add i11 %i_1, i11 1055" [src/EucHW_RC.cpp:15]   --->   Operation 497 'add' 'add_ln15_30' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%lshr_ln15_32 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_30, i32 5, i32 10" [src/EucHW_RC.cpp:15]   --->   Operation 498 'partselect' 'lshr_ln15_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln15_94 = zext i6 %lshr_ln15_32" [src/EucHW_RC.cpp:15]   --->   Operation 499 'zext' 'zext_ln15_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i8 %x_31, i64 0, i64 %zext_ln15_94" [src/EucHW_RC.cpp:15]   --->   Operation 500 'getelementptr' 'x_31_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [2/2] (3.25ns)   --->   "%x_31_load = load i6 %x_31_addr" [src/EucHW_RC.cpp:15]   --->   Operation 501 'load' 'x_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 502 [1/2] (3.25ns)   --->   "%x_31_load_1 = load i6 %x_31_addr_1" [src/EucHW_RC.cpp:15]   --->   Operation 502 'load' 'x_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i9 %sub_ln15" [src/EucHW_RC.cpp:15]   --->   Operation 503 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (4.35ns)   --->   "%mul_ln15 = mul i18 %sext_ln15, i18 %sext_ln15" [src/EucHW_RC.cpp:15]   --->   Operation 504 'mul' 'mul_ln15' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_31)   --->   "%mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 505 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i9 %sub_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 506 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (4.35ns)   --->   "%mul_ln15_2 = mul i18 %sext_ln15_2, i18 %sext_ln15_2" [src/EucHW_RC.cpp:15]   --->   Operation 507 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_32)   --->   "%mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 508 'mul' 'mul_ln15_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln15_4 = sext i9 %sub_ln15_4" [src/EucHW_RC.cpp:15]   --->   Operation 509 'sext' 'sext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (4.35ns)   --->   "%mul_ln15_4 = mul i18 %sext_ln15_4, i18 %sext_ln15_4" [src/EucHW_RC.cpp:15]   --->   Operation 510 'mul' 'mul_ln15_4' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_34)   --->   "%mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 511 'mul' 'mul_ln15_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln15_6 = sext i9 %sub_ln15_6" [src/EucHW_RC.cpp:15]   --->   Operation 512 'sext' 'sext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (4.35ns)   --->   "%mul_ln15_6 = mul i18 %sext_ln15_6, i18 %sext_ln15_6" [src/EucHW_RC.cpp:15]   --->   Operation 513 'mul' 'mul_ln15_6' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_35)   --->   "%mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 514 'mul' 'mul_ln15_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln15_8 = sext i9 %sub_ln15_8" [src/EucHW_RC.cpp:15]   --->   Operation 515 'sext' 'sext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (4.35ns)   --->   "%mul_ln15_8 = mul i18 %sext_ln15_8, i18 %sext_ln15_8" [src/EucHW_RC.cpp:15]   --->   Operation 516 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_38)   --->   "%mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 517 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln15_10 = sext i9 %sub_ln15_10" [src/EucHW_RC.cpp:15]   --->   Operation 518 'sext' 'sext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (4.35ns)   --->   "%mul_ln15_10 = mul i18 %sext_ln15_10, i18 %sext_ln15_10" [src/EucHW_RC.cpp:15]   --->   Operation 519 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_39)   --->   "%mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 520 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln15_12 = sext i9 %sub_ln15_12" [src/EucHW_RC.cpp:15]   --->   Operation 521 'sext' 'sext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (4.35ns)   --->   "%mul_ln15_12 = mul i18 %sext_ln15_12, i18 %sext_ln15_12" [src/EucHW_RC.cpp:15]   --->   Operation 522 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_41)   --->   "%mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 523 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln15_14 = sext i9 %sub_ln15_14" [src/EucHW_RC.cpp:15]   --->   Operation 524 'sext' 'sext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (4.35ns)   --->   "%mul_ln15_14 = mul i18 %sext_ln15_14, i18 %sext_ln15_14" [src/EucHW_RC.cpp:15]   --->   Operation 525 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_42)   --->   "%mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 526 'mul' 'mul_ln15_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 527 [1/2] (3.25ns)   --->   "%x_16_load = load i6 %x_16_addr" [src/EucHW_RC.cpp:15]   --->   Operation 527 'load' 'x_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln15_50 = zext i8 %x_16_load" [src/EucHW_RC.cpp:15]   --->   Operation 528 'zext' 'zext_ln15_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln15_51 = zext i8 %x_16_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 529 'zext' 'zext_ln15_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (1.91ns)   --->   "%sub_ln15_16 = sub i9 %zext_ln15_50, i9 %zext_ln15_51" [src/EucHW_RC.cpp:15]   --->   Operation 530 'sub' 'sub_ln15_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/2] (3.25ns)   --->   "%x_17_load = load i6 %x_17_addr" [src/EucHW_RC.cpp:15]   --->   Operation 531 'load' 'x_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln15_53 = zext i8 %x_17_load" [src/EucHW_RC.cpp:15]   --->   Operation 532 'zext' 'zext_ln15_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln15_54 = zext i8 %x_17_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 533 'zext' 'zext_ln15_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (1.91ns)   --->   "%sub_ln15_17 = sub i9 %zext_ln15_53, i9 %zext_ln15_54" [src/EucHW_RC.cpp:15]   --->   Operation 534 'sub' 'sub_ln15_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln15_17 = sext i9 %sub_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 535 'sext' 'sext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 536 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_46)   --->   "%mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 536 'mul' 'mul_ln15_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 537 [1/2] (3.25ns)   --->   "%x_18_load = load i6 %x_18_addr" [src/EucHW_RC.cpp:15]   --->   Operation 537 'load' 'x_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln15_56 = zext i8 %x_18_load" [src/EucHW_RC.cpp:15]   --->   Operation 538 'zext' 'zext_ln15_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln15_57 = zext i8 %x_18_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 539 'zext' 'zext_ln15_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (1.91ns)   --->   "%sub_ln15_18 = sub i9 %zext_ln15_56, i9 %zext_ln15_57" [src/EucHW_RC.cpp:15]   --->   Operation 540 'sub' 'sub_ln15_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/2] (3.25ns)   --->   "%x_19_load = load i6 %x_19_addr" [src/EucHW_RC.cpp:15]   --->   Operation 541 'load' 'x_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln15_59 = zext i8 %x_19_load" [src/EucHW_RC.cpp:15]   --->   Operation 542 'zext' 'zext_ln15_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln15_60 = zext i8 %x_19_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 543 'zext' 'zext_ln15_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (1.91ns)   --->   "%sub_ln15_19 = sub i9 %zext_ln15_59, i9 %zext_ln15_60" [src/EucHW_RC.cpp:15]   --->   Operation 544 'sub' 'sub_ln15_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln15_19 = sext i9 %sub_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 545 'sext' 'sext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_47)   --->   "%mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 546 'mul' 'mul_ln15_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 547 [1/2] (3.25ns)   --->   "%x_20_load = load i6 %x_20_addr" [src/EucHW_RC.cpp:15]   --->   Operation 547 'load' 'x_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln15_62 = zext i8 %x_20_load" [src/EucHW_RC.cpp:15]   --->   Operation 548 'zext' 'zext_ln15_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln15_63 = zext i8 %x_20_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 549 'zext' 'zext_ln15_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (1.91ns)   --->   "%sub_ln15_20 = sub i9 %zext_ln15_62, i9 %zext_ln15_63" [src/EucHW_RC.cpp:15]   --->   Operation 550 'sub' 'sub_ln15_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/2] (3.25ns)   --->   "%x_21_load = load i6 %x_21_addr" [src/EucHW_RC.cpp:15]   --->   Operation 551 'load' 'x_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln15_65 = zext i8 %x_21_load" [src/EucHW_RC.cpp:15]   --->   Operation 552 'zext' 'zext_ln15_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln15_66 = zext i8 %x_21_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 553 'zext' 'zext_ln15_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (1.91ns)   --->   "%sub_ln15_21 = sub i9 %zext_ln15_65, i9 %zext_ln15_66" [src/EucHW_RC.cpp:15]   --->   Operation 554 'sub' 'sub_ln15_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln15_21 = sext i9 %sub_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 555 'sext' 'sext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 556 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_49)   --->   "%mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 556 'mul' 'mul_ln15_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 557 [1/2] (3.25ns)   --->   "%x_22_load = load i6 %x_22_addr" [src/EucHW_RC.cpp:15]   --->   Operation 557 'load' 'x_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln15_68 = zext i8 %x_22_load" [src/EucHW_RC.cpp:15]   --->   Operation 558 'zext' 'zext_ln15_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln15_69 = zext i8 %x_22_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 559 'zext' 'zext_ln15_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (1.91ns)   --->   "%sub_ln15_22 = sub i9 %zext_ln15_68, i9 %zext_ln15_69" [src/EucHW_RC.cpp:15]   --->   Operation 560 'sub' 'sub_ln15_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/2] (3.25ns)   --->   "%x_23_load = load i6 %x_23_addr" [src/EucHW_RC.cpp:15]   --->   Operation 561 'load' 'x_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln15_71 = zext i8 %x_23_load" [src/EucHW_RC.cpp:15]   --->   Operation 562 'zext' 'zext_ln15_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln15_72 = zext i8 %x_23_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 563 'zext' 'zext_ln15_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (1.91ns)   --->   "%sub_ln15_23 = sub i9 %zext_ln15_71, i9 %zext_ln15_72" [src/EucHW_RC.cpp:15]   --->   Operation 564 'sub' 'sub_ln15_23' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln15_23 = sext i9 %sub_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 565 'sext' 'sext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_50)   --->   "%mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 566 'mul' 'mul_ln15_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 567 [1/2] (3.25ns)   --->   "%x_24_load = load i6 %x_24_addr" [src/EucHW_RC.cpp:15]   --->   Operation 567 'load' 'x_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln15_74 = zext i8 %x_24_load" [src/EucHW_RC.cpp:15]   --->   Operation 568 'zext' 'zext_ln15_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln15_75 = zext i8 %x_24_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 569 'zext' 'zext_ln15_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (1.91ns)   --->   "%sub_ln15_24 = sub i9 %zext_ln15_74, i9 %zext_ln15_75" [src/EucHW_RC.cpp:15]   --->   Operation 570 'sub' 'sub_ln15_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/2] (3.25ns)   --->   "%x_25_load = load i6 %x_25_addr" [src/EucHW_RC.cpp:15]   --->   Operation 571 'load' 'x_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln15_77 = zext i8 %x_25_load" [src/EucHW_RC.cpp:15]   --->   Operation 572 'zext' 'zext_ln15_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln15_78 = zext i8 %x_25_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 573 'zext' 'zext_ln15_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (1.91ns)   --->   "%sub_ln15_25 = sub i9 %zext_ln15_77, i9 %zext_ln15_78" [src/EucHW_RC.cpp:15]   --->   Operation 574 'sub' 'sub_ln15_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln15_25 = sext i9 %sub_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 575 'sext' 'sext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_53)   --->   "%mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 576 'mul' 'mul_ln15_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 577 [1/2] (3.25ns)   --->   "%x_26_load = load i6 %x_26_addr" [src/EucHW_RC.cpp:15]   --->   Operation 577 'load' 'x_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln15_80 = zext i8 %x_26_load" [src/EucHW_RC.cpp:15]   --->   Operation 578 'zext' 'zext_ln15_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln15_81 = zext i8 %x_26_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 579 'zext' 'zext_ln15_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (1.91ns)   --->   "%sub_ln15_26 = sub i9 %zext_ln15_80, i9 %zext_ln15_81" [src/EucHW_RC.cpp:15]   --->   Operation 580 'sub' 'sub_ln15_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/2] (3.25ns)   --->   "%x_27_load = load i6 %x_27_addr" [src/EucHW_RC.cpp:15]   --->   Operation 581 'load' 'x_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln15_83 = zext i8 %x_27_load" [src/EucHW_RC.cpp:15]   --->   Operation 582 'zext' 'zext_ln15_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln15_84 = zext i8 %x_27_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 583 'zext' 'zext_ln15_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (1.91ns)   --->   "%sub_ln15_27 = sub i9 %zext_ln15_83, i9 %zext_ln15_84" [src/EucHW_RC.cpp:15]   --->   Operation 584 'sub' 'sub_ln15_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln15_27 = sext i9 %sub_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 585 'sext' 'sext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_54)   --->   "%mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 586 'mul' 'mul_ln15_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 587 [1/2] (3.25ns)   --->   "%x_28_load = load i6 %x_28_addr" [src/EucHW_RC.cpp:15]   --->   Operation 587 'load' 'x_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln15_86 = zext i8 %x_28_load" [src/EucHW_RC.cpp:15]   --->   Operation 588 'zext' 'zext_ln15_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln15_87 = zext i8 %x_28_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 589 'zext' 'zext_ln15_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (1.91ns)   --->   "%sub_ln15_28 = sub i9 %zext_ln15_86, i9 %zext_ln15_87" [src/EucHW_RC.cpp:15]   --->   Operation 590 'sub' 'sub_ln15_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/2] (3.25ns)   --->   "%x_29_load = load i6 %x_29_addr" [src/EucHW_RC.cpp:15]   --->   Operation 591 'load' 'x_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln15_89 = zext i8 %x_29_load" [src/EucHW_RC.cpp:15]   --->   Operation 592 'zext' 'zext_ln15_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln15_90 = zext i8 %x_29_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 593 'zext' 'zext_ln15_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (1.91ns)   --->   "%sub_ln15_29 = sub i9 %zext_ln15_89, i9 %zext_ln15_90" [src/EucHW_RC.cpp:15]   --->   Operation 594 'sub' 'sub_ln15_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln15_29 = sext i9 %sub_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 595 'sext' 'sext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 596 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_56)   --->   "%mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 596 'mul' 'mul_ln15_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 597 [1/2] (3.25ns)   --->   "%x_30_load = load i6 %x_30_addr" [src/EucHW_RC.cpp:15]   --->   Operation 597 'load' 'x_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln15_92 = zext i8 %x_30_load" [src/EucHW_RC.cpp:15]   --->   Operation 598 'zext' 'zext_ln15_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln15_93 = zext i8 %x_30_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 599 'zext' 'zext_ln15_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (1.91ns)   --->   "%sub_ln15_30 = sub i9 %zext_ln15_92, i9 %zext_ln15_93" [src/EucHW_RC.cpp:15]   --->   Operation 600 'sub' 'sub_ln15_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/2] (3.25ns)   --->   "%x_31_load = load i6 %x_31_addr" [src/EucHW_RC.cpp:15]   --->   Operation 601 'load' 'x_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln15_95 = zext i8 %x_31_load" [src/EucHW_RC.cpp:15]   --->   Operation 602 'zext' 'zext_ln15_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln15_96 = zext i8 %x_31_load_1" [src/EucHW_RC.cpp:15]   --->   Operation 603 'zext' 'zext_ln15_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (1.91ns)   --->   "%sub_ln15_31 = sub i9 %zext_ln15_95, i9 %zext_ln15_96" [src/EucHW_RC.cpp:15]   --->   Operation 604 'sub' 'sub_ln15_31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln15_31 = sext i9 %sub_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 605 'sext' 'sext_ln15_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 606 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_57)   --->   "%mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 606 'mul' 'mul_ln15_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 607 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_31)   --->   "%mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 607 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_32)   --->   "%mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 608 'mul' 'mul_ln15_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 609 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_34)   --->   "%mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 609 'mul' 'mul_ln15_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 610 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_35)   --->   "%mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 610 'mul' 'mul_ln15_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 611 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_38)   --->   "%mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 611 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 612 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_39)   --->   "%mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 612 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 613 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_41)   --->   "%mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 613 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 614 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_42)   --->   "%mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 614 'mul' 'mul_ln15_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln15_16 = sext i9 %sub_ln15_16" [src/EucHW_RC.cpp:15]   --->   Operation 615 'sext' 'sext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (4.35ns)   --->   "%mul_ln15_16 = mul i18 %sext_ln15_16, i18 %sext_ln15_16" [src/EucHW_RC.cpp:15]   --->   Operation 616 'mul' 'mul_ln15_16' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_46)   --->   "%mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 617 'mul' 'mul_ln15_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln15_18 = sext i9 %sub_ln15_18" [src/EucHW_RC.cpp:15]   --->   Operation 618 'sext' 'sext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (4.35ns)   --->   "%mul_ln15_18 = mul i18 %sext_ln15_18, i18 %sext_ln15_18" [src/EucHW_RC.cpp:15]   --->   Operation 619 'mul' 'mul_ln15_18' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_47)   --->   "%mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 620 'mul' 'mul_ln15_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln15_20 = sext i9 %sub_ln15_20" [src/EucHW_RC.cpp:15]   --->   Operation 621 'sext' 'sext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (4.35ns)   --->   "%mul_ln15_20 = mul i18 %sext_ln15_20, i18 %sext_ln15_20" [src/EucHW_RC.cpp:15]   --->   Operation 622 'mul' 'mul_ln15_20' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_49)   --->   "%mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 623 'mul' 'mul_ln15_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln15_22 = sext i9 %sub_ln15_22" [src/EucHW_RC.cpp:15]   --->   Operation 624 'sext' 'sext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (4.35ns)   --->   "%mul_ln15_22 = mul i18 %sext_ln15_22, i18 %sext_ln15_22" [src/EucHW_RC.cpp:15]   --->   Operation 625 'mul' 'mul_ln15_22' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_50)   --->   "%mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 626 'mul' 'mul_ln15_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln15_24 = sext i9 %sub_ln15_24" [src/EucHW_RC.cpp:15]   --->   Operation 627 'sext' 'sext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (4.35ns)   --->   "%mul_ln15_24 = mul i18 %sext_ln15_24, i18 %sext_ln15_24" [src/EucHW_RC.cpp:15]   --->   Operation 628 'mul' 'mul_ln15_24' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_53)   --->   "%mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 629 'mul' 'mul_ln15_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln15_26 = sext i9 %sub_ln15_26" [src/EucHW_RC.cpp:15]   --->   Operation 630 'sext' 'sext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (4.35ns)   --->   "%mul_ln15_26 = mul i18 %sext_ln15_26, i18 %sext_ln15_26" [src/EucHW_RC.cpp:15]   --->   Operation 631 'mul' 'mul_ln15_26' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_54)   --->   "%mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 632 'mul' 'mul_ln15_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln15_28 = sext i9 %sub_ln15_28" [src/EucHW_RC.cpp:15]   --->   Operation 633 'sext' 'sext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (4.35ns)   --->   "%mul_ln15_28 = mul i18 %sext_ln15_28, i18 %sext_ln15_28" [src/EucHW_RC.cpp:15]   --->   Operation 634 'mul' 'mul_ln15_28' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_56)   --->   "%mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 635 'mul' 'mul_ln15_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln15_30 = sext i9 %sub_ln15_30" [src/EucHW_RC.cpp:15]   --->   Operation 636 'sext' 'sext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (4.35ns)   --->   "%mul_ln15_30 = mul i18 %sext_ln15_30, i18 %sext_ln15_30" [src/EucHW_RC.cpp:15]   --->   Operation 637 'mul' 'mul_ln15_30' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_57)   --->   "%mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 638 'mul' 'mul_ln15_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 639 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_31 = add i18 %mul_ln15, i18 %mul_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 639 'add' 'add_ln15_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 640 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_32 = add i18 %mul_ln15_2, i18 %mul_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 640 'add' 'add_ln15_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 641 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_34 = add i18 %mul_ln15_4, i18 %mul_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 641 'add' 'add_ln15_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 642 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_35 = add i18 %mul_ln15_6, i18 %mul_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 642 'add' 'add_ln15_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_38 = add i18 %mul_ln15_8, i18 %mul_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 643 'add' 'add_ln15_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 644 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_39 = add i18 %mul_ln15_10, i18 %mul_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 644 'add' 'add_ln15_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 645 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_41 = add i18 %mul_ln15_12, i18 %mul_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 645 'add' 'add_ln15_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 646 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_42 = add i18 %mul_ln15_14, i18 %mul_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 646 'add' 'add_ln15_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 647 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_46)   --->   "%mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 647 'mul' 'mul_ln15_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_47)   --->   "%mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 648 'mul' 'mul_ln15_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 649 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_49)   --->   "%mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 649 'mul' 'mul_ln15_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 650 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_50)   --->   "%mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 650 'mul' 'mul_ln15_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_53)   --->   "%mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 651 'mul' 'mul_ln15_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 652 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_54)   --->   "%mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 652 'mul' 'mul_ln15_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 653 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_56)   --->   "%mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 653 'mul' 'mul_ln15_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 654 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_57)   --->   "%mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 654 'mul' 'mul_ln15_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 655 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_31 = add i18 %mul_ln15, i18 %mul_ln15_1" [src/EucHW_RC.cpp:15]   --->   Operation 655 'add' 'add_ln15_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln15_32 = sext i18 %add_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 656 'sext' 'sext_ln15_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_32 = add i18 %mul_ln15_2, i18 %mul_ln15_3" [src/EucHW_RC.cpp:15]   --->   Operation 657 'add' 'add_ln15_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln15_33 = sext i18 %add_ln15_32" [src/EucHW_RC.cpp:15]   --->   Operation 658 'sext' 'sext_ln15_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (2.13ns)   --->   "%add_ln15_33 = add i19 %sext_ln15_33, i19 %sext_ln15_32" [src/EucHW_RC.cpp:15]   --->   Operation 659 'add' 'add_ln15_33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln15_34 = sext i19 %add_ln15_33" [src/EucHW_RC.cpp:15]   --->   Operation 660 'sext' 'sext_ln15_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 661 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_34 = add i18 %mul_ln15_4, i18 %mul_ln15_5" [src/EucHW_RC.cpp:15]   --->   Operation 661 'add' 'add_ln15_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln15_35 = sext i18 %add_ln15_34" [src/EucHW_RC.cpp:15]   --->   Operation 662 'sext' 'sext_ln15_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 663 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_35 = add i18 %mul_ln15_6, i18 %mul_ln15_7" [src/EucHW_RC.cpp:15]   --->   Operation 663 'add' 'add_ln15_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln15_36 = sext i18 %add_ln15_35" [src/EucHW_RC.cpp:15]   --->   Operation 664 'sext' 'sext_ln15_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (2.13ns)   --->   "%add_ln15_36 = add i19 %sext_ln15_36, i19 %sext_ln15_35" [src/EucHW_RC.cpp:15]   --->   Operation 665 'add' 'add_ln15_36' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln15_37 = sext i19 %add_ln15_36" [src/EucHW_RC.cpp:15]   --->   Operation 666 'sext' 'sext_ln15_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (2.16ns)   --->   "%add_ln15_37 = add i20 %sext_ln15_37, i20 %sext_ln15_34" [src/EucHW_RC.cpp:15]   --->   Operation 667 'add' 'add_ln15_37' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 668 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_38 = add i18 %mul_ln15_8, i18 %mul_ln15_9" [src/EucHW_RC.cpp:15]   --->   Operation 668 'add' 'add_ln15_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln15_39 = sext i18 %add_ln15_38" [src/EucHW_RC.cpp:15]   --->   Operation 669 'sext' 'sext_ln15_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 670 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_39 = add i18 %mul_ln15_10, i18 %mul_ln15_11" [src/EucHW_RC.cpp:15]   --->   Operation 670 'add' 'add_ln15_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln15_40 = sext i18 %add_ln15_39" [src/EucHW_RC.cpp:15]   --->   Operation 671 'sext' 'sext_ln15_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 672 [1/1] (2.13ns)   --->   "%add_ln15_40 = add i19 %sext_ln15_40, i19 %sext_ln15_39" [src/EucHW_RC.cpp:15]   --->   Operation 672 'add' 'add_ln15_40' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln15_41 = sext i19 %add_ln15_40" [src/EucHW_RC.cpp:15]   --->   Operation 673 'sext' 'sext_ln15_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 674 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_41 = add i18 %mul_ln15_12, i18 %mul_ln15_13" [src/EucHW_RC.cpp:15]   --->   Operation 674 'add' 'add_ln15_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln15_42 = sext i18 %add_ln15_41" [src/EucHW_RC.cpp:15]   --->   Operation 675 'sext' 'sext_ln15_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 676 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_42 = add i18 %mul_ln15_14, i18 %mul_ln15_15" [src/EucHW_RC.cpp:15]   --->   Operation 676 'add' 'add_ln15_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln15_43 = sext i18 %add_ln15_42" [src/EucHW_RC.cpp:15]   --->   Operation 677 'sext' 'sext_ln15_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 678 [1/1] (2.13ns)   --->   "%add_ln15_43 = add i19 %sext_ln15_43, i19 %sext_ln15_42" [src/EucHW_RC.cpp:15]   --->   Operation 678 'add' 'add_ln15_43' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln15_44 = sext i19 %add_ln15_43" [src/EucHW_RC.cpp:15]   --->   Operation 679 'sext' 'sext_ln15_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 680 [1/1] (2.16ns)   --->   "%add_ln15_44 = add i20 %sext_ln15_44, i20 %sext_ln15_41" [src/EucHW_RC.cpp:15]   --->   Operation 680 'add' 'add_ln15_44' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 681 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_46 = add i18 %mul_ln15_16, i18 %mul_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 681 'add' 'add_ln15_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 682 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_47 = add i18 %mul_ln15_18, i18 %mul_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 682 'add' 'add_ln15_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 683 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_49 = add i18 %mul_ln15_20, i18 %mul_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 683 'add' 'add_ln15_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 684 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_50 = add i18 %mul_ln15_22, i18 %mul_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 684 'add' 'add_ln15_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 685 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_53 = add i18 %mul_ln15_24, i18 %mul_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 685 'add' 'add_ln15_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 686 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_54 = add i18 %mul_ln15_26, i18 %mul_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 686 'add' 'add_ln15_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 687 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_56 = add i18 %mul_ln15_28, i18 %mul_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 687 'add' 'add_ln15_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 688 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_57 = add i18 %mul_ln15_30, i18 %mul_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 688 'add' 'add_ln15_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.40>
ST_8 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln15_38 = sext i20 %add_ln15_37" [src/EucHW_RC.cpp:15]   --->   Operation 689 'sext' 'sext_ln15_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln15_45 = sext i20 %add_ln15_44" [src/EucHW_RC.cpp:15]   --->   Operation 690 'sext' 'sext_ln15_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 691 [1/1] (2.19ns)   --->   "%add_ln15_45 = add i21 %sext_ln15_45, i21 %sext_ln15_38" [src/EucHW_RC.cpp:15]   --->   Operation 691 'add' 'add_ln15_45' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_46 = add i18 %mul_ln15_16, i18 %mul_ln15_17" [src/EucHW_RC.cpp:15]   --->   Operation 692 'add' 'add_ln15_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln15_47 = sext i18 %add_ln15_46" [src/EucHW_RC.cpp:15]   --->   Operation 693 'sext' 'sext_ln15_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 694 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_47 = add i18 %mul_ln15_18, i18 %mul_ln15_19" [src/EucHW_RC.cpp:15]   --->   Operation 694 'add' 'add_ln15_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln15_48 = sext i18 %add_ln15_47" [src/EucHW_RC.cpp:15]   --->   Operation 695 'sext' 'sext_ln15_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (2.13ns)   --->   "%add_ln15_48 = add i19 %sext_ln15_48, i19 %sext_ln15_47" [src/EucHW_RC.cpp:15]   --->   Operation 696 'add' 'add_ln15_48' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln15_49 = sext i19 %add_ln15_48" [src/EucHW_RC.cpp:15]   --->   Operation 697 'sext' 'sext_ln15_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 698 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_49 = add i18 %mul_ln15_20, i18 %mul_ln15_21" [src/EucHW_RC.cpp:15]   --->   Operation 698 'add' 'add_ln15_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln15_50 = sext i18 %add_ln15_49" [src/EucHW_RC.cpp:15]   --->   Operation 699 'sext' 'sext_ln15_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 700 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_50 = add i18 %mul_ln15_22, i18 %mul_ln15_23" [src/EucHW_RC.cpp:15]   --->   Operation 700 'add' 'add_ln15_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln15_51 = sext i18 %add_ln15_50" [src/EucHW_RC.cpp:15]   --->   Operation 701 'sext' 'sext_ln15_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 702 [1/1] (2.13ns)   --->   "%add_ln15_51 = add i19 %sext_ln15_51, i19 %sext_ln15_50" [src/EucHW_RC.cpp:15]   --->   Operation 702 'add' 'add_ln15_51' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln15_52 = sext i19 %add_ln15_51" [src/EucHW_RC.cpp:15]   --->   Operation 703 'sext' 'sext_ln15_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 704 [1/1] (2.16ns)   --->   "%add_ln15_52 = add i20 %sext_ln15_52, i20 %sext_ln15_49" [src/EucHW_RC.cpp:15]   --->   Operation 704 'add' 'add_ln15_52' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 705 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_53 = add i18 %mul_ln15_24, i18 %mul_ln15_25" [src/EucHW_RC.cpp:15]   --->   Operation 705 'add' 'add_ln15_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln15_54 = sext i18 %add_ln15_53" [src/EucHW_RC.cpp:15]   --->   Operation 706 'sext' 'sext_ln15_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 707 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_54 = add i18 %mul_ln15_26, i18 %mul_ln15_27" [src/EucHW_RC.cpp:15]   --->   Operation 707 'add' 'add_ln15_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln15_55 = sext i18 %add_ln15_54" [src/EucHW_RC.cpp:15]   --->   Operation 708 'sext' 'sext_ln15_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 709 [1/1] (2.13ns)   --->   "%add_ln15_55 = add i19 %sext_ln15_55, i19 %sext_ln15_54" [src/EucHW_RC.cpp:15]   --->   Operation 709 'add' 'add_ln15_55' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln15_56 = sext i19 %add_ln15_55" [src/EucHW_RC.cpp:15]   --->   Operation 710 'sext' 'sext_ln15_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 711 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_56 = add i18 %mul_ln15_28, i18 %mul_ln15_29" [src/EucHW_RC.cpp:15]   --->   Operation 711 'add' 'add_ln15_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln15_57 = sext i18 %add_ln15_56" [src/EucHW_RC.cpp:15]   --->   Operation 712 'sext' 'sext_ln15_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 713 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_57 = add i18 %mul_ln15_30, i18 %mul_ln15_31" [src/EucHW_RC.cpp:15]   --->   Operation 713 'add' 'add_ln15_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln15_58 = sext i18 %add_ln15_57" [src/EucHW_RC.cpp:15]   --->   Operation 714 'sext' 'sext_ln15_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 715 [1/1] (2.13ns)   --->   "%add_ln15_58 = add i19 %sext_ln15_58, i19 %sext_ln15_57" [src/EucHW_RC.cpp:15]   --->   Operation 715 'add' 'add_ln15_58' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln15_59 = sext i19 %add_ln15_58" [src/EucHW_RC.cpp:15]   --->   Operation 716 'sext' 'sext_ln15_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 717 [1/1] (2.16ns)   --->   "%add_ln15_59 = add i20 %sext_ln15_59, i20 %sext_ln15_56" [src/EucHW_RC.cpp:15]   --->   Operation 717 'add' 'add_ln15_59' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.42>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln15_46 = sext i21 %add_ln15_45" [src/EucHW_RC.cpp:15]   --->   Operation 718 'sext' 'sext_ln15_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln15_53 = sext i20 %add_ln15_52" [src/EucHW_RC.cpp:15]   --->   Operation 719 'sext' 'sext_ln15_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln15_60 = sext i20 %add_ln15_59" [src/EucHW_RC.cpp:15]   --->   Operation 720 'sext' 'sext_ln15_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (2.19ns)   --->   "%add_ln15_60 = add i21 %sext_ln15_60, i21 %sext_ln15_53" [src/EucHW_RC.cpp:15]   --->   Operation 721 'add' 'add_ln15_60' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln15_61 = sext i21 %add_ln15_60" [src/EucHW_RC.cpp:15]   --->   Operation 722 'sext' 'sext_ln15_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (2.22ns)   --->   "%add_ln15_61 = add i22 %sext_ln15_61, i22 %sext_ln15_46" [src/EucHW_RC.cpp:15]   --->   Operation 723 'add' 'add_ln15_61' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.99>
ST_10 : Operation 724 [1/1] (0.00ns)   --->   "%res_load = load i27 %res" [src/EucHW_RC.cpp:15]   --->   Operation 724 'load' 'res_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 725 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/EucHW_RC.cpp:10]   --->   Operation 725 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln15_62 = sext i22 %add_ln15_61" [src/EucHW_RC.cpp:15]   --->   Operation 726 'sext' 'sext_ln15_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 727 [1/1] (2.40ns)   --->   "%res_1 = add i27 %res_load, i27 %sext_ln15_62" [src/EucHW_RC.cpp:15]   --->   Operation 727 'add' 'res_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 728 [1/1] (1.58ns)   --->   "%store_ln15 = store i27 %res_1, i27 %res" [src/EucHW_RC.cpp:15]   --->   Operation 728 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx1.case.0"   --->   Operation 729 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 5.55>
ST_11 : Operation 730 [1/1] (0.00ns)   --->   "%res_load_1 = load i27 %res" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 730 'load' 'res_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 731 [9/9] (5.55ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 731 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 7.15>
ST_12 : Operation 732 [8/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 732 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.15>
ST_13 : Operation 733 [7/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 733 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 7.15>
ST_14 : Operation 734 [6/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 734 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 7.15>
ST_15 : Operation 735 [5/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 735 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 7> <Delay = 7.15>
ST_16 : Operation 736 [4/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 736 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 7.15>
ST_17 : Operation 737 [3/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 737 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.15>
ST_18 : Operation 738 [2/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 738 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 6.54>
ST_19 : Operation 739 [1/9] (6.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 739 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 11> <Delay = 1.00>
ST_20 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 740 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 741 [1/1] (1.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_sqrt, i32 %zext_ln840" [src/EucHW_RC.cpp:17]   --->   Operation 741 'write' 'write_ln17' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [src/EucHW_RC.cpp:18]   --->   Operation 742 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'store' operation ('store_ln12', src/EucHW_RC.cpp:12) of constant 0 on local variable 'i' [168]  (1.59 ns)

 <State 2>: 4.89ns
The critical path consists of the following:
	'load' operation ('i', src/EucHW_RC.cpp:12) on local variable 'i' [172]  (0 ns)
	'add' operation ('add_ln15', src/EucHW_RC.cpp:15) [194]  (1.64 ns)
	'getelementptr' operation ('x_1_addr', src/EucHW_RC.cpp:15) [197]  (0 ns)
	'load' operation ('x_1_load', src/EucHW_RC.cpp:15) on array 'x_1' [198]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_0_load', src/EucHW_RC.cpp:15) on array 'x_0' [184]  (3.25 ns)

 <State 4>: 6.22ns
The critical path consists of the following:
	'load' operation ('x_1_load_1', src/EucHW_RC.cpp:15) on array 'x_1' [201]  (3.25 ns)
	'sub' operation ('sub_ln15_1', src/EucHW_RC.cpp:15) [203]  (1.92 ns)
	'mul' operation of DSP[566] ('mul_ln15_1', src/EucHW_RC.cpp:15) [205]  (1.05 ns)

 <State 5>: 6.22ns
The critical path consists of the following:
	'load' operation ('x_17_load', src/EucHW_RC.cpp:15) on array 'x_17' [390]  (3.25 ns)
	'sub' operation ('sub_ln15_17', src/EucHW_RC.cpp:15) [395]  (1.92 ns)
	'mul' operation of DSP[596] ('mul_ln15_17', src/EucHW_RC.cpp:15) [397]  (1.05 ns)

 <State 6>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_16', src/EucHW_RC.cpp:15) [385]  (4.35 ns)

 <State 7>: 6.4ns
The critical path consists of the following:
	'add' operation of DSP[566] ('add_ln15_31', src/EucHW_RC.cpp:15) [566]  (2.1 ns)
	'add' operation ('add_ln15_33', src/EucHW_RC.cpp:15) [570]  (2.14 ns)
	'add' operation ('add_ln15_37', src/EucHW_RC.cpp:15) [578]  (2.17 ns)

 <State 8>: 6.4ns
The critical path consists of the following:
	'add' operation of DSP[596] ('add_ln15_46', src/EucHW_RC.cpp:15) [596]  (2.1 ns)
	'add' operation ('add_ln15_48', src/EucHW_RC.cpp:15) [600]  (2.14 ns)
	'add' operation ('add_ln15_52', src/EucHW_RC.cpp:15) [608]  (2.17 ns)

 <State 9>: 4.42ns
The critical path consists of the following:
	'add' operation ('add_ln15_60', src/EucHW_RC.cpp:15) [624]  (2.2 ns)
	'add' operation ('add_ln15_61', src/EucHW_RC.cpp:15) [626]  (2.23 ns)

 <State 10>: 3.99ns
The critical path consists of the following:
	'load' operation ('res_load', src/EucHW_RC.cpp:15) on local variable 'res' [178]  (0 ns)
	'add' operation ('res', src/EucHW_RC.cpp:15) [628]  (2.4 ns)
	'store' operation ('store_ln15', src/EucHW_RC.cpp:15) of variable 'res', src/EucHW_RC.cpp:15 on local variable 'res' [631]  (1.59 ns)

 <State 11>: 5.56ns
The critical path consists of the following:
	'load' operation ('res_load_1', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) on local variable 'res' [634]  (0 ns)
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (5.56 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 18>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (7.15 ns)

 <State 19>: 6.54ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [635]  (6.54 ns)

 <State 20>: 1ns
The critical path consists of the following:
	s_axi write operation ('write_ln17', src/EucHW_RC.cpp:17) on port 'y_sqrt' (src/EucHW_RC.cpp:17) [637]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
