#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fe55969c90 .scope module, "top_tb" "top_tb" 2 4;
 .timescale -9 -11;
P_0x55fe55969e20 .param/l "CLOCK_FREQUENCY_HZ" 1 2 16, +C4<00000010110111000110110000000000>;
P_0x55fe55969e60 .param/real "CLOCK_TIME_NS" 1 2 17, Cr<m5355555555555800gfc6>; value=20.8333
P_0x55fe55969ea0 .param/l "MICROSECOND" 1 2 11, +C4<00000000000000000000001111101000>;
P_0x55fe55969ee0 .param/l "MILLISECOND" 1 2 10, +C4<00000000000011110100001001000000>;
P_0x55fe55969f20 .param/l "NANOSECOND" 1 2 12, +C4<00000000000000000000000000000001>;
P_0x55fe55969f60 .param/l "NANOSECOND_PER_SECOND" 1 2 13, +C4<00111011100110101100101000000000>;
P_0x55fe55969fa0 .param/real "PULSE_WIDTH_NS" 1 2 19, Cr<m5355555555555800gfc5>; value=10.4167
P_0x55fe55969fe0 .param/l "SECOND" 1 2 9, +C4<00111011100110101100101000000000>;
P_0x55fe5596a020 .param/l "SIM_DURATION_NS" 1 2 21, +C4<0000000000000000000000000000000000000000001011011100011011000000>;
v0x55fe5598b920_0 .var "eth_rx_clk", 0 0;
v0x55fe5598b9e0_0 .var "fpga_clk", 0 0;
S_0x55fe55965940 .scope module, "top" "top" 2 54, 3 18 0, S_0x55fe55969c90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK48";
    .port_info 1 /INPUT 1 "CLK125";
    .port_info 2 /OUTPUT 4 "ETH_TX";
    .port_info 3 /OUTPUT 4 "ETH_RX";
v0x55fe5598b040_0 .net "CLK125", 0 0, v0x55fe5598b920_0;  1 drivers
v0x55fe5598b130_0 .net "CLK48", 0 0, v0x55fe5598b9e0_0;  1 drivers
v0x55fe5598b220_0 .net "ETH_RX", 3 0, L_0x55fe5598bb40;  1 drivers
v0x55fe5598b2c0_0 .net "ETH_TX", 3 0, L_0x55fe5598baa0;  1 drivers
L_0x7fbfa841b0f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fe5598b3a0_0 .net *"_ivl_9", 3 0, L_0x7fbfa841b0f0;  1 drivers
v0x55fe5598b4d0_0 .net "clk10", 0 0, L_0x55fe5599bdf0;  1 drivers
v0x55fe5598b570_0 .var "ctr", 3 0;
o0x7fbfa84644c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fe5598b660_0 .net "odata", 7 0, o0x7fbfa84644c8;  0 drivers
v0x55fe5598b740_0 .net "odata2", 7 0, v0x55fe5598a9e0_0;  1 drivers
L_0x55fe5598baa0 .part o0x7fbfa84644c8, 0, 4;
L_0x55fe5598bb40 .part v0x55fe5598a9e0_0, 0, 4;
L_0x55fe5599bf80 .concat [ 4 4 0 0], v0x55fe5598b570_0, L_0x7fbfa841b0f0;
S_0x55fe55965b20 .scope module, "cd" "clock_divider" 3 31, 3 1 0, S_0x55fe55965940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tick";
P_0x55fe55953440 .param/l "COUNTER" 0 3 2, +C4<00000000000000000000000000001010>;
P_0x55fe55953480 .param/l "MAX_CTR" 1 3 8, +C4<00000000000000000000000000000100>;
v0x55fe55959ab0_0 .net *"_ivl_0", 31 0, L_0x55fe5598bc60;  1 drivers
L_0x7fbfa841b018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe559584a0_0 .net *"_ivl_3", 27 0, L_0x7fbfa841b018;  1 drivers
L_0x7fbfa841b060 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55fe55988440_0 .net/2u *"_ivl_4", 31 0, L_0x7fbfa841b060;  1 drivers
v0x55fe55988530_0 .net "clk", 0 0, v0x55fe5598b9e0_0;  alias, 1 drivers
v0x55fe559885f0_0 .var "ctr", 3 0;
o0x7fbfa8464108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe55988720_0 .net "rst", 0 0, o0x7fbfa8464108;  0 drivers
v0x55fe559887e0_0 .net "tick", 0 0, L_0x55fe5599bdf0;  alias, 1 drivers
E_0x55fe55964990 .event posedge, v0x55fe55988530_0;
L_0x55fe5598bc60 .concat [ 4 28 0 0], v0x55fe559885f0_0, L_0x7fbfa841b018;
L_0x55fe5599bdf0 .cmp/eq 32, L_0x55fe5598bc60, L_0x7fbfa841b060;
S_0x55fe55988920 .scope module, "dp_ebr" "dual_port_ram_inferred" 3 42, 4 1 0, S_0x55fe55965940;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "WrAddress";
    .port_info 1 /INPUT 4 "RdAddress";
    .port_info 2 /INPUT 1 "RdClock";
    .port_info 3 /INPUT 1 "WrClock";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 8 "Data";
    .port_info 6 /OUTPUT 8 "Q";
P_0x55fe55965d50 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000001010>;
P_0x55fe55965d90 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x55fe5598a900_0 .net "Data", 7 0, L_0x55fe5599bf80;  1 drivers
v0x55fe5598a9e0_0 .var "Q", 7 0;
v0x55fe5598aac0_0 .net "RdAddress", 3 0, v0x55fe5598b570_0;  1 drivers
v0x55fe5598ab80_0 .net "RdClock", 0 0, v0x55fe5598b920_0;  alias, 1 drivers
L_0x7fbfa841b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe5598ac40_0 .net "WE", 0 0, L_0x7fbfa841b0a8;  1 drivers
v0x55fe5598ad50_0 .net "WrAddress", 3 0, v0x55fe5598b570_0;  alias, 1 drivers
v0x55fe5598ae10_0 .net "WrClock", 0 0, v0x55fe5598b9e0_0;  alias, 1 drivers
v0x55fe5598aee0 .array "storage", 9 0, 7 0;
E_0x55fe55964280 .event posedge, v0x55fe5598ab80_0;
S_0x55fe55988d30 .scope generate, "genblk1[0]" "genblk1[0]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55988f50 .param/l "i" 0 4 21, +C4<00>;
S_0x55fe55989030 .scope generate, "genblk1[1]" "genblk1[1]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55989230 .param/l "i" 0 4 21, +C4<01>;
S_0x55fe559892f0 .scope generate, "genblk1[2]" "genblk1[2]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55989500 .param/l "i" 0 4 21, +C4<010>;
S_0x55fe559895c0 .scope generate, "genblk1[3]" "genblk1[3]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe559897a0 .param/l "i" 0 4 21, +C4<011>;
S_0x55fe55989880 .scope generate, "genblk1[4]" "genblk1[4]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55989ab0 .param/l "i" 0 4 21, +C4<0100>;
S_0x55fe55989b90 .scope generate, "genblk1[5]" "genblk1[5]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55989d70 .param/l "i" 0 4 21, +C4<0101>;
S_0x55fe55989e50 .scope generate, "genblk1[6]" "genblk1[6]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe5598a030 .param/l "i" 0 4 21, +C4<0110>;
S_0x55fe5598a110 .scope generate, "genblk1[7]" "genblk1[7]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe5598a2f0 .param/l "i" 0 4 21, +C4<0111>;
S_0x55fe5598a3d0 .scope generate, "genblk1[8]" "genblk1[8]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe55989a60 .param/l "i" 0 4 21, +C4<01000>;
S_0x55fe5598a640 .scope generate, "genblk1[9]" "genblk1[9]" 4 21, 4 21 0, S_0x55fe55988920;
 .timescale -9 -11;
P_0x55fe5598a820 .param/l "i" 0 4 21, +C4<01001>;
    .scope S_0x55fe55965b20;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fe559885f0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x55fe55965b20;
T_1 ;
    %wait E_0x55fe55964990;
    %load/vec4 v0x55fe55988720_0;
    %load/vec4 v0x55fe559887e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe559885f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55fe559885f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fe559885f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe55988d30;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55fe55989030;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x55fe559892f0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55fe559895c0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x55fe55989880;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x55fe55989b90;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x55fe55989e50;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x55fe5598a110;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x55fe5598a3d0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x55fe5598a640;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe5598aee0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x55fe55988920;
T_12 ;
    %wait E_0x55fe55964990;
    %load/vec4 v0x55fe5598ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55fe5598a900_0;
    %load/vec4 v0x55fe5598ad50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe5598aee0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fe55988920;
T_13 ;
    %wait E_0x55fe55964280;
    %load/vec4 v0x55fe5598aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fe5598aee0, 4;
    %assign/vec4 v0x55fe5598a9e0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fe55965940;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fe5598b570_0, 0, 4;
    %end;
    .thread T_14;
    .scope S_0x55fe55965940;
T_15 ;
    %wait E_0x55fe55964990;
    %load/vec4 v0x55fe5598b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55fe5598b570_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe5598b570_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55fe5598b570_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fe5598b570_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fe55969c90;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe5598b9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe5598b920_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55fe55969c90;
T_17 ;
    %delay 1042, 0;
    %load/vec4 v0x55fe5598b9e0_0;
    %inv;
    %store/vec4 v0x55fe5598b9e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55fe55969c90;
T_18 ;
    %delay 400, 0;
    %load/vec4 v0x55fe5598b920_0;
    %inv;
    %store/vec4 v0x55fe5598b920_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55fe55969c90;
T_19 ;
    %vpi_call 2 64 "$dumpfile", "build/top.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fe55969c90 {0 0 0};
    %delay 300000000, 0;
    %vpi_call 2 75 "$display", "Finished!" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim.v";
    "top.v";
    "dpram.v";
