ENOMEM	,	V_40
ctrl_outw	,	F_13
tpu_driver	,	V_42
ctrl_inb	,	F_4
rating	,	V_33
dev_info	,	F_28
platform_driver_unregister	,	F_34
ctrl_inw	,	F_2
raw_spin_unlock_irqrestore	,	F_10
pdev	,	V_22
dev	,	V_28
enable	,	V_35
ctrl_outb	,	F_14
lock	,	V_18
clocksource_register_hz	,	F_23
val	,	V_7
unlikely	,	F_5
res	,	V_24
o1	,	V_11
o2	,	V_12
clk	,	V_30
read	,	V_34
tpu_get_counter	,	F_3
"failed to get I/O memory\n"	,	L_1
resource	,	V_23
CLOCK_SOURCE_IS_CONTINUOUS	,	V_38
platform_driver_register	,	F_32
PTR_ERR	,	F_21
clk_get_rate	,	F_24
cs_enabled	,	V_19
TSR	,	V_13
raw_spin_lock_irqsave	,	F_9
tpu_clocksource_disable	,	F_15
"fck"	,	L_2
name	,	V_32
platform_get_resource	,	F_17
GFP_KERNEL	,	V_39
platform_set_drvdata	,	F_25
devm_kzalloc	,	F_29
TCR	,	V_20
tcnt	,	V_3
platform_get_drvdata	,	F_27
tpu_init	,	F_31
cs_to_priv	,	F_6
ENXIO	,	V_29
flags	,	V_16
dev_err	,	F_18
clocksource	,	V_14
tpu_probe	,	F_26
TCNT	,	V_5
EBUSY	,	V_41
tpu_remove	,	F_30
tpu_clocksource_enable	,	F_11
IORESOURCE_MEM	,	V_26
value	,	V_17
clk_get	,	F_19
mask	,	V_37
read_tcnt32	,	F_1
"kept as earlytimer\n"	,	L_4
tpu_setup	,	F_16
start	,	V_31
WARN_ON	,	F_12
mapbase1	,	V_4
tpu_clocksource_read	,	F_8
mapbase2	,	V_6
tpu_priv	,	V_1
CH_L	,	V_25
p	,	V_2
cs	,	V_15
CH_H	,	V_27
container_of	,	F_7
cycle_t	,	T_1
disable	,	V_36
tpu_exit	,	F_33
__init	,	T_2
__exit	,	T_3
v1	,	V_8
v2	,	V_9
v3	,	V_10
platform_device	,	V_21
CLOCKSOURCE_MASK	,	F_22
"can't get clk\n"	,	L_3
IS_ERR	,	F_20
