$date
	Sun Oct 23 06:18:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#307433
b10100 !
1"
#307434
b10100 &
b10100 %
1$
#307435
0"
#307438
b1010 &
b1010 %
#307442
b101 &
b101 %
#307446
b10000 &
b10000 %
#307450
b1000 &
b1000 %
#307454
b100 &
b100 %
#307458
b10 &
b10 %
#307462
b1 &
1#
b1 %
#307466
b0 &
b0 %
0#
0$
#1330329
b11000 !
1"
#1330330
b11000 &
b11000 %
1$
#1330331
0"
#1330334
b1100 &
b1100 %
#1330338
b110 &
b110 %
#1330342
b11 &
b11 %
#1330346
b1010 &
b1010 %
#1330350
b101 &
b101 %
#1330354
b10000 &
b10000 %
#1330358
b1000 &
b1000 %
#1330362
b100 &
b100 %
#1330366
b10 &
b10 %
#1330370
b1 &
b1 %
1#
#1330374
b0 &
0#
b0 %
0$
#2278017
b1011 !
1"
#2278018
b1011 &
b1011 %
1$
#2278019
0"
#2278022
b100010 &
b100010 %
#2278026
b10001 &
b10001 %
#2278030
b110100 &
b110100 %
#2278034
b11010 &
b11010 %
#2278038
b1101 &
b1101 %
#2278042
b101000 &
b101000 %
#2278046
b10100 &
b10100 %
#2278050
b1010 &
b1010 %
#2278054
b101 &
b101 %
#2278058
b10000 &
b10000 %
#2278062
b1000 &
b1000 %
#2278066
b100 &
b100 %
#2278070
b10 &
b10 %
#2278074
b1 &
b1 %
1#
#2278078
b0 &
0#
b0 %
0$
#4500012
