// Seed: 481097102
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output wor id_6,
    output wand id_7,
    output supply1 id_8,
    input uwire id_9,
    input wand id_10,
    output tri0 id_11
);
  assign id_1 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_4 = 32'd53
) (
    output tri0 _id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wire _id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri1 id_7
    , id_26,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    inout tri id_11,
    input tri0 id_12,
    input wor id_13,
    output wand id_14,
    output supply0 id_15,
    input tri0 id_16,
    output tri1 id_17,
    output tri id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    output wor id_24
);
  logic [id_4  ==  1  +  id_0 : 1] id_27 = 1;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_19,
      id_2,
      id_23,
      id_19,
      id_1,
      id_18,
      id_17,
      id_9,
      id_13,
      id_14
  );
endmodule
