===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.3113 seconds

  ----Wall Time----  ----Name----
    3.7969 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1021 (  9.3%)    Parse modules
    0.6584 (  2.0%)    Verify circuit
   17.4955 ( 52.5%)  'firrtl.circuit' Pipeline
    1.3862 (  4.2%)    'firrtl.module' Pipeline
    1.2957 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0905 (  0.3%)      LowerCHIRRTLPass
    0.1075 (  0.3%)    InferWidths
    0.8132 (  2.4%)    InferResets
    0.0503 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0805 (  0.2%)    WireDFT
    0.0840 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7146 (  2.1%)    LowerFIRRTLTypes
    7.2114 ( 21.6%)    'firrtl.module' Pipeline
    0.7933 (  2.4%)      ExpandWhens
    0.0207 (  0.1%)      RemoveInvalid
    5.9809 ( 18.0%)      Canonicalizer
    0.4164 (  1.3%)      InferReadWrite
    0.5480 (  1.6%)    Inliner
    1.0932 (  3.3%)    IMConstProp
    0.0632 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0591 (  0.2%)    BlackBoxReader
    0.0591 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4460 ( 13.3%)    'firrtl.module' Pipeline
    4.4460 ( 13.3%)      Canonicalizer
    0.4193 (  1.3%)    RemoveUnusedPorts
    0.0615 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3908 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4716 ( 10.4%)  LowerFIRRTLToHW
    0.0600 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9660 ( 11.9%)  'hw.module' Pipeline
    0.8769 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4460 (  7.3%)    Canonicalizer
    0.6430 (  1.9%)    HWCleanup
    0.8075 (  2.4%)  'hw.module' Pipeline
    0.0767 (  0.2%)    HWLegalizeModules
    0.7308 (  2.2%)    PrettifyVerilog
    3.5751 ( 10.7%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   33.3113 (100.0%)  Total

{
  totalTime: 33.336,
  maxMemory: 701693952
}
