Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 15:57:17 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                51201        0.010        0.000                      0                51125       -1.667       -5.001                       3                 17746  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
clk_pl_0                                                  {0.000 5.000}        10.000          100.000         
design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
rgmii_rxc                                                 {0.000 4.000}        8.000           125.000         
sys_clk_clk_p                                             {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_axi_ethernet_0_refclk_0               {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_axi_ethernet_0_refclk_0               {0.000 4.000}        8.000           125.000         
    design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                           5.394        0.000                      0                43184        0.010        0.000                      0                43184        3.500        0.000                       0                 14409  
rgmii_rxc                                          5.301        0.000                      0                 3516        0.015        0.000                      0                 3516        3.227        0.000                       0                  1466  
sys_clk_clk_p                                                                                                                                                                                  0.750        0.000                       0                     1  
  clk_out1_design_1_axi_ethernet_0_refclk_0        3.174        0.000                      0                   31        0.062        0.000                      0                   31       -1.667       -5.001                       3                    24  
  clk_out2_design_1_axi_ethernet_0_refclk_0        4.897        0.000                      0                 4383        0.010        0.000                      0                 4383        3.280        0.000                       0                  1846  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                            To Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                            --------                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_axi_ethernet_0_refclk_0             clk_pl_0                                                    4.949        0.000                      0                   33                                                                        
clk_pl_0                                              rgmii_rxc                                                   5.270        0.000                      0                    9                                                                        
design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  rgmii_rxc                                                   0.630        0.000                      0                    5        0.644        0.000                      0                    5  
clk_pl_0                                              clk_out2_design_1_axi_ethernet_0_refclk_0                   3.826        0.000                      0                   97                                                                        
rgmii_rxc                                             clk_out2_design_1_axi_ethernet_0_refclk_0                   5.494        0.000                      0                   58                                                                        
clk_out2_design_1_axi_ethernet_0_refclk_0             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk        0.015        0.000                      0                    5        0.770        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rgmii_rxc          rgmii_rxc                7.438        0.000                      0                    1        0.112        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.555ns (13.268%)  route 3.628ns (86.732%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 11.896 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.747ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.195     5.816    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X6Y169         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     5.980 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[9]_i_1/O
                         net (fo=2, routed)           0.404     6.384    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[9]_i_1_n_0
    SLICE_X6Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.729    11.896    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X6Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[9]/C
                         clock pessimism              0.128    12.024    
                         clock uncertainty           -0.174    11.850    
    SLICE_X6Y168         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    11.778    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[9]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.555ns (13.268%)  route 3.628ns (86.732%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 11.896 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.747ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.195     5.816    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X6Y169         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     5.980 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[9]_i_1/O
                         net (fo=2, routed)           0.404     6.384    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[9]_i_1_n_0
    SLICE_X6Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.729    11.896    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X6Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/C
                         clock pessimism              0.128    12.024    
                         clock uncertainty           -0.174    11.850    
    SLICE_X6Y168         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    11.778    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.475ns (11.591%)  route 3.623ns (88.409%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.747ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.247     5.868    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X8Y168         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.084     5.952 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[4]_i_1/O
                         net (fo=2, routed)           0.347     6.299    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[4]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.732    11.899    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[4]/C
                         clock pessimism              0.128    12.027    
                         clock uncertainty           -0.174    11.853    
    SLICE_X8Y167         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.781    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[4]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.475ns (11.591%)  route 3.623ns (88.409%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.747ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.247     5.868    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X8Y168         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.084     5.952 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[4]_i_1/O
                         net (fo=2, routed)           0.347     6.299    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[4]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.732    11.899    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[4]/C
                         clock pessimism              0.128    12.027    
                         clock uncertainty           -0.174    11.853    
    SLICE_X8Y167         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    11.781    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[4]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.453ns (11.169%)  route 3.603ns (88.831%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.747ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.247     5.868    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X8Y168         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     5.930 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[3]_i_1/O
                         net (fo=2, routed)           0.327     6.257    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[3]_i_1_n_0
    SLICE_X8Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.738    11.905    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[3]/C
                         clock pessimism              0.128    12.033    
                         clock uncertainty           -0.174    11.859    
    SLICE_X8Y168         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    11.787    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[3]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.453ns (11.169%)  route 3.603ns (88.831%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.747ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.247     5.868    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X8Y168         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     5.930 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[3]_i_1/O
                         net (fo=2, routed)           0.327     6.257    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[3]_i_1_n_0
    SLICE_X8Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.738    11.905    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[3]/C
                         clock pessimism              0.128    12.033    
                         clock uncertainty           -0.174    11.859    
    SLICE_X8Y168         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    11.787    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[3]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.504ns (12.438%)  route 3.548ns (87.562%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.747ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.131     5.752    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X7Y169         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.865 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1/O
                         net (fo=2, routed)           0.388     6.253    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1_n_0
    SLICE_X9Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.737    11.904    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X9Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/C
                         clock pessimism              0.128    12.032    
                         clock uncertainty           -0.174    11.858    
    SLICE_X9Y168         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    11.786    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.504ns (12.438%)  route 3.548ns (87.562%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.747ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.131     5.752    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X7Y169         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     5.865 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1/O
                         net (fo=2, routed)           0.388     6.253    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1_n_0
    SLICE_X9Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.737    11.904    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X9Y168         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/C
                         clock pessimism              0.128    12.032    
                         clock uncertainty           -0.174    11.858    
    SLICE_X9Y168         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    11.786    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.505ns (12.485%)  route 3.540ns (87.515%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.747ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.133     5.754    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X7Y169         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     5.868 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[0]_i_1/O
                         net (fo=2, routed)           0.378     6.246    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[0]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.732    11.899    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[0]/C
                         clock pessimism              0.128    12.027    
                         clock uncertainty           -0.174    11.853    
    SLICE_X8Y167         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    11.781    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[0]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.505ns (12.485%)  route 3.540ns (87.515%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.826ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.747ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.994     2.201    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X9Y180         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.297 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.619     3.916    design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X21Y122        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.111 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=552, routed)         1.410     5.521    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_WrCE_reg_reg_1
    SLICE_X7Y170         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     5.621 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=35, routed)          0.133     5.754    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X7Y169         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     5.868 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[0]_i_1/O
                         net (fo=2, routed)           0.378     6.246    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[0]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.732    11.899    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X8Y167         FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]/C
                         clock pessimism              0.128    12.027    
                         clock uncertainty           -0.174    11.853    
    SLICE_X8Y167         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    11.781    design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.071ns (29.583%)  route 0.169ns (70.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.741ns (routing 0.747ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.826ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.741     1.908    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X20Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.979 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1091]/Q
                         net (fo=1, routed)           0.169     2.148    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIA0
    SLICE_X17Y68         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       2.024     2.231    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X17Y68         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism             -0.172     2.059    
    SLICE_X17Y68         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.138    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.736ns (routing 0.747ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.826ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.736     1.903    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y70         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     1.974 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/Q
                         net (fo=1, routed)           0.182     2.156    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIC0
    SLICE_X13Y69         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       2.029     2.236    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X13Y69         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/CLK
                         clock pessimism             -0.172     2.064    
    SLICE_X13Y69         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     2.146    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.071ns (37.968%)  route 0.116ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.716ns (routing 0.747ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.826ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.716     1.883    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X17Y96         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.954 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1085]/Q
                         net (fo=2, routed)           0.116     2.070    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[27]
    SLICE_X15Y98         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.970     2.177    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X15Y98         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/C
                         clock pessimism             -0.173     2.004    
    SLICE_X15Y98         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.059    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1131]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.073ns (30.672%)  route 0.165ns (69.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.692ns (routing 0.747ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.826ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.692     1.859    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X3Y69          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.932 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1131]/Q
                         net (fo=1, routed)           0.165     2.097    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIF0
    SLICE_X4Y67          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.971     2.178    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X4Y67          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF/CLK
                         clock pessimism             -0.173     2.005    
    SLICE_X4Y67          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.086    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.071ns (30.603%)  route 0.161ns (69.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.682ns (routing 0.747ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.826ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.682     1.849    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.920 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/Q
                         net (fo=1, routed)           0.161     2.081    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIG0
    SLICE_X7Y85          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.954     2.161    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X7Y85          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK
                         clock pessimism             -0.173     1.988    
    SLICE_X7Y85          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.070    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.070ns (34.146%)  route 0.135ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.686ns (routing 0.747ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.826ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.686     1.853    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.923 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/Q
                         net (fo=1, routed)           0.135     2.058    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIE1
    SLICE_X5Y87          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.950     2.157    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X5Y87          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1/CLK
                         clock pessimism             -0.173     1.984    
    SLICE_X5Y87          RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.047    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1176]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.548%)  route 0.110ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.691ns (routing 0.747ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.826ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.691     1.858    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X2Y77          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.927 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1176]/Q
                         net (fo=1, routed)           0.110     2.037    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIG1
    SLICE_X2Y76          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.988     2.195    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X2Y76          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/CLK
                         clock pessimism             -0.232     1.963    
    SLICE_X2Y76          RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     2.026    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.069ns (36.702%)  route 0.119ns (63.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.731ns (routing 0.747ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.826ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.731     1.898    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y118        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     1.967 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/Q
                         net (fo=1, routed)           0.119     2.086    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[29]
    SLICE_X19Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.985     2.192    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X19Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/C
                         clock pessimism             -0.172     2.020    
    SLICE_X19Y116        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.075    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.721ns (routing 0.747ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.826ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.721     1.888    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X15Y98         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.958 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/Q
                         net (fo=2, routed)           0.110     2.068    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[20]
    SLICE_X13Y98         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.969     2.176    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X13Y98         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.173     2.003    
    SLICE_X13Y98         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     2.056    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.070ns (42.683%)  route 0.094ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.840ns (routing 0.747ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.081ns (routing 0.826ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       1.840     2.007    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X28Y111        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.077 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_1_reg[7]/Q
                         net (fo=2, routed)           0.094     2.171    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_1[7]
    SLICE_X27Y111        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y79        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14409, routed)       2.081     2.288    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X27Y111        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[7]/C
                         clock pessimism             -0.182     2.106    
    SLICE_X27Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.159    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y23   design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y21   design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y40   design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y40   design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y24   design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y25   design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y17   design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X17Y108  design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.195ns (7.704%)  route 2.336ns (92.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 10.232 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.829ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.240     5.286    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.628    10.232    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[17]/C
                         clock pessimism              0.433    10.664    
                         clock uncertainty           -0.035    10.629    
    SLICE_X22Y129        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    10.587    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[17]
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.195ns (7.704%)  route 2.336ns (92.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 10.232 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.829ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.240     5.286    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.628    10.232    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/C
                         clock pessimism              0.433    10.664    
                         clock uncertainty           -0.035    10.629    
    SLICE_X22Y129        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    10.587    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.195ns (7.704%)  route 2.336ns (92.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 10.232 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.829ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.240     5.286    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.628    10.232    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[0]/C
                         clock pessimism              0.433    10.664    
                         clock uncertainty           -0.035    10.629    
    SLICE_X22Y129        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    10.587    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[0]
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.195ns (7.683%)  route 2.343ns (92.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.829ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.247     5.293    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.637    10.241    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[19]/C
                         clock pessimism              0.433    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X21Y129        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    10.595    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[19]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.195ns (7.683%)  route 2.343ns (92.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.829ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.247     5.293    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.637    10.241    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[1]/C
                         clock pessimism              0.433    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X21Y129        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    10.595    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[1]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.195ns (7.683%)  route 2.343ns (92.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.829ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.247     5.293    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.637    10.241    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[1]/C
                         clock pessimism              0.433    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X21Y129        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043    10.595    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[1]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.195ns (8.055%)  route 2.226ns (91.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 10.223 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.829ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.130     5.176    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.619    10.223    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[2]/C
                         clock pessimism              0.433    10.655    
                         clock uncertainty           -0.035    10.620    
    SLICE_X22Y127        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    10.578    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[2]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.195ns (8.055%)  route 2.226ns (91.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 10.223 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.829ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.130     5.176    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.619    10.223    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[3]/C
                         clock pessimism              0.433    10.655    
                         clock uncertainty           -0.035    10.620    
    SLICE_X22Y127        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    10.578    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[3]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.195ns (8.055%)  route 2.226ns (91.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 10.223 - 8.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.829ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.842     2.755    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y135        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.851 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]/Q
                         net (fo=4, routed)           1.096     3.947    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_42_in
    SLICE_X22Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.046 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1/O
                         net (fo=48, routed)          1.130     5.176    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.619    10.223    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[3]/C
                         clock pessimism              0.433    10.655    
                         clock uncertainty           -0.035    10.620    
    SLICE_X22Y127        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    10.578    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_reg[3]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.303ns (11.995%)  route 2.223ns (88.005%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 10.302 - 8.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.913ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.829ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.847     2.760    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_rxc_0
    SLICE_X19Y137        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y137        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.857 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=352, routed)         1.606     4.463    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLK_ENABLE_IN
    SLICE_X22Y129        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     4.605 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word[0]_i_3/O
                         net (fo=1, routed)           0.559     5.164    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word[0]_i_3_n_0
    SLICE_X23Y127        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.228 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word[0]_i_1/O
                         net (fo=1, routed)           0.058     5.286    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word[0]_i_1_n_0
    SLICE_X23Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.698    10.302    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X23Y127        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word_reg[0]/C
                         clock pessimism              0.435    10.737    
                         clock uncertainty           -0.035    10.701    
    SLICE_X23Y127        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    10.728    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_vld_packed_word_reg[0]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.838%)  route 0.115ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.605ns (routing 0.829ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.913ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     0.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.605     2.209    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_axi_clk
    SLICE_X15Y139        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.279 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG6_reg[7]/Q
                         net (fo=3, routed)           0.115     2.394    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG6[7]
    SLICE_X14Y137        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.844     2.757    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_axi_clk
    SLICE_X14Y137        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG7_reg[7]/C
                         clock pessimism             -0.433     2.324    
    SLICE_X14Y137        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.379    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RXD_REG7_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.073ns (38.021%)  route 0.119ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.615ns (routing 0.829ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.913ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     0.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.615     2.219    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/rx_axi_clk
    SLICE_X4Y132         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.292 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_reg[7]/Q
                         net (fo=3, routed)           0.119     2.411    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_reg_n_0_[7]
    SLICE_X3Y132         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.860     2.773    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/rx_axi_clk
    SLICE_X3Y132         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/C
                         clock pessimism             -0.433     2.340    
    SLICE_X3Y132         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.393    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/DATA_VALID_FINAL_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_data_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.069ns (37.097%)  route 0.117ns (62.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.615ns (routing 0.829ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.913ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     0.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.615     2.219    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_axi_clk
    SLICE_X14Y137        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/DATA_VALID_FINAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.288 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/DATA_VALID_FINAL_reg/Q
                         net (fo=2, routed)           0.117     2.405    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/int_rx_data_valid_in
    SLICE_X15Y136        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_data_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.853     2.766    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_axi_clk
    SLICE_X15Y136        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_data_valid_int_reg/C
                         clock pessimism             -0.433     2.333    
    SLICE_X15Y136        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.386    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_data_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      0.929ns (routing 0.467ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.519ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.929     1.249    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X17Y136        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.288 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value_reg[0]/Q
                         net (fo=1, routed)           0.038     1.326    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/D[0]
    SLICE_X17Y136        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.050     1.594    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X17Y136        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                         clock pessimism             -0.339     1.255    
    SLICE_X17Y136        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.302    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/STATISTICS_VECTOR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.072ns (35.468%)  route 0.131ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.605ns (routing 0.829ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.913ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     0.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.605     2.209    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_axi_clk
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/STATISTICS_VECTOR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     2.281 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/STATISTICS_VECTOR_reg[5]/Q
                         net (fo=3, routed)           0.131     2.412    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector[5]
    SLICE_X14Y133        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.852     2.765    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X14Y133        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[5]/C
                         clock pessimism             -0.433     2.332    
    SLICE_X14Y133        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.387    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.944ns (routing 0.467ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.519ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.944     1.264    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y133        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.303 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/Q
                         net (fo=2, routed)           0.072     1.375    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg_n_0_[1][30]
    SLICE_X20Y133        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.057     1.601    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y133        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][30]/C
                         clock pessimism             -0.298     1.303    
    SLICE_X20Y133        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.350    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.069ns (39.429%)  route 0.106ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.627ns (routing 0.829ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.913ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     0.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.627     2.231    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X19Y132        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.300 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[6]/Q
                         net (fo=2, routed)           0.106     2.406    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[6]
    SLICE_X20Y132        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.845     2.758    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y132        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[6]/C
                         clock pessimism             -0.433     2.325    
    SLICE_X20Y132        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     2.379    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.071ns (54.198%)  route 0.060ns (45.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.934ns (routing 0.467ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.519ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.934     1.254    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.293 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat_reg[2]/Q
                         net (fo=4, routed)           0.054     1.347    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_lat[2]
    SLICE_X19Y129        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.032     1.379 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg[2]_i_1/O
                         net (fo=1, routed)           0.006     1.385    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_cmb[2]
    SLICE_X19Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.065     1.609    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X19Y129        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/C
                         clock pessimism             -0.298     1.311    
    SLICE_X19Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.358    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      0.932ns (routing 0.467ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.519ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.932     1.252    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X19Y155        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.291 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[2]/Q
                         net (fo=4, routed)           0.041     1.332    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg1[2]
    SLICE_X19Y155        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.054     1.598    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X19Y155        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg2_reg[2]/C
                         clock pessimism             -0.340     1.258    
    SLICE_X19Y155        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.305    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rxd_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.072ns (54.962%)  route 0.059ns (45.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.935ns (routing 0.467ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.519ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.935     1.255    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X20Y126        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.294 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/Q
                         net (fo=5, routed)           0.053     1.347    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_25_in
    SLICE_X19Y126        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.380 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1/O
                         net (fo=1, routed)           0.006     1.386    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0
    SLICE_X19Y126        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.061     1.605    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X19Y126        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7]/C
                         clock pessimism             -0.298     1.307    
    SLICE_X19Y126        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.354    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y205  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y205  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Low Pulse Width   Fast    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Low Pulse Width   Fast    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Low Pulse Width   Fast    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
High Pulse Width  Fast    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
High Pulse Width  Fast    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
High Pulse Width  Fast    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.273       3.227      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.271       3.229      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.271       3.229      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.271       3.229      BITSLICE_RX_TX_X0Y205  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.270       3.230      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      3.557         0.295       3.262      BITSLICE_RX_TX_X0Y195  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      3.557         0.294       3.263      BITSLICE_RX_TX_X0Y202  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      3.557         0.294       3.263      BITSLICE_RX_TX_X0Y196  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      3.557         0.294       3.263      BITSLICE_RX_TX_X0Y190  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      3.557         0.293       3.264      BITSLICE_RX_TX_X0Y205  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_p
  To Clock:  sys_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_axi_ethernet_0_refclk_0
  To Clock:  clk_out1_design_1_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.313ns (17.654%)  route 1.460ns (82.346%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.735ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.671ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.735     2.889    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.985 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           1.108     4.093    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X23Y145        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.270 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_3/O
                         net (fo=1, routed)           0.046     4.316    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.356 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1/O
                         net (fo=1, routed)           0.306     4.662    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1_n_0
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.531     8.258    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                         clock pessimism             -0.392     7.866    
                         clock uncertainty           -0.058     7.809    
    SLICE_X23Y145        FDSE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.836    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.096ns (7.711%)  route 1.149ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.735ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.735     2.889    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.985 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           1.149     4.134    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.377     7.878    
                         clock uncertainty           -0.058     7.820    
    SLICE_X23Y145        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.847    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.096ns (8.914%)  route 0.981ns (91.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.735ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.671ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.740     2.894    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.990 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.981     3.971    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.531     8.258    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.376     7.883    
                         clock uncertainty           -0.058     7.825    
    SLICE_X23Y145        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.852    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 8.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.671ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.527     8.254    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism             -0.469     7.786    
                         clock uncertainty           -0.058     7.728    
    SLICE_X23Y145        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072     7.656    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@5.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.098ns (16.092%)  route 0.511ns (83.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.735ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.671ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.645     2.799    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.897 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.511     3.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     5.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     6.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     6.703    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.727 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.531     8.258    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.469     7.790    
                         clock uncertainty           -0.058     7.732    
    SLICE_X23Y145        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     7.660    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.838ns (routing 0.377ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.419ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.838     1.739    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.778 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.078     1.856    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.946     1.479    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism              0.269     1.747    
    SLICE_X22Y145        FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.794    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.878ns (routing 0.377ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.419ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.878     1.779    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.819 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.085     1.904    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.996     1.529    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.266     1.794    
    SLICE_X23Y145        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.841    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      0.878ns (routing 0.377ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.419ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.878     1.779    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.818 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.078     1.896    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.992     1.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.261     1.785    
    SLICE_X23Y145        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.832    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      0.835ns (routing 0.377ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.419ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.835     1.736    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.776 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.081     1.857    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.946     1.479    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism              0.264     1.742    
    SLICE_X22Y145        FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.789    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Net Delay (Source):      0.881ns (routing 0.377ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.419ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.881     1.782    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.821 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.083     1.904    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.996     1.529    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.260     1.788    
    SLICE_X23Y145        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.835    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      0.835ns (routing 0.377ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.419ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.835     1.736    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.776 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.082     1.858    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.946     1.479    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X22Y145        FDPE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism              0.264     1.742    
    SLICE_X22Y145        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.789    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      0.878ns (routing 0.377ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.419ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.878     1.779    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.819 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.091     1.910    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.992     1.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.261     1.785    
    SLICE_X23Y145        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.831    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Net Delay (Source):      0.881ns (routing 0.377ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.419ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.881     1.782    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.822 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.094     1.916    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.996     1.529    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.260     1.788    
    SLICE_X23Y145        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.834    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Net Delay (Source):      0.881ns (routing 0.377ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.419ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.881     1.782    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.821 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/Q
                         net (fo=1, routed)           0.102     1.923    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.996     1.529    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.260     1.788    
    SLICE_X23Y145        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.835    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      0.878ns (routing 0.377ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.419ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.878     1.779    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.818 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.110     1.928    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    design_1_i/axi_ethernet_0_refclk/inst/clk_out1_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.992     1.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y145        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.261     1.785    
    SLICE_X23Y145        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.832    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_axi_ethernet_0_refclk_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X0Y44            design_1_i/axi_ethernet_0_refclk/inst/clkout1_buf/I
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         5.000       3.750      MMCM_X0Y1               design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.550         5.000       4.450      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDSE/C              n/a            0.550         5.000       4.450      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         2.500       2.225      SLICE_X22Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         2.500       2.225      SLICE_X22Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         2.500       2.225      SLICE_X22Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         2.500       2.225      SLICE_X22Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y31  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y30  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y29  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    FDSE/C              n/a            0.275         2.500       2.225      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X23Y145           design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0
  To Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.252ns (46.182%)  route 1.459ns (53.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.883ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.803ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.243     3.403    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y21         RAMB36E2                                     r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      1.003     4.406 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/DOUTADOUT[7]
                         net (fo=5, routed)           1.274     5.680    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Dout[7]
    SLICE_X21Y139        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     5.831 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_3/O
                         net (fo=1, routed)           0.103     5.934    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_3_n_0
    SLICE_X21Y139        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     6.032 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_2/O
                         net (fo=1, routed)           0.082     6.114    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_2_n_0
    SLICE_X21Y139        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.800    11.532    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X21Y139        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[7]/C
                         clock pessimism             -0.488    11.045    
                         clock uncertainty           -0.061    10.984    
    SLICE_X21Y139        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.011    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[7]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.309ns (49.266%)  route 1.348ns (50.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 11.526 - 8.000 ) 
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.883ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.803ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.243     3.403    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y21         RAMB36E2                                     r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.061     4.464 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           1.234     5.698    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxD_2_Mem_Dout[1]
    SLICE_X22Y140        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.798 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[1]_i_3/O
                         net (fo=1, routed)           0.055     5.853    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[1]_i_3_n_0
    SLICE_X22Y140        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     6.001 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[1]_i_1/O
                         net (fo=1, routed)           0.059     6.060    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[1]_i_1_n_0
    SLICE_X22Y140        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.794    11.526    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X22Y140        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/C
                         clock pessimism             -0.488    11.039    
                         clock uncertainty           -0.061    10.978    
    SLICE_X22Y140        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.005    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.555ns (19.131%)  route 2.346ns (80.869%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 11.525 - 8.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.883ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.803ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.023     3.183    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X20Y140        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.278 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.093     3.371    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X20Y140        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     3.548 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.274     4.822    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X25Y120        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.167     4.989 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.789     5.778    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X22Y135        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     5.894 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs[0]_i_1/O
                         net (fo=1, routed)           0.190     6.084    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs[0]_i_1_n_0
    SLICE_X22Y135        FDSE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.793    11.525    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X22Y135        FDSE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/C
                         clock pessimism             -0.439    11.086    
                         clock uncertainty           -0.061    11.025    
    SLICE_X22Y135        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.052    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.473ns (17.532%)  route 2.225ns (82.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 11.628 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.803ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.309     6.004    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.896    11.628    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[3]/C
                         clock pessimism             -0.488    11.141    
                         clock uncertainty           -0.061    11.080    
    SLICE_X25Y116        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.037    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.473ns (17.532%)  route 2.225ns (82.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 11.628 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.803ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.309     6.004    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.896    11.628    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]/C
                         clock pessimism             -0.488    11.141    
                         clock uncertainty           -0.061    11.080    
    SLICE_X25Y116        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.037    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.473ns (17.525%)  route 2.226ns (82.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 11.628 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.803ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.310     6.005    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.896    11.628    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]/C
                         clock pessimism             -0.488    11.141    
                         clock uncertainty           -0.061    11.080    
    SLICE_X25Y116        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    11.038    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.473ns (17.532%)  route 2.225ns (82.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 11.628 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.803ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.309     6.004    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.896    11.628    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]/C
                         clock pessimism             -0.488    11.141    
                         clock uncertainty           -0.061    11.080    
    SLICE_X25Y116        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    11.037    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.473ns (17.525%)  route 2.226ns (82.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 11.628 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.803ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.310     6.005    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.896    11.628    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y116        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[7]/C
                         clock pessimism             -0.488    11.141    
                         clock uncertainty           -0.061    11.080    
    SLICE_X25Y116        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.038    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.473ns (17.603%)  route 2.214ns (82.397%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 11.623 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.803ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.298     5.993    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X26Y117        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.891    11.623    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y117        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[2]/C
                         clock pessimism             -0.488    11.136    
                         clock uncertainty           -0.061    11.075    
    SLICE_X26Y117        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    11.033    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.473ns (17.603%)  route 2.214ns (82.397%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 11.623 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.883ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.803ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.146     3.306    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X25Y120        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     3.404 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm_reg/Q
                         net (fo=4, routed)           0.974     4.378    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/start_txd_fsm
    SLICE_X22Y135        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.458 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.253     4.711    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X21Y137        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.828 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.689     5.517    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X25Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.695 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1/O
                         net (fo=12, routed)          0.298     5.993    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[11]_i_1_n_0
    SLICE_X26Y117        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     8.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     8.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     9.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.891    11.623    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y117        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]/C
                         clock pessimism             -0.488    11.136    
                         clock uncertainty           -0.061    11.075    
    SLICE_X26Y117        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    11.033    design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  5.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.070ns (31.674%)  route 0.151ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.720ns (routing 0.803ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.883ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.720     3.452    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X3Y151         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.522 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/Q
                         net (fo=2, routed)           0.151     3.673    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/D
    SLICE_X4Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.983     3.143    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/WCLK
    SLICE_X4Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.439     3.581    
    SLICE_X4Y151         RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.082     3.663    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.070ns (31.390%)  route 0.153ns (68.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.720ns (routing 0.803ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.883ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.720     3.452    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X3Y151         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.522 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/Q
                         net (fo=2, routed)           0.153     3.675    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/D
    SLICE_X4Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.983     3.143    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/WCLK
    SLICE_X4Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.439     3.581    
    SLICE_X4Y151         RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.079     3.660    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.069ns (36.126%)  route 0.122ns (63.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.773ns (routing 0.803ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.883ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.773     3.505    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X17Y146        FDSE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y146        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     3.574 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][6]/Q
                         net (fo=2, routed)           0.122     3.696    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1]_0[6]
    SLICE_X19Y146        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.027     3.187    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y146        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[2][6]/C
                         clock pessimism              0.439     3.626    
    SLICE_X19Y146        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.681    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.069ns (31.651%)  route 0.149ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.732ns (routing 0.803ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.883ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.732     3.464    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.533 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/Q
                         net (fo=2, routed)           0.149     3.682    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/D
    SLICE_X4Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.986     3.146    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/WCLK
    SLICE_X4Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.439     3.584    
    SLICE_X4Y153         RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.082     3.666    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.070ns (42.424%)  route 0.095ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      1.726ns (routing 0.803ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.883ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.726     3.458    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y153         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.528 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.095     3.623    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X5Y152         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.984     3.144    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X5Y152         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.378     3.522    
    SLICE_X5Y152         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.082     3.604    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.070ns (42.424%)  route 0.095ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      1.728ns (routing 0.803ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.883ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.728     3.460    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.530 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/Q
                         net (fo=2, routed)           0.095     3.625    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/D
    SLICE_X5Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.985     3.145    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/WCLK
    SLICE_X5Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.378     3.523    
    SLICE_X5Y153         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.082     3.605    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.069ns (31.651%)  route 0.149ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.732ns (routing 0.803ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.883ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.732     3.464    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.533 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/Q
                         net (fo=2, routed)           0.149     3.682    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/D
    SLICE_X4Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.986     3.146    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/WCLK
    SLICE_X4Y153         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.439     3.584    
    SLICE_X4Y153         RAMD64E (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.077     3.661    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.761ns (routing 0.803ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.883ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.761     3.493    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X11Y141        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.563 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/Q
                         net (fo=1, routed)           0.118     3.681    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_STATUS_VECTOR[18]
    SLICE_X12Y140        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.006     3.166    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y140        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[18]/C
                         clock pessimism              0.439     3.605    
    SLICE_X12Y140        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     3.660    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.070ns (31.111%)  route 0.155ns (68.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.727ns (routing 0.803ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.883ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.727     3.459    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.529 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/Q
                         net (fo=2, routed)           0.155     3.684    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/D
    SLICE_X5Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.982     3.142    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X5Y151         RAMD64E                                      r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.439     3.580    
    SLICE_X5Y151         RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.082     3.662    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/LEN_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.071ns (34.135%)  route 0.137ns (65.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.773ns (routing 0.803ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.883ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.773     3.505    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X17Y146        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y146        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     3.576 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][6]/Q
                         net (fo=2, routed)           0.137     3.713    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0]_3[6]
    SLICE_X18Y144        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/LEN_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.037     3.197    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X18Y144        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/LEN_reg[14]/C
                         clock pessimism              0.439     3.636    
    SLICE_X18Y144        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     3.691    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/LEN_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_axi_ethernet_0_refclk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y206  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y199  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y192  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y193  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y203  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y204  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         8.000       6.450      RAMB36_X0Y23           design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         8.000       6.450      RAMB36_X0Y21           design_1_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         8.000       6.501      BUFGCE_X0Y32           design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         8.000       6.750      MMCM_X0Y1              design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y199  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y192  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y204  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y206  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y206  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y199  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y192  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y193  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y193  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y204  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y206  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y206  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y199  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y199  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y192  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y192  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y193  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y193  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y203  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y203  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.078ns  (logic 0.243ns (22.542%)  route 0.835ns (77.458%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.772     0.865    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X4Y156         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     1.015 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1/O
                         net (fo=1, routed)           0.063     1.078    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1_n_0
    SLICE_X4Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y156         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.006ns  (logic 0.243ns (24.155%)  route 0.763ns (75.845%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.693     0.786    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X8Y154         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     0.936 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.070     1.006    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X8Y154         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y154         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.997ns  (logic 0.155ns (15.547%)  route 0.842ns (84.453%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.760     0.853    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X4Y156         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.915 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1/O
                         net (fo=1, routed)           0.082     0.997    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1_n_0
    SLICE_X4Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y156         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.990ns  (logic 0.267ns (26.970%)  route 0.723ns (73.030%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.641     0.734    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X8Y154         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     0.908 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1/O
                         net (fo=1, routed)           0.082     0.990    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1_n_0
    SLICE_X8Y154         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y154         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.946ns  (logic 0.243ns (25.687%)  route 0.703ns (74.313%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.633     0.726    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X5Y157         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     0.876 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1/O
                         net (fo=1, routed)           0.070     0.946    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1_n_0
    SLICE_X5Y157         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y157         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.943ns  (logic 0.243ns (25.769%)  route 0.700ns (74.231%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.637     0.730    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X8Y154         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     0.880 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1/O
                         net (fo=1, routed)           0.063     0.943    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1_n_0
    SLICE_X8Y154         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y154         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.891ns  (logic 0.240ns (26.936%)  route 0.651ns (73.064%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.574     0.667    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X5Y157         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     0.814 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1/O
                         net (fo=1, routed)           0.077     0.891    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1_n_0
    SLICE_X5Y157         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y157         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.887ns  (logic 0.131ns (14.769%)  route 0.756ns (85.231%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.679     0.772    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X8Y154         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     0.810 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.077     0.887    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X8Y154         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y154         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.873ns  (logic 0.206ns (23.597%)  route 0.667ns (76.403%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.590     0.683    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X4Y157         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     0.796 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1/O
                         net (fo=1, routed)           0.077     0.873    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1_n_0
    SLICE_X4Y157         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y157         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.842ns  (logic 0.191ns (22.684%)  route 0.651ns (77.316%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X5Y150         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.569     0.662    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X5Y157         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     0.760 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.082     0.842    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X5Y157         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y157         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  5.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.757ns  (logic 0.096ns (12.682%)  route 0.661ns (87.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X8Y152         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.661     0.757    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X12Y157        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y157        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.726ns  (logic 0.095ns (13.085%)  route 0.631ns (86.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X8Y152         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.631     0.726    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X14Y154        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y154        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.644ns  (logic 0.096ns (14.907%)  route 0.548ns (85.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X9Y151         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.548     0.644    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X11Y148        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.604ns  (logic 0.097ns (16.060%)  route 0.507ns (83.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X8Y152         FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.507     0.604    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X11Y150        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.461ns  (logic 0.095ns (20.607%)  route 0.366ns (79.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X7Y149         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.366     0.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X9Y150         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y150         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.344ns  (logic 0.096ns (27.907%)  route 0.248ns (72.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X9Y152         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.248     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X10Y152        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y152        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.866ns  (logic 0.099ns (11.432%)  route 0.767ns (88.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X9Y161         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.767     0.866    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X14Y134        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y134        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.823ns  (logic 0.097ns (11.786%)  route 0.726ns (88.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X9Y162         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.726     0.823    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X14Y134        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y134        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.788ns  (logic 0.093ns (11.802%)  route 0.695ns (88.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162                                     0.000     0.000 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X10Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.695     0.788    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X14Y134        FDRE                                         r  design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  7.239    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 rgmii_rd[0]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.041ns  (logic 0.996ns (95.675%)  route 0.045ns (4.325%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns = ( 12.645 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.325ns (routing 0.000ns, distribution 0.325ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    A5                                                0.000     3.000 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000     3.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    A5                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.347     3.347 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.347    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.347 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     3.392    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    BITSLICE_RX_TX_X0Y196
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.649     4.041 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.041    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    BITSLICE_RX_TX_X0Y196
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     4.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.320 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.325     4.645    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y196
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.645    
                         clock uncertainty           -0.025     4.620    
    BITSLICE_RX_TX_X0Y196
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.671    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 rgmii_rd[1]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.039ns  (logic 0.994ns (95.670%)  route 0.045ns (4.330%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 12.644 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.324ns (routing 0.000ns, distribution 0.324ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    B5                                                0.000     3.000 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    B5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     3.390    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    BITSLICE_RX_TX_X0Y195
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.649     4.039 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.039    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    BITSLICE_RX_TX_X0Y195
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     4.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.320 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.324     4.644    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y195
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.644    
                         clock uncertainty           -0.025     4.619    
    BITSLICE_RX_TX_X0Y195
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.670    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rgmii_rd[2]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.979ns (95.604%)  route 0.045ns (4.396%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns = ( 8.642 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.322ns (routing 0.000ns, distribution 0.322ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    F8                                                0.000    -1.000 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330    -0.670 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -0.670    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -0.670 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045    -0.625    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    BITSLICE_RX_TX_X0Y190
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.649     0.024 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.024    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    BITSLICE_RX_TX_X0Y190
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.322     0.642    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y190
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.642    
                         clock uncertainty           -0.025     0.617    
    BITSLICE_RX_TX_X0Y190
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.053     0.670    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.023ns  (logic 0.978ns (95.602%)  route 0.045ns (4.398%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 12.644 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.324ns (routing 0.000ns, distribution 0.324ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    B8                                                0.000     3.000 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    B8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.329     3.329 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.329    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    B8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.329 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     3.374    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y202
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.649     4.023 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.023    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y202
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     4.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.320 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.324     4.644    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y202
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.644    
                         clock uncertainty           -0.025     4.619    
    BITSLICE_RX_TX_X0Y202
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.670    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 rgmii_rd[3]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.016ns  (logic 0.973ns (95.766%)  route 0.043ns (4.234%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 12.644 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.324ns (routing 0.000ns, distribution 0.324ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    C9                                                0.000     3.000 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000     3.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    C9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.324     3.324 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.324    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.324 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     3.367    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    BITSLICE_RX_TX_X0Y205
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.649     4.016 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.016    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    BITSLICE_RX_TX_X0Y205
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.159 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     4.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.320 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.324     4.644    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y205
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.644    
                         clock uncertainty           -0.025     4.619    
    BITSLICE_RX_TX_X0Y205
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.670    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.883ns (96.713%)  route 0.030ns (3.287%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.500ns
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 5.572 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.500    -2.500    
    F8                                                0.000    -2.500 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -2.500    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270    -2.230 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -2.230    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -2.230 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030    -2.200    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    BITSLICE_RX_TX_X0Y190
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.613    -1.587 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.587    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    BITSLICE_RX_TX_X0Y190
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.449    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334    -3.115    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.087 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.659    -2.428    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y190
                         IDDRE1                                       f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.428    
                         clock uncertainty            0.025    -2.403    
    BITSLICE_RX_TX_X0Y190
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.172    -2.231    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.877ns (96.691%)  route 0.030ns (3.309%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.500ns
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 5.571 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.500    -2.500    
    C9                                                0.000    -2.500 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -2.500    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    C9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.264    -2.236 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -2.236    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -2.236 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030    -2.206    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    BITSLICE_RX_TX_X0Y205
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.613    -1.593 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.593    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    BITSLICE_RX_TX_X0Y205
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.449    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334    -3.115    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.087 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.658    -2.429    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y205
                         IDDRE1                                       f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.429    
                         clock uncertainty            0.025    -2.404    
    BITSLICE_RX_TX_X0Y205
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.152    -2.252    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.252    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.882ns (96.606%)  route 0.031ns (3.394%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.500ns
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 5.572 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.500    -2.500    
    B8                                                0.000    -2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.500    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    B8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269    -2.231 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -2.231    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    B8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -2.231 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.031    -2.200    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y202
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.613    -1.587 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.587    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y202
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.449    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334    -3.115    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.087 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.659    -2.428    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y202
                         IDDRE1                                       f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -2.428    
                         clock uncertainty            0.025    -2.403    
    BITSLICE_RX_TX_X0Y202
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.153    -2.250    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.899ns (96.564%)  route 0.032ns (3.436%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.500ns
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 5.572 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.500    -2.500    
    B5                                                0.000    -2.500 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -2.500    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    B5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    -2.215 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -2.215    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -2.215 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.032    -2.183    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    BITSLICE_RX_TX_X0Y195
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.614    -1.569 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.569    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    BITSLICE_RX_TX_X0Y195
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.449    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334    -3.115    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.087 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.659    -2.428    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y195
                         IDDRE1                                       f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.428    
                         clock uncertainty            0.025    -2.403    
    BITSLICE_RX_TX_X0Y195
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.141    -2.262    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.262    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.899ns (96.668%)  route 0.031ns (3.332%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.500ns
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 5.572 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.500    -2.500    
    A5                                                0.000    -2.500 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -2.500    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    A5                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.286    -2.214 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -2.214    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -2.214 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.031    -2.183    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    BITSLICE_RX_TX_X0Y196
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.613    -1.570 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.570    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    BITSLICE_RX_TX_X0Y196
                         IDDRE1                                       r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.449    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.449 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334    -3.115    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.087 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.659    -2.428    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y196
                         IDDRE1                                       f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.428    
                         clock uncertainty            0.025    -2.403    
    BITSLICE_RX_TX_X0Y196
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.140    -2.263    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.263    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  0.694    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.201ns  (logic 0.209ns (9.496%)  route 1.992ns (90.504%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X6Y156         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         1.558     1.654    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DPRA2
    SLICE_X5Y152         RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.113     1.767 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.434     2.201    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst_n_0
    SLICE_X3Y153         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y153         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.174ns  (logic 0.212ns (9.752%)  route 1.962ns (90.248%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X6Y156         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         1.576     1.672    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DPRA2
    SLICE_X4Y153         RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.116     1.788 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.386     2.174    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst_n_0
    SLICE_X1Y153         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X1Y153         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.139ns  (logic 0.274ns (12.810%)  route 1.865ns (87.190%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.453     1.550    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DPRA0
    SLICE_X7Y155         RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.177     1.727 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.412     2.139    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst_n_0
    SLICE_X5Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y156         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.119ns  (logic 0.243ns (11.468%)  route 1.876ns (88.532%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X5Y158         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=161, routed)         1.470     1.563    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/DPRA1
    SLICE_X2Y153         RAMD64E (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.150     1.713 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.406     2.119    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst_n_0
    SLICE_X4Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y156         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[59]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.112ns  (logic 0.274ns (12.973%)  route 1.838ns (87.027%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.579     1.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DPRA0
    SLICE_X2Y152         RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.177     1.853 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.259     2.112    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst_n_0
    SLICE_X2Y151         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X2Y151         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.905%)  route 1.901ns (90.095%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X6Y156         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=114, routed)         1.573     1.669    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DPRA2
    SLICE_X4Y153         RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.113     1.782 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.328     2.110    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst_n_0
    SLICE_X4Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y156         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.094ns  (logic 0.271ns (12.942%)  route 1.823ns (87.058%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.427     1.524    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DPRA0
    SLICE_X4Y151         RAMD64E (Prop_C6LUT_SLICEM_RADR0_O)
                                                      0.174     1.698 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.396     2.094    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst_n_0
    SLICE_X5Y150         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y150         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.067ns  (logic 0.274ns (13.256%)  route 1.793ns (86.744%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.372     1.469    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DPRA0
    SLICE_X5Y151         RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.177     1.646 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.421     2.067    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst_n_0
    SLICE_X5Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y156         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.043ns  (logic 0.274ns (13.412%)  route 1.769ns (86.588%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.428     1.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA0
    SLICE_X4Y151         RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.177     1.702 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.341     2.043    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst_n_0
    SLICE_X4Y156         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y156         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.027ns  (logic 0.276ns (13.616%)  route 1.751ns (86.384%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X6Y156         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=153, routed)         1.533     1.630    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DPRA0
    SLICE_X2Y152         RAMD64E (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.179     1.809 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.218     2.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst_n_0
    SLICE_X2Y151         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X2Y151         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  4.000    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.533ns  (logic 0.096ns (18.011%)  route 0.437ns (81.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131                                     0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X11Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.437     0.533    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X8Y130         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y130         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.519ns  (logic 0.095ns (18.304%)  route 0.424ns (81.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132                                     0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/C
    SLICE_X10Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/Q
                         net (fo=2, routed)           0.424     0.519    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X8Y132         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y132         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.476ns  (logic 0.096ns (20.168%)  route 0.380ns (79.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X9Y133         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.380     0.476    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X9Y134         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y134         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.461ns  (logic 0.096ns (20.824%)  route 0.365ns (79.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131                                     0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X10Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           0.365     0.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X8Y128         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y128         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.441ns  (logic 0.095ns (21.542%)  route 0.346ns (78.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131                                     0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
    SLICE_X10Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/Q
                         net (fo=2, routed)           0.346     0.441    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X8Y127         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y127         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.435ns  (logic 0.097ns (22.299%)  route 0.338ns (77.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X9Y133         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           0.338     0.435    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X8Y134         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y134         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.426ns  (logic 0.095ns (22.300%)  route 0.331ns (77.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X2Y133         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.331     0.426    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X3Y136         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y136         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.423ns  (logic 0.096ns (22.695%)  route 0.327ns (77.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
    SLICE_X4Y133         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.327     0.423    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X5Y134         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y134         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.409ns  (logic 0.096ns (23.472%)  route 0.313ns (76.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X6Y139         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.313     0.409    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X5Y139         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y139         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.408ns  (logic 0.096ns (23.529%)  route 0.312ns (76.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133                                      0.000     0.000 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/C
    SLICE_X2Y133         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.312     0.408    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X3Y137         FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y137         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  5.619    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_axi_ethernet_0_refclk_0
  To Clock:  design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 1.460ns (87.475%)  route 0.209ns (12.525%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 13.988 - 8.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.190ns (routing 0.883ns, distribution 1.307ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.190     3.350    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y193
                         OSERDESE3                                    r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y193
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.550     3.900 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.056     3.956    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y193
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.214     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.153     4.323    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    D9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.696     5.018 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.018    rgmii_td[1]
    D9                                                                r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        1.845     3.577    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     3.928 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     3.950    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     3.992 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     4.004    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     4.296    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052     5.348 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.113     5.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.526     5.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.988    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.404     5.584    
                         output delay                -0.550     5.034    
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.453ns (87.426%)  route 0.209ns (12.574%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 13.988 - 8.000 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.191ns (routing 0.883ns, distribution 1.308ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.191     3.351    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y206
                         OSERDESE3                                    r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y206
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.550     3.901 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.056     3.957    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y206
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.214     4.171 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.153     4.324    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    B9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.689     5.013 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.013    rgmii_tx_ctl
    B9                                                                r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        1.845     3.577    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     3.928 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     3.950    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     3.992 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     4.004    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     4.296    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052     5.348 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.113     5.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.526     5.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.988    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.404     5.584    
                         output delay                -0.550     5.034    
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 1.454ns (87.170%)  route 0.214ns (12.830%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 13.988 - 8.000 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.165ns (routing 0.883ns, distribution 1.282ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.165     3.325    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y192
                         OSERDESE3                                    r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y192
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.533     3.858 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.056     3.914    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y192
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.217     4.131 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.158     4.289    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.704     4.993 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.993    rgmii_td[0]
    E9                                                                r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        1.845     3.577    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     3.928 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     3.950    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     3.992 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     4.004    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     4.296    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052     5.348 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.113     5.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.526     5.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.988    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.404     5.584    
                         output delay                -0.550     5.034    
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 1.455ns (87.075%)  route 0.216ns (12.925%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 13.988 - 8.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.157ns (routing 0.883ns, distribution 1.274ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.157     3.317    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y203
                         OSERDESE3                                    r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y203
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.554     3.871 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.056     3.927    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y203
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.216     4.143 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.160     4.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    A9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.685     4.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.988    rgmii_td[2]
    A9                                                                r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        1.845     3.577    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     3.928 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     3.950    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     3.992 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     4.004    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     4.296    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052     5.348 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.113     5.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.526     5.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.988    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.404     5.584    
                         output delay                -0.550     5.034    
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@0.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 1.439ns (87.216%)  route 0.211ns (12.784%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 13.988 - 8.000 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.165ns (routing 0.883ns, distribution 1.282ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        2.165     3.325    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y204
                         OSERDESE3                                    r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y204
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.542     3.867 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.056     3.923    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y204
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.208     4.131 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.155     4.286    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    A8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.690     4.975 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.975    rgmii_td[3]
    A8                                                                r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.832    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     1.476 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     1.708    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.732 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        1.845     3.577    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     3.928 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     3.950    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     3.992 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     4.004    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     4.170 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     4.296    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052     5.348 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.113     5.461    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.526     5.988 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.988    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.404     5.584    
                         output delay                -0.550     5.034    
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@-8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 fall@-4.000ns)
  Data Path Delay:        1.107ns  (logic 0.974ns (87.988%)  route 0.133ns (12.012%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.577ns = ( 7.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.803ns, distribution 1.042ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 fall edge)
                                                     -4.000    -4.000 f  
    AE5                                               0.000    -4.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    -3.559 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    -3.519    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.519 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    -3.168    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    -2.524 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -2.292    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.268 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.845    -0.423    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y204
                         OSERDESE3                                    f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y204
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.336    -0.087 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.022    -0.065    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y204
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.122     0.058 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.111     0.169    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    A8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.516     0.685 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     0.685    rgmii_td[3]
    A8                                                                r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                     -8.000    -8.000 r  
    AE5                                               0.000    -8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523    -7.477 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    -7.427    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.427 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404    -7.023    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -7.129 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -6.868    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -6.840 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        2.164    -4.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556    -4.120 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056    -4.064    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061    -4.003 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062    -3.941    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264    -3.677 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374    -3.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195    -2.109 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.158    -1.951    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.700    -1.250 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    -1.250    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.404    -0.847    
                         clock uncertainty            0.061    -0.786    
                         output delay                 0.700    -0.086    
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@-8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 fall@-4.000ns)
  Data Path Delay:        1.128ns  (logic 0.994ns (88.120%)  route 0.134ns (11.880%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.572ns = ( 7.572 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.803ns, distribution 1.037ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 fall edge)
                                                     -4.000    -4.000 f  
    AE5                                               0.000    -4.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    -3.559 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    -3.519    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.519 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    -3.168    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    -2.524 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -2.292    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.268 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.840    -0.428    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y203
                         OSERDESE3                                    f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y203
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.356    -0.072 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.022    -0.050    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y203
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.126     0.077 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.112     0.189    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    A9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.512     0.700 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     0.700    rgmii_td[2]
    A9                                                                r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                     -8.000    -8.000 r  
    AE5                                               0.000    -8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523    -7.477 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    -7.427    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.427 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404    -7.023    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -7.129 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -6.868    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -6.840 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        2.164    -4.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556    -4.120 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056    -4.064    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061    -4.003 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062    -3.941    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264    -3.677 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374    -3.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195    -2.109 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.158    -1.951    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.700    -1.250 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    -1.250    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.404    -0.847    
                         clock uncertainty            0.061    -0.786    
                         output delay                 0.700    -0.086    
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@-8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 fall@-4.000ns)
  Data Path Delay:        1.128ns  (logic 0.993ns (88.027%)  route 0.135ns (11.973%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.577ns = ( 7.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.803ns, distribution 1.042ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 fall edge)
                                                     -4.000    -4.000 f  
    AE5                                               0.000    -4.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    -3.559 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    -3.519    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.519 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    -3.168    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    -2.524 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -2.292    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.268 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.845    -0.423    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y192
                         OSERDESE3                                    f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y192
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.335    -0.088 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.022    -0.066    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y192
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.127     0.062 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.113     0.175    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.530     0.705 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     0.705    rgmii_td[0]
    E9                                                                r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                     -8.000    -8.000 r  
    AE5                                               0.000    -8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523    -7.477 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    -7.427    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.427 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404    -7.023    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -7.129 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -6.868    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -6.840 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        2.164    -4.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556    -4.120 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056    -4.064    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061    -4.003 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062    -3.941    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264    -3.677 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374    -3.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195    -2.109 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.158    -1.951    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.700    -1.250 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    -1.250    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.404    -0.847    
                         clock uncertainty            0.061    -0.786    
                         output delay                 0.700    -0.086    
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@-8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 fall@-4.000ns)
  Data Path Delay:        1.116ns  (logic 0.984ns (88.171%)  route 0.132ns (11.829%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.598ns = ( 7.598 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.803ns, distribution 1.063ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 fall edge)
                                                     -4.000    -4.000 f  
    AE5                                               0.000    -4.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    -3.559 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    -3.519    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.519 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    -3.168    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    -2.524 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -2.292    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.268 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.866    -0.402    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y206
                         OSERDESE3                                    f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y206
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.343    -0.059 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.022    -0.037    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y206
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.125     0.089 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.110     0.199    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    B9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.515     0.714 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     0.714    rgmii_tx_ctl
    B9                                                                r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                     -8.000    -8.000 r  
    AE5                                               0.000    -8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523    -7.477 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    -7.427    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.427 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404    -7.023    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -7.129 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -6.868    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -6.840 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        2.164    -4.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556    -4.120 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056    -4.064    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061    -4.003 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062    -3.941    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264    -3.677 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374    -3.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195    -2.109 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.158    -1.951    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.700    -1.250 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    -1.250    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.404    -0.847    
                         clock uncertainty            0.061    -0.786    
                         output delay                 0.700    -0.086    
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@-8.000ns - clk_out2_design_1_axi_ethernet_0_refclk_0 fall@-4.000ns)
  Data Path Delay:        1.122ns  (logic 0.990ns (88.239%)  route 0.132ns (11.761%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.597ns = ( 7.597 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.803ns, distribution 1.062ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_axi_ethernet_0_refclk_0 fall edge)
                                                     -4.000    -4.000 f  
    AE5                                               0.000    -4.000 f  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    -3.559 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    -3.519    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.519 f  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    -3.168    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    -2.524 f  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -2.292    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.268 f  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1844, routed)        1.865    -0.403    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y193
                         OSERDESE3                                    f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y193
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.343    -0.060 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.022    -0.038    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y193
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.125     0.088 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.110     0.198    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    D9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.522     0.720 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     0.720    rgmii_td[1]
    D9                                                                r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                     -8.000    -8.000 r  
    AE5                                               0.000    -8.000 r  sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523    -7.477 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    -7.427    design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.427 r  design_1_i/axi_ethernet_0_refclk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404    -7.023    design_1_i/axi_ethernet_0_refclk/inst/clk_in1_design_1_axi_ethernet_0_refclk_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -7.129 r  design_1_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -6.868    design_1_i/axi_ethernet_0_refclk/inst/clk_out2_design_1_axi_ethernet_0_refclk_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -6.840 r  design_1_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=1844, routed)        2.164    -4.676    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y199
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556    -4.120 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056    -4.064    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061    -4.003 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062    -3.941    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y198
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264    -3.677 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374    -3.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y199
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195    -2.109 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.158    -1.951    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.700    -1.250 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    -1.250    rgmii_txc
    A7                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.404    -0.847    
                         clock uncertainty            0.061    -0.786    
                         output delay                 0.700    -0.086    
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.805    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.096ns (26.816%)  route 0.262ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.913ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.829ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.551 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.885    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.913 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.817     2.730    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X17Y153        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.826 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.262     3.088    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X16Y153        FDCE                                         f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.284    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.284 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.296     8.580    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.604 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.596    10.200    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X16Y153        FDCE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.433    10.633    
                         clock uncertainty           -0.035    10.597    
    SLICE_X16Y153        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.921ns (routing 0.467ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.519ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.303    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.320 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        0.921     1.241    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X17Y153        FDRE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.280 f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.102     1.382    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X16Y153        FDCE                                         f  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.525    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1454, routed)        1.044     1.588    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X16Y153        FDCE                                         r  design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.298     1.290    
    SLICE_X16Y153        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.270    design_1_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.112    





