// Seed: 3749448114
module module_0;
  final id_1 = id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always
    if (1) begin
      id_4 = id_4;
    end
  wire id_9;
  integer id_10;
  assign id_2 = 1 - 1;
  module_0();
  assign id_5 = id_10 == 1;
  xnor (id_2, id_3, id_4, id_5, id_8, id_9);
endmodule
