{"vcs1":{"timestamp_begin":1731001229.911680710, "rt":2.68, "ut":1.42, "st":0.27}}
{"vcselab":{"timestamp_begin":1731001232.689037216, "rt":1.58, "ut":0.33, "st":0.24}}
{"link":{"timestamp_begin":1731001234.359362602, "rt":0.39, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731001229.017091108}
{"VCS_COMP_START_TIME": 1731001229.017091108}
{"VCS_COMP_END_TIME": 1731001236.164619884}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 334900}}
{"stitch_vcselab": {"peak_mem": 231620}}
