# DIGITAL_VLSI_2025
![gif1](https://www.bing.com/images/search?view=detailV2&ccid=43dGF2HI&id=5E552384C7ECE2456DAF943CA954DC97C7AD07D6&thid=OIP.43dGF2HIqzP7txOtpACYSgAAAA&mediaurl=https%3a%2f%2fi.gifer.com%2fQWc9.gif&exph=400&expw=400&q=digital+vlsi+gifs&simid=608019056426835143&FORM=IRPRST&ck=C3E101836CF8D6647D8AB40B333C0FD9&selectedIndex=31&itb=0)
![vlsi](https://www.bing.com/images/search?view=detailV2&ccid=AOdfSCxL&id=5867DECF1F021EE5E8EBD656EE1C26452103F7FD&thid=OIP.AOdfSCxLFUrgDV4RwV6bBAHaEc&mediaurl=https%3a%2f%2fengineering-sciences.uniroma2.it%2fwp-content%2fuploads%2f2021%2f04%2fVLSI-Circuit-and-Design.jpg&exph=600&expw=1000&q=digital+vlsi&simid=608027629199643686&FORM=IRPRST&ck=855E3E24493A7E835898DD220E773E21&selectedIndex=15&itb=0)
## LECTURE NOTES
  1. [Intro](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L1_Introduction_Course_Outline.pdf)
  2. [Combinational design](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L2_Review_Combinational_Logic_Design.pdf)
  3. [Sequential design](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L3_Review_Sequential_Logic_Design.pdf)
  4. [Verilog intro](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L4_DD_Verilog_Introduction.pdf)
  5. [Verilog Basics](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L5_Verilog_Basics.pdf)
  6. [Modules and Ports](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L6_Modules_and_Ports.pdf)
  7. [Gate level modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L7_Gate_Level_Modelling.pdf)
  8. [Data flow modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L8_Data_Flow_Modelling.pdf)
  9. [Behavioral modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L9_Behavioural_Modeling_Part1.pdf)
  
