Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bb70cd7ca1c3429a880563533c83738b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot bram_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "bram_tb_time_synth.sdf", for root module "bram_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "bram_tb_time_synth.sdf", for root module "bram_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_3...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.bram_top
Compiling module xil_defaultlib.bram_tb
WARNING: [XSIM 43-3373] "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/lab6_studentcode/bram_tb.v" Line 104. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_time_synth
