-- generated by newgenasym Fri Jan 04 15:18:21 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity d_esd is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\1_15\:    INOUT  STD_LOGIC;    
	\1a\:      INOUT  STD_LOGIC;    
	\1c\:      INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\2_24\:    INOUT  STD_LOGIC;    
	\2a\:      INOUT  STD_LOGIC;    
	\2c\:      INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND12:     IN     STD_LOGIC;    
	GND14:     IN     STD_LOGIC;    
	GND16:     IN     STD_LOGIC;    
	GND18:     IN     STD_LOGIC;    
	GND19:     IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND20:     IN     STD_LOGIC;    
	GND21:     IN     STD_LOGIC;    
	IO_1:      INOUT  STD_LOGIC;    
	IO_2:      INOUT  STD_LOGIC;    
	IO_3:      INOUT  STD_LOGIC;    
	IO_4:      INOUT  STD_LOGIC;    
	IO_5:      INOUT  STD_LOGIC;    
	IO_6:      INOUT  STD_LOGIC;    
	LINE1:     INOUT  STD_LOGIC;    
	LINE10:    IN     STD_LOGIC;    
	LINE11:    IN     STD_LOGIC;    
	LINE13:    IN     STD_LOGIC;    
	LINE15:    IN     STD_LOGIC;    
	LINE17:    IN     STD_LOGIC;    
	LINE2:     INOUT  STD_LOGIC;    
	LINE3:     INOUT  STD_LOGIC;    
	LINE4:     INOUT  STD_LOGIC;    
	LINE5:     IN     STD_LOGIC;    
	LINE6:     IN     STD_LOGIC;    
	LINE7:     IN     STD_LOGIC;    
	LINE8:     IN     STD_LOGIC;    
	LINE9:     IN     STD_LOGIC;    
	P1:        INOUT  STD_LOGIC;    
	P2:        INOUT  STD_LOGIC;    
	P3:        INOUT  STD_LOGIC;    
	PWR:       IN     STD_LOGIC);
end d_esd;
