
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034784                       # Number of seconds simulated
sim_ticks                                 34783565025                       # Number of ticks simulated
final_tick                               561087615033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133720                       # Simulator instruction rate (inst/s)
host_op_rate                                   168634                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2118507                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902488                       # Number of bytes of host memory used
host_seconds                                 16418.90                       # Real time elapsed on the host
sim_insts                                  2195541405                       # Number of instructions simulated
sim_ops                                    2768778659                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       231808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       418688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               654208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       558848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            558848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3271                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5111                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4366                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4366                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6664297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12036949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18807963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51519                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             106717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16066438                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16066438                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16066438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6664297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12036949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34874401                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83413826                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31516538                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25712962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101895                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13452196                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12438630                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260318                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92693                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32659931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171233450                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31516538                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15698948                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37129832                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10965975                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4498328                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15899579                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83134810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.547137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.340515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46004978     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028566      3.64%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4573143      5.50%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166293      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219567      2.67%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172382      2.61%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310432      1.58%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796354      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17863095     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83134810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377834                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.052819                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33592996                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4726796                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35450772                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517780                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8846458                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309166                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205062951                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8846458                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35458188                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489459                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1532185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34065277                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2743237                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198987849                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1152532                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279054202                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926287730                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926287730                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107063770                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35883                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8147147                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18244926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9342572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112947                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2904564                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185516265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148235298                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294470                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61785555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189082876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83134810                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29465383     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16671903     20.05%     55.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12145207     14.61%     70.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8015983      9.64%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8059248      9.69%     89.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897870      4.69%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3443088      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       648862      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       787266      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83134810                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808358     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160064     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167610     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    123997064     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872361      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14565086      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7783700      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148235298                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777107                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1136032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381035900                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247336446                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144142857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149371330                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7069116                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2235549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8846458                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252784                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48477                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185550509                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       639117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18244926                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9342572                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145516590                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615814                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2718700                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21210275                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20689880                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7594461                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744514                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144204909                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144142857                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93401063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352224                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.728045                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351989                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62286535                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118831                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74288352                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.177705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28159712     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21390791     28.79%     66.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8082616     10.88%     77.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528862      6.10%     83.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3836873      5.16%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713739      2.31%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1640324      2.21%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120068      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3815367      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74288352                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3815367                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256023672                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379953561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.834138                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.834138                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.198842                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.198842                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653549008                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200482162                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514010                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83413826                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30644760                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24922987                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048906                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13099765                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12082400                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3151260                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90523                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33907190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167402638                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30644760                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15233660                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35166592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10511726                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4953955                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16566648                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82455561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47288969     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1887517      2.29%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2457071      2.98%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3733802      4.53%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3619284      4.39%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2754595      3.34%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1634232      1.98%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2464270      2.99%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16615821     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82455561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367382                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006893                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35033810                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4838472                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33891615                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264082                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8427581                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5202455                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200266383                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8427581                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36875999                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         973584                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1165594                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32270442                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2742354                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194466818                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          780                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1183342                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       862801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270945146                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    905697923                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    905697923                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168507018                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102438117                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41173                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23242                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7757327                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18013564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9561042                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185524                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2938655                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180748243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145634605                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270815                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58759899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178597726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82455561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28420961     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18191240     22.06%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11702582     14.19%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8032078      9.74%     80.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7532324      9.14%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4001184      4.85%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2956120      3.59%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       882545      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       736527      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82455561                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         715240     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146888     14.19%     83.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172801     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121179614     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2057120      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16450      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14365494      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8015927      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145634605                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745929                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1034936                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007106                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375030522                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239548128                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141531387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146669541                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       493473                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6893499                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2433275                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          328                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8427581                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         557963                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96019                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180787419                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1178366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18013564                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9561042                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22726                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          845                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1255920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2408399                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142824530                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13521740                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2810075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21350808                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20001437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7829068                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712240                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141569089                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141531387                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90921152                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255352488                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696738                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356061                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98687225                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121290653                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59497049                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2082750                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74027980                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28300123     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21375687     28.88%     67.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7886209     10.65%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4513531      6.10%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3758310      5.08%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1826616      2.47%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1857824      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       788749      1.07%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3720931      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74027980                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98687225                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121290653                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18247832                       # Number of memory references committed
system.switch_cpus1.commit.loads             11120065                       # Number of loads committed
system.switch_cpus1.commit.membars              16450                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17395663                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109327323                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474839                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3720931                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251094751                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          370007336                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 958265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98687225                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121290653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98687225                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183104                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183104                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       642723043                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195470128                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184985478                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32900                       # number of misc regfile writes
system.l20.replacements                          1826                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          392198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34594                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.337168                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         9661.880704                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.996196                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   913.753671                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           160.590988                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22016.778441                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.294857                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000458                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027886                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.004901                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.671899                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        31250                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  31251                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10491                       # number of Writeback hits
system.l20.Writeback_hits::total                10491                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        31250                       # number of demand (read+write) hits
system.l20.demand_hits::total                   31251                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        31250                       # number of overall hits
system.l20.overall_hits::total                  31251                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1811                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1826                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1811                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1826                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1811                       # number of overall misses
system.l20.overall_misses::total                 1826                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1674866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    172362268                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      174037134                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1674866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    172362268                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       174037134                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1674866                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    172362268                       # number of overall miss cycles
system.l20.overall_miss_latency::total      174037134                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33061                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33077                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10491                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10491                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33061                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33077                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33061                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33077                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.054778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.055205                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.054778                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.055205                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.054778                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.055205                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 95175.189398                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 95310.588171                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 95175.189398                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 95310.588171                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 95175.189398                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 95310.588171                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                1698                       # number of writebacks
system.l20.writebacks::total                     1698                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1811                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1826                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1811                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1826                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1811                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1826                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    158830641                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    160394597                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    158830641                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    160394597                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    158830641                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    160394597                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.054778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.055205                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.054778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.055205                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.054778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.055205                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87703.280508                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87839.319277                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87703.280508                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87839.319277                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87703.280508                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87839.319277                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3285                       # number of replacements
system.l21.tagsinuse                     32767.973155                       # Cycle average of tags in use
system.l21.total_refs                          739846                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36053                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.521066                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13060.896515                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997223                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1663.675854                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             5.705431                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18023.698132                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.398587                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.050771                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000174                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.550040                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48380                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48380                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27550                       # number of Writeback hits
system.l21.Writeback_hits::total                27550                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48380                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48380                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48380                       # number of overall hits
system.l21.overall_hits::total                  48380                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3264                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3278                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3271                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3285                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3271                       # number of overall misses
system.l21.overall_misses::total                 3285                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1169098                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    293867738                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      295036836                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       589072                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       589072                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1169098                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    294456810                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       295625908                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1169098                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    294456810                       # number of overall miss cycles
system.l21.overall_miss_latency::total      295625908                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51644                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51658                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27550                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27550                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51651                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51665                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51651                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51665                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.063202                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.063456                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.063329                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.063583                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.063329                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.063583                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        83507                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90033.007966                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90005.136059                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 84153.142857                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 84153.142857                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        83507                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90020.424946                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89992.666058                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        83507                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90020.424946                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89992.666058                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2668                       # number of writebacks
system.l21.writebacks::total                     2668                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3264                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3278                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3271                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3285                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3271                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3285                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    268534743                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    269596520                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       533842                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       533842                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    269068585                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    270130362                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1061777                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    269068585                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    270130362                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063202                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.063456                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.063329                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.063583                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.063329                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.063583                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82271.673713                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82244.209884                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 76263.142857                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 76263.142857                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82258.815347                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82231.464840                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75841.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82258.815347                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82231.464840                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015907210                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198933.354978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15899558                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15899558                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15899558                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15899558                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15899558                       # number of overall hits
system.cpu0.icache.overall_hits::total       15899558                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1989111                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1989111                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15899579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15899579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15899579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15899579                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15899579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15899579                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33061                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163642085                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33317                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.669268                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10361474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10361474                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17434323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17434323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17434323                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17434323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66492                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66492                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66492                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66492                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66492                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66492                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1636358384                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1636358384                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1636358384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1636358384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1636358384                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1636358384                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500815                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500815                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500815                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500815                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006376                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006376                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003799                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003799                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003799                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003799                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24609.853576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24609.853576                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24609.853576                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24609.853576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24609.853576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24609.853576                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10491                       # number of writebacks
system.cpu0.dcache.writebacks::total            10491                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33431                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33431                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33061                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33061                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33061                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    424132934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    424132934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    424132934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    424132934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    424132934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    424132934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12828.799310                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12828.799310                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12828.799310                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12828.799310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12828.799310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12828.799310                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997220                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013428425                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039091.398390                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997220                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16566630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16566630                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16566630                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16566630                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16566630                       # number of overall hits
system.cpu1.icache.overall_hits::total       16566630                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1599677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1599677                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1599677                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1599677                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1599677                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1599677                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16566648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16566648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16566648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16566648                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16566648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16566648                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88870.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88870.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88870.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88870.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1187239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1187239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1187239                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1187239                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84802.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84802.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51651                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172897782                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51907                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3330.914559                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.275155                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.724845                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10286369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10286369                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7089807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7089807                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16450                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16450                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17376176                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17376176                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17376176                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17376176                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       129990                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129990                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4047                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4047                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134037                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134037                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3569936390                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3569936390                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    343868488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    343868488                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3913804878                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3913804878                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3913804878                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3913804878                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10416359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10416359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7093854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7093854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17510213                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17510213                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17510213                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17510213                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012479                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000570                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007655                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27463.161705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27463.161705                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84968.739313                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84968.739313                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29199.436559                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29199.436559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29199.436559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29199.436559                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1439248                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 71962.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27550                       # number of writebacks
system.cpu1.dcache.writebacks::total            27550                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78346                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4040                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4040                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82386                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51644                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51651                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51651                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51651                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    695711315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    695711315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       596072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       596072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    696307387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    696307387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    696307387                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    696307387                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002950                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13471.290276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13471.290276                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 85153.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85153.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13481.004956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13481.004956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13481.004956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13481.004956                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
