 
cpldfit:  version J.36                              Xilinx Inc.
                                  Fitter Report
Design Name: convolution                         Date:  5-21-2023,  7:27PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
13 /36  ( 36%) 22  /180  ( 12%) 18 /108 ( 17%)   0  /36  (  0%) 15 /34  ( 44%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          10/18        8/54       13/90       4/17
FB2           3/18       10/54        9/90       3/17
             -----       -----       -----      -----    
             13/36       18/108      22/180      7/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    13      28
Output        :    7           7    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     15          15

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 13 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                Pts   Inps          No.  Type    Use     Mode Rate State
C<1>                                2     4     FB1_2   41   I/O     O       LOW  FAST 
C<5>                                2     4     FB1_8   3    I/O     O       LOW  FAST 
C<0>                                1     2     FB1_12  8    I/O     O       LOW  FAST 
C<6>                                1     2     FB1_16  16   I/O     O       LOW  FAST 
C<2>                                3     4     FB2_2   38   I/O     O       LOW  FAST 
C<3>                                3     4     FB2_9   30   I/O     O       LOW  FAST 
C<4>                                3     4     FB2_14  22   I/O     O       LOW  FAST 

** 6 Buried Nodes **

Signal                              Total Total Loc     Pwr  Reg Init
Name                                Pts   Inps          Mode State
add0007_and0000/add0007_and0000_D2  1     2     FB1_11  LOW  
add0004_and0000/add0004_and0000_D2  1     2     FB1_13  LOW  
add0001_and0000/add0001_and0000_D2  1     2     FB1_14  LOW  
_mult0002/_mult0002_D2              1     2     FB1_15  LOW  
_add0006/_add0006_D2                1     2     FB1_17  LOW  
_add0003/_add0003_D                 2     4     FB1_18  LOW  

** 8 Inputs **

Signal                              Loc     Pin  Pin     Pin     
Name                                        No.  Type    Use     
y<3>                                FB2_1   39   I/O     I
x<1>                                FB2_5   34   GTS/I/O I
y<1>                                FB2_6   33   GSR/I/O I
x<2>                                FB2_8   31   I/O     I
x<3>                                FB2_11  28   I/O     I
y<0>                                FB2_12  27   I/O     I
x<0>                                FB2_13  23   I/O     I
y<2>                                FB2_15  21   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
C<1>                  2       0     0   3     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
C<5>                  2       0     0   3     FB1_8   3     I/O     O
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0     0   5     FB1_10  6     I/O     
add0007_and0000/add0007_and0000_D2
                      1       0     0   4     FB1_11  7     I/O     (b)
C<0>                  1       0     0   4     FB1_12  8     I/O     O
add0004_and0000/add0004_and0000_D2
                      1       0     0   4     FB1_13  12    I/O     (b)
add0001_and0000/add0001_and0000_D2
                      1       0     0   4     FB1_14  13    I/O     (b)
_mult0002/_mult0002_D2
                      1       0     0   4     FB1_15  14    I/O     (b)
C<6>                  1       0     0   4     FB1_16  16    I/O     O
_add0006/_add0006_D2
                      1       0     0   4     FB1_17  18    I/O     (b)
_add0003/_add0003_D   2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: x<0>               4: x<3>               7: y<2> 
  2: x<1>               5: y<0>               8: y<3> 
  3: x<2>               6: y<1>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C<1>                 XX..XX.................................. 4
C<5>                 ..XX..XX................................ 4
add0007_and0000/add0007_and0000_D2 
                     ..X...X................................. 2
C<0>                 X...X................................... 2
add0004_and0000/add0004_and0000_D2 
                     ..X..X.................................. 2
add0001_and0000/add0001_and0000_D2 
                     .X...X.................................. 2
_mult0002/_mult0002_D2 
                     X.....X................................. 2
C<6>                 ...X...X................................ 2
_add0006/_add0006_D2 
                     .X.....X................................ 2
_add0003/_add0003_D  XX....XX................................ 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
C<2>                  3       0     0   2     FB2_2   38    I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O I
(unused)              0       0     0   5     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     I
C<3>                  3       0     0   2     FB2_9   30    I/O     O
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     I
(unused)              0       0     0   5     FB2_12  27    I/O     I
(unused)              0       0     0   5     FB2_13  23    I/O     I
C<4>                  3       0     0   2     FB2_14  22    I/O     O
(unused)              0       0     0   5     FB2_15  21    I/O     I
(unused)              0       0     0   5     FB2_16  20    I/O     
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: _add0003/_add0003_D                  5: add0004_and0000/add0004_and0000_D2   8: x<3> 
  2: _add0006/_add0006_D2                 6: add0007_and0000/add0007_and0000_D2   9: y<0> 
  3: _mult0002/_mult0002_D2               7: x<2>                                10: y<1> 
  4: add0001_and0000/add0001_and0000_D2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C<2>                 ..XX..X.X............................... 4
C<3>                 X...X..XX............................... 4
C<4>                 .X...X.X.X.............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


C(0) <= (x(0) AND y(0));


C(1) <= (x(1) AND y(0))
	 XOR 
C(1) <= (y(1) AND x(0));


C(2) <= (x(2) AND y(0))
	 XOR 
C(2) <= ((add0001_and0000/add0001_and0000_D2 AND 
	NOT _mult0002/_mult0002_D2)
	OR (NOT add0001_and0000/add0001_and0000_D2 AND 
	_mult0002/_mult0002_D2));


C(3) <= (y(0) AND x(3))
	 XOR 
C(3) <= ((add0004_and0000/add0004_and0000_D2 AND 
	NOT _add0003/_add0003_D)
	OR (NOT add0004_and0000/add0004_and0000_D2 AND 
	_add0003/_add0003_D));


C(4) <= (y(1) AND x(3))
	 XOR 
C(4) <= ((_add0006/_add0006_D2 AND 
	NOT add0007_and0000/add0007_and0000_D2)
	OR (NOT _add0006/_add0006_D2 AND 
	add0007_and0000/add0007_and0000_D2));


C(5) <= (y(2) AND x(3))
	 XOR 
C(5) <= (y(3) AND x(2));


C(6) <= (y(3) AND x(3));


_add0003/_add0003_D <= (x(1) AND y(2))
	 XOR 
_add0003/_add0003_D <= (y(3) AND x(0));


_add0006/_add0006_D2 <= (y(3) AND x(1));


_mult0002/_mult0002_D2 <= (x(0) AND y(2));


add0001_and0000/add0001_and0000_D2 <= (x(1) AND y(1));


add0004_and0000/add0004_and0000_D2 <= (x(2) AND y(1));


add0007_and0000/add0007_and0000_D2 <= (x(2) AND y(2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 x<0>                          
  2 KPR                              24 TDO                           
  3 C<5>                             25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 y<0>                          
  6 KPR                              28 x<3>                          
  7 KPR                              29 KPR                           
  8 C<0>                             30 C<3>                          
  9 TDI                              31 x<2>                          
 10 TMS                              32 KPR                           
 11 TCK                              33 y<1>                          
 12 KPR                              34 x<1>                          
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 C<6>                             38 C<2>                          
 17 GND                              39 y<3>                          
 18 KPR                              40 KPR                           
 19 KPR                              41 C<1>                          
 20 KPR                              42 KPR                           
 21 y<2>                             43 KPR                           
 22 C<4>                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
