// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
{
  // Name of the sim cfg - typically same as the name of the DUT.
  name: tl_agent

  // Top level dut name (sv module).
  dut: tl_host_if

  // Top level testbench name (sv module).
  tb: tb

  // Simulator used to sign off this block
  tool: vcs

  // Fusesoc core file used for building the file list.
  fusesoc_core: lowrisc:dv:tl_agent_sim:0.1

  // Import additional common sim cfg files.
  import_cfgs: [// Project wide common sim cfg file
                "{proj_root}/hw/dv/tools/dvsim/common_sim_cfg.hjson"]

  // Default iterations for all tests - each test entry can override this.
  reseed: 50

  // Default UVM test and seq class name.
  uvm_test: tl_agent_base_test
  uvm_test_seq: tl_agent_base_vseq

  // Enable cdc instrumentation.
  run_opts: ["+cdc_instrumentation_enabled=1"]

  run_modes: [
    {
      name: vcs_disable_cg_mode
      run_opts: ["-covg_disable_cg"]
    }
    // Xcelium does not support the -covg_disable_cg flag
    {
      name: xcelium_disable_cg_mode
      run_opts: []
    }
    {
      name: disable_cg_mode
      en_run_modes: ["{tool}_disable_cg_mode"]
    }
  ]

  // List of test specifications.
  tests: [
    {
      name: tl_agent_smoke
      uvm_test_seq: tl_agent_base_vseq
      en_run_modes: ["{tool}_disable_cg_mode"]
    }
  ]

  // List of regressions.
  regressions: [
    {
      name: smoke
      tests: ["tl_agent_smoke"]
    }
  ]
}
