
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-RDKBJ92

Implementation : synthesis

# Written on Wed Jan  4 07:26:08 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_multicycle_path -setup_only 2 -from [get_cells { PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select* }]
	@E:MF1028:"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":71:0:71:0|Parameter "-setup_only" is not valid.
	@N:Z112:"d:/se50p/se_50_p_bsp/libero/pcie_gen2_ep_demo_se50p_mpf100t_v2021.2/designer/top/synthesis.fdc":71:0:71:0|Constraint will be disabled.



Clock Summary
*************

          Start                                                                               Requested     Requested     Clock                                                                                Clock                   Clock
Level     Clock                                                                               Frequency     Period        Type                                                                                 Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                           33.3 MHz      30.003        declared                                                                             default_clkgroup        1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                           50.0 MHz      20.000        generated (from REF_CLK_0)                                                           default_clkgroup        1506 
2 ..          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                              200.0 MHz     5.000         generated (from REF_CLK_0)                                                           default_clkgroup        27526
2 ..          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                              800.0 MHz     1.250         generated (from REF_CLK_0)                                                           default_clkgroup        73   
2 ..          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                                              800.0 MHz     1.250         generated (from REF_CLK_0)                                                           default_clkgroup        20   
2 ..          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0                                              800.0 MHz     1.250         generated (from REF_CLK_0)                                                           default_clkgroup        0    
                                                                                                                                                                                                                                            
0 -       PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK                     160.0 MHz     6.250         declared                                                                             default_clkgroup        1    
1 .         PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV                          80.0 MHz      12.500        generated (from PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK)     default_clkgroup        0    
                                                                                                                                                                                                                                            
0 -       PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK                          125.0 MHz     8.000         declared                                                                             default_clkgroup        0    
                                                                                                                                                                                                                                            
0 -       REF_CLK_PAD_P                                                                       100.0 MHz     10.000        declared                                                                             default_clkgroup        0    
                                                                                                                                                                                                                                            
0 -       System                                                                              100.0 MHz     10.000        system                                                                               system_clkgroup         0    
                                                                                                                                                                                                                                            
0 -       PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_4     26   
                                                                                                                                                                                                                                            
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_2     10   
                                                                                                                                                                                                                                            
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_0     10   
                                                                                                                                                                                                                                            
0 -       COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0]                             100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_5     1    
                                                                                                                                                                                                                                            
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_3     1    
                                                                                                                                                                                                                                            
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                                                                             Inferred_clkgroup_1     1    
============================================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                                    Clock     Source                                                                                        Clock Pin                                                                            Non-clock Pin                                           Non-clock Pin                                                  
Clock                                                                               Load      Pin                                                                                           Seq Example                                                                          Seq Example                                             Comb Example                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                           1         REF_CLK_0(port)                                                                               PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                         -                                                       CLKINT_0.I(BUFG)                                               
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                             1506      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                  PF_DDR4_SS_0.CCC_0.pll_inst_0.REF_CLK_0                                              -                                                       PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                       
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                                  27526     PF_DDR4_SS_0.CCC_0.pll_inst_0.OUT1(PLL)                                                       SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.B_CLK     -                                                       PF_DDR4_SS_0.CCC_0.clkint_4.I(BUFG)                            
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                                  73        PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)               PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                -                                                       PF_DDR4_SS_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                                                  20        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                        -                                                       PF_DDR4_SS_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                   
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0                                                  0         PF_DDR4_SS_0.CCC_0.pll_inst_0.OUT0(PLL)                                                       -                                                                                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK                     1         PCIe_EP_0.PCIe_TL_CLK_0.OSC_160MHz_0.OSC_160MHz_0.I_OSC_160.CLK(OSC_RC160MHZ)                 PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD.A                                 -                                                       -                                                              
PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV                            0         PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD.Y_DIV(ICB_CLKDIV)                          -                                                                                    PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK                        PCIe_EP_0.PCIe_TL_CLK_0.NGMUX_0.NGMUX_0.I_NGMUX.CLK0(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                        
PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK                          0         PCIe_EP_0.PCIe_TX_PLL_0.PCIe_TX_PLL_0.txpll_isnt_0.DIV_CLK(TX_PLL)                            -                                                                                    PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK                        PCIe_EP_0.PCIe_TL_CLK_0.NGMUX_0.NGMUX_0.I_NGMUX.CLK1(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                        
REF_CLK_PAD_P                                                                       0         REF_CLK_PAD_P(port)                                                                           -                                                                                    PCIe_EP_0.PCIex4_0.PCIESS_LANE2_Pipe_AXI1.REF_CLK_P     PCIe_EP_0.PCIe_REF_CLK_0.I_IO.PAD_P(XCVR_REF_CLK)              
                                                                                                                                                                                                                                                                                                                                                                                                        
System                                                                              0         -                                                                                             -                                                                                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                 PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0]                             1         PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0].Q[0](dffr)     PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_ROTATE                                           -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                        
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
========================================================================================================================================================================================================================================================================================================================================================================================================
