<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><device die="PA4M1000_N" family="SmartFusion2" package="tq144"/><componentInstances/><component name="Absolute_Value_Complex_test_sd::work"/><component name="OSC_C0::work"/><component name="FCCC_C0::work"/><component name="CORELNSQRT_C0::work"/><component name="HARD_MULT_ADDSUB_C0::work"/><component name="Abs_Val_Cmplx_CoreLnSqrt_sd::work"/><component name="Abs_Val_Cmplx_CORDIC_sd::work"/><component name="CORECORDIC_C0::work"/><component name="HARD_MULT_ADDSUB_C1::work"/><component name="test_sd::work"/><SmartGen version="8.0"/></workspace>