Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's298_bench' from file '../rtl/s298.v'.
  Done elaborating 's298_bench'.
Mapping s298_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       5949    -739  G14_reg/CK --> G20_reg/D
 area_map         5849    -726  G14_reg/CK --> G20_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5849    -726         0 G14_reg/CK --> G20_reg/D
 incr_delay       5881    -711         0 G14_reg/CK --> G20_reg/D

  Done mapping s298_bench
  Synthesis succeeded.
  Incrementally optimizing s298_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5881    -711         0 G14_reg/CK --> G20_reg/D
 incr_delay       6100    -652         0 G12_reg/CK --> G17_reg/D
 incr_delay       6173    -649         0 G12_reg/CK --> G17_reg/D
 incr_delay       6246    -630         0 G14_reg/CK --> G17_reg/D
 init_drc         6246    -630         0 G14_reg/CK --> G17_reg/D
 init_area        6246    -630         0 G14_reg/CK --> G17_reg/D
 rem_buf          6194    -630         0 G14_reg/CK --> G17_reg/D
 rem_inv          6095    -630         0 G14_reg/CK --> G17_reg/D
 merge_bi         5938    -630         0 G14_reg/CK --> G17_reg/D
 glob_area        5922    -630         0 G14_reg/CK --> G17_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5922    -630         0 G14_reg/CK --> G17_reg/D
 init_drc         5922    -630         0 G14_reg/CK --> G17_reg/D
 init_area        5922    -630         0 G14_reg/CK --> G17_reg/D
 rem_inv          5902    -630         0 G14_reg/CK --> G17_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5902    -630         0 G14_reg/CK --> G17_reg/D
 init_area        5902    -630         0 G14_reg/CK --> G17_reg/D

  Done mapping s298_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:08:20 PM
  Module:                 s298_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G14_reg/CK                                    0               0 R
G14_reg/Q           DFFSRX1      5   33.1    89    +124     124 R
g723/A                                               +0     124  
g723/Y              INVX1        3   21.2    57     +55     179 F
g846/C                                               +0     179  
g846/Y              NAND4X1      1   12.5    86     +74     252 R
g844/B                                               +0     252  
g844/Y              NAND2X2      1   12.6    44     +42     295 F
g843/A                                               +0     295  
g843/Y              NAND2X2      4   31.5    55     +44     339 R
g752/A                                               +0     339  
g752/Y              INVX1        2   14.3    39     +39     378 F
g751/B                                               +0     378  
g751/Y              NOR2X1       1    8.2    49     +38     417 R
g750/A                                               +0     417  
g750/Y              NAND3X1      1   12.6    48     +41     458 F
g523/A                                               +0     458  
g523/Y              INVX2        1   18.7    33     +33     490 R
G17_reg/D           DFFSRX1                          +0     490  
G17_reg/CK          setup                     0    +140     631 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -631ps (TIMING VIOLATION)
Start-point  : G14_reg/CK
End-point    : G17_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:08:20 PM
  Module:                 s298_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          10   313.630    gsclib 
AOI21X1          7   219.541    gsclib 
AOI22X1          1    41.818    gsclib 
CLKBUFX1         4   104.544    gsclib 
CLKBUFX3         3    94.089    gsclib 
DFFSRX1         14  2268.602    gsclib 
INVX1           24   501.816    gsclib 
INVX2           10   261.360    gsclib 
NAND2X1         18   470.448    gsclib 
NAND2X2          3   109.770    gsclib 
NAND3X1         12   439.080    gsclib 
NAND4X1          3   125.454    gsclib 
NOR2X1          24   627.264    gsclib 
OAI21X1          2    83.636    gsclib 
OR2X1            4   125.452    gsclib 
XOR2X1           2   114.998    gsclib 
---------------------------------------
total          141  5901.502           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        14 2268.602   38.4 
inverter          34  763.176   12.9 
buffer             7  198.633    3.4 
logic             86 2671.091   45.3 
-------------------------------------
total            141 5901.502  100.0 

Normal exit.
