TimeQuest Timing Analyzer report for qdpong
Tue Jul 16 23:50:14 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 11. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Fast 1200mV 0C Model Metastability Report
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Signal Integrity Metrics (Slow 1200mv 0c Model)
 65. Signal Integrity Metrics (Slow 1200mv 85c Model)
 66. Signal Integrity Metrics (Fast 1200mv 0c Model)
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; qdpong                                                          ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000    ; 25.0 MHz  ; 0.000 ; 20.000    ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 62500.000 ; 0.02 MHz  ; 0.000 ; 31250.000 ; 50.00      ; 3125      ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 273.07 MHz ; 273.07 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 276.24 MHz ; 276.24 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.380    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62496.338 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.835     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.747 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.380 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.552      ;
; 36.380 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.552      ;
; 36.380 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.552      ;
; 36.382 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.550      ;
; 36.382 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.550      ;
; 36.382 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.550      ;
; 36.416 ; vcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.516      ;
; 36.416 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.516      ;
; 36.416 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.516      ;
; 36.578 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.354      ;
; 36.580 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.352      ;
; 36.614 ; vcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.318      ;
; 36.649 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.283      ;
; 36.649 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.283      ;
; 36.649 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.283      ;
; 36.814 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.118      ;
; 36.814 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.118      ;
; 36.814 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.118      ;
; 36.822 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.110      ;
; 36.822 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.110      ;
; 36.822 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.110      ;
; 36.847 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.085      ;
; 36.907 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.025      ;
; 36.907 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.025      ;
; 36.907 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.025      ;
; 37.012 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.920      ;
; 37.020 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.912      ;
; 37.029 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.904      ;
; 37.029 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.904      ;
; 37.029 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.904      ;
; 37.077 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.855      ;
; 37.078 ; vcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.854      ;
; 37.079 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.853      ;
; 37.098 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.834      ;
; 37.100 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.832      ;
; 37.100 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.832      ;
; 37.102 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.830      ;
; 37.105 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.827      ;
; 37.106 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.826      ;
; 37.107 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.825      ;
; 37.108 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.825      ;
; 37.108 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.825      ;
; 37.108 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.825      ;
; 37.108 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.824      ;
; 37.109 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.823      ;
; 37.113 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.819      ;
; 37.134 ; vcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.798      ;
; 37.136 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.796      ;
; 37.141 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.791      ;
; 37.142 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.790      ;
; 37.143 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.789      ;
; 37.163 ; vcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.769      ;
; 37.173 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.760      ;
; 37.173 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.760      ;
; 37.173 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.760      ;
; 37.216 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.716      ;
; 37.218 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.714      ;
; 37.221 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.712      ;
; 37.221 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.712      ;
; 37.221 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.712      ;
; 37.227 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.706      ;
; 37.238 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.694      ;
; 37.243 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.689      ;
; 37.243 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.689      ;
; 37.243 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.689      ;
; 37.252 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.680      ;
; 37.255 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.678      ;
; 37.255 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.678      ;
; 37.255 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.678      ;
; 37.292 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.640      ;
; 37.301 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.631      ;
; 37.306 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.627      ;
; 37.314 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.618      ;
; 37.334 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.598      ;
; 37.334 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.598      ;
; 37.334 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.598      ;
; 37.346 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.586      ;
; 37.355 ; vcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.577      ;
; 37.364 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.569      ;
; 37.364 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.569      ;
; 37.364 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.569      ;
; 37.366 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.566      ;
; 37.367 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.565      ;
; 37.369 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.563      ;
; 37.371 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.562      ;
; 37.375 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.557      ;
; 37.376 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.556      ;
; 37.389 ; vcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.544      ;
; 37.395 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.538      ;
; 37.395 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.538      ;
; 37.395 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.538      ;
; 37.404 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.528      ;
; 37.405 ; hcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.528      ;
; 37.405 ; hcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.528      ;
; 37.405 ; hcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.528      ;
; 37.409 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.524      ;
; 37.441 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.491      ;
; 37.442 ; hcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.491      ;
; 37.453 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.480      ;
; 37.467 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.465      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62496.338 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.595      ;
; 62496.392 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.541      ;
; 62496.467 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.466      ;
; 62496.521 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.412      ;
; 62496.544 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.389      ;
; 62496.599 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.334      ;
; 62496.652 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.281      ;
; 62496.673 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.260      ;
; 62496.706 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.227      ;
; 62496.728 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.205      ;
; 62496.747 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 3.187      ;
; 62496.764 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 3.170      ;
; 62496.765 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.168      ;
; 62496.819 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.114      ;
; 62496.858 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.075      ;
; 62496.876 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 3.058      ;
; 62496.893 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 3.041      ;
; 62496.913 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.020      ;
; 62496.971 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.962      ;
; 62496.985 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.949      ;
; 62497.008 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.926      ;
; 62497.026 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.907      ;
; 62497.061 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.873      ;
; 62497.078 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.856      ;
; 62497.108 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.826      ;
; 62497.111 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.821      ;
; 62497.111 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.821      ;
; 62497.131 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.803      ;
; 62497.165 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.767      ;
; 62497.165 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.767      ;
; 62497.174 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.760      ;
; 62497.191 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.743      ;
; 62497.208 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.726      ;
; 62497.298 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.636      ;
; 62497.317 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.615      ;
; 62497.317 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.615      ;
; 62497.321 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.613      ;
; 62497.337 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.597      ;
; 62497.345 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.587      ;
; 62497.372 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.560      ;
; 62497.399 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.535      ;
; 62497.407 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.527      ;
; 62497.422 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.512      ;
; 62497.520 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.413      ;
; 62497.520 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.413      ;
; 62497.522 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.412      ;
; 62497.530 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.404      ;
; 62497.537 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.396      ;
; 62497.537 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.396      ;
; 62497.635 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.299      ;
; 62497.720 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.214      ;
; 62497.731 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.202      ;
; 62497.732 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.201      ;
; 62497.754 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.179      ;
; 62497.755 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.178      ;
; 62497.821 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 2.113      ;
; 62497.973 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.960      ;
; 62497.975 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.958      ;
; 62497.981 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.952      ;
; 62497.981 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.952      ;
; 62497.990 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.943      ;
; 62497.992 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.941      ;
; 62498.000 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 1.934      ;
; 62498.123 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 1.811      ;
; 62498.153 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.780      ;
; 62498.154 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.779      ;
; 62498.230 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.703      ;
; 62498.233 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.700      ;
; 62498.238 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.695      ;
; 62498.240 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.693      ;
; 62498.313 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 1.621      ;
; 62498.337 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.596      ;
; 62498.345 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.588      ;
; 62498.348 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.585      ;
; 62498.354 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.579      ;
; 62498.378 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.555      ;
; 62498.395 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.538      ;
; 62498.414 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 1.520      ;
; 62498.602 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.331      ;
; 62498.643 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.290      ;
; 62498.746 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.187      ;
; 62498.747 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.186      ;
; 62499.193 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.740      ;
; 62499.194 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.739      ;
; 62499.204 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.729      ;
; 62499.274 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.659      ;
; 62499.274 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.659      ;
; 62499.296 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.637      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.580 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.601 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.601 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.714 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.731 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.950      ;
; 0.733 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.952      ;
; 0.733 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.952      ;
; 0.739 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.958      ;
; 0.801 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.021      ;
; 0.858 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.869 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.871 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.888 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 0.888 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 0.889 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.109      ;
; 0.890 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.109      ;
; 0.892 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.112      ;
; 0.968 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.187      ;
; 0.970 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.981 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.200      ;
; 0.983 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.202      ;
; 0.989 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 1.000 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.219      ;
; 1.005 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.224      ;
; 1.008 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.227      ;
; 1.009 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.011 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.230      ;
; 1.012 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.232      ;
; 1.020 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.239      ;
; 1.022 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.023 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.023 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.023 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.023 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.023 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.023 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.242      ;
; 1.080 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.082 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.092 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.311      ;
; 1.093 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.312      ;
; 1.094 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.313      ;
; 1.095 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.314      ;
; 1.099 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.318      ;
; 1.115 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.335      ;
; 1.115 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.117 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.336      ;
; 1.118 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.337      ;
; 1.120 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.339      ;
; 1.121 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.340      ;
; 1.123 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.342      ;
; 1.130 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.130 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.130 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.130 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.130 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.130 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.349      ;
; 1.132 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.351      ;
; 1.134 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.353      ;
; 1.143 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.362      ;
; 1.192 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.411      ;
; 1.194 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.205 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.424      ;
; 1.227 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.446      ;
; 1.229 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.448      ;
; 1.233 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.452      ;
; 1.235 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.454      ;
; 1.244 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.463      ;
; 1.245 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.464      ;
; 1.260 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.480      ;
; 1.263 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.482      ;
; 1.272 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.491      ;
; 1.275 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.495      ;
; 1.276 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.279 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.286 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.506      ;
; 1.304 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.339 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.558      ;
; 1.340 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.560      ;
; 1.345 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.564      ;
; 1.347 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.566      ;
; 1.350 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.569      ;
; 1.367 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.369 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.589      ;
; 1.382 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.602      ;
; 1.384 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.604      ;
; 1.388 ; hcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.608      ;
; 1.392 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.612      ;
; 1.394 ; vcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.614      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.604      ;
; 0.408 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.409 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.410 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.629      ;
; 0.563 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.782      ;
; 0.785 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.004      ;
; 0.808 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.027      ;
; 0.837 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.056      ;
; 0.882 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.101      ;
; 0.898 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.117      ;
; 1.068 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.287      ;
; 1.074 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.293      ;
; 1.075 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.294      ;
; 1.076 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.080 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.299      ;
; 1.084 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.303      ;
; 1.091 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.310      ;
; 1.112 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.331      ;
; 1.132 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.352      ;
; 1.167 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.387      ;
; 1.219 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.438      ;
; 1.298 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.518      ;
; 1.320 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.539      ;
; 1.329 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.548      ;
; 1.332 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.551      ;
; 1.336 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.556      ;
; 1.336 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.555      ;
; 1.396 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.615      ;
; 1.397 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.616      ;
; 1.402 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.621      ;
; 1.506 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.726      ;
; 1.592 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.812      ;
; 1.611 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.830      ;
; 1.716 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.936      ;
; 1.725 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.945      ;
; 1.748 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.967      ;
; 1.752 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.972      ;
; 1.773 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.993      ;
; 1.779 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.998      ;
; 1.780 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.999      ;
; 1.815 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.033      ;
; 1.821 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.039      ;
; 1.825 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.043      ;
; 1.831 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.049      ;
; 1.903 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.121      ;
; 1.909 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.127      ;
; 1.921 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.141      ;
; 1.942 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.162      ;
; 1.961 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.179      ;
; 1.965 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.184      ;
; 1.966 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.185      ;
; 1.967 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.185      ;
; 1.972 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.191      ;
; 1.973 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.192      ;
; 2.069 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.289      ;
; 2.090 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.310      ;
; 2.095 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.315      ;
; 2.096 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.316      ;
; 2.099 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.319      ;
; 2.151 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.371      ;
; 2.226 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.445      ;
; 2.285 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.505      ;
; 2.292 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.512      ;
; 2.303 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.522      ;
; 2.320 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.540      ;
; 2.330 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.549      ;
; 2.358 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.578      ;
; 2.365 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.585      ;
; 2.473 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.693      ;
; 2.521 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.741      ;
; 2.528 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.748      ;
; 2.588 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.807      ;
; 2.615 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.659 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.879      ;
; 2.666 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.886      ;
; 2.959 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.178      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.851 ; 31250.035    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.982 ; 31249.982    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.982 ; 31249.982    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31249.986 ; 31249.986    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.986 ; 31249.986    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.986 ; 31249.986    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.986 ; 31249.986    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.986 ; 31249.986    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.017 ; 31250.017    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.017 ; 31250.017    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 6.228 ; 6.853 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 6.321 ; 6.796 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -3.570 ; -4.168 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -3.840 ; -4.332 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.481  ; 6.583  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.335 ; 10.648 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 9.855  ; 10.160 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 10.335 ; 10.648 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 9.347  ; 9.652  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.811  ; 6.793  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 9.748  ; 10.024 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 9.268  ; 9.536  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 9.748  ; 10.024 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 8.760  ; 9.028  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.850 ; 4.913 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.596 ; 4.646 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 4.666 ; 4.725 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 4.963 ; 4.879 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.596 ; 4.646 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 5.091 ; 5.090 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.921 ; 4.967 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 5.409 ; 5.455 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.805 ; 5.846 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 4.921 ; 4.967 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 305.16 MHz ; 305.16 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 306.09 MHz ; 306.09 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.733    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62496.723 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.818     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.744    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.744 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.733 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.207      ;
; 36.733 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.207      ;
; 36.733 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.207      ;
; 36.735 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.205      ;
; 36.735 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.205      ;
; 36.735 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.205      ;
; 36.756 ; vcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.184      ;
; 36.756 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.184      ;
; 36.756 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.184      ;
; 36.909 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.031      ;
; 36.911 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.029      ;
; 36.932 ; vcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.008      ;
; 36.969 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.971      ;
; 36.969 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.971      ;
; 36.969 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.971      ;
; 37.145 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.795      ;
; 37.148 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.792      ;
; 37.148 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.792      ;
; 37.148 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.792      ;
; 37.153 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.787      ;
; 37.153 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.787      ;
; 37.153 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.787      ;
; 37.224 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.224 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.224 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.324 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.616      ;
; 37.329 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.611      ;
; 37.341 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.599      ;
; 37.341 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.599      ;
; 37.341 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.599      ;
; 37.369 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.571      ;
; 37.371 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.569      ;
; 37.390 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.550      ;
; 37.391 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.549      ;
; 37.392 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.548      ;
; 37.392 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.548      ;
; 37.393 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.547      ;
; 37.398 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.542      ;
; 37.399 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.541      ;
; 37.400 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.400 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.401 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.539      ;
; 37.404 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.536      ;
; 37.404 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.536      ;
; 37.404 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.536      ;
; 37.413 ; vcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.527      ;
; 37.414 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.526      ;
; 37.421 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.519      ;
; 37.422 ; vcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.518      ;
; 37.422 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.518      ;
; 37.444 ; vcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.496      ;
; 37.462 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.478      ;
; 37.462 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.478      ;
; 37.462 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.478      ;
; 37.477 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.463      ;
; 37.479 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.461      ;
; 37.479 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.461      ;
; 37.479 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.461      ;
; 37.499 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.441      ;
; 37.501 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.439      ;
; 37.522 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.418      ;
; 37.522 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.418      ;
; 37.528 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.412      ;
; 37.528 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.412      ;
; 37.528 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.412      ;
; 37.536 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.404      ;
; 37.536 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.404      ;
; 37.536 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.404      ;
; 37.559 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.381      ;
; 37.560 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.380      ;
; 37.580 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.360      ;
; 37.588 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.352      ;
; 37.605 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.335      ;
; 37.608 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.332      ;
; 37.608 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.332      ;
; 37.608 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.332      ;
; 37.614 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.326      ;
; 37.618 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.322      ;
; 37.626 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.314      ;
; 37.627 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.313      ;
; 37.634 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.306      ;
; 37.635 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.305      ;
; 37.637 ; hcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.303      ;
; 37.637 ; hcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.303      ;
; 37.637 ; hcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.303      ;
; 37.638 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.302      ;
; 37.642 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.298      ;
; 37.642 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.298      ;
; 37.642 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.298      ;
; 37.643 ; vcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.297      ;
; 37.657 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.283      ;
; 37.657 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.283      ;
; 37.657 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.283      ;
; 37.661 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.279      ;
; 37.674 ; vcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.266      ;
; 37.684 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.256      ;
; 37.704 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.236      ;
; 37.712 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.228      ;
; 37.730 ; hcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.210      ;
; 37.734 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.206      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62496.723 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.217      ;
; 62496.775 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.165      ;
; 62496.829 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.111      ;
; 62496.881 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.059      ;
; 62496.900 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.040      ;
; 62496.949 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.991      ;
; 62497.006 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.934      ;
; 62497.011 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.929      ;
; 62497.055 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.885      ;
; 62497.063 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.877      ;
; 62497.068 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.873      ;
; 62497.084 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.857      ;
; 62497.100 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.840      ;
; 62497.152 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.788      ;
; 62497.174 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.767      ;
; 62497.188 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.752      ;
; 62497.190 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.751      ;
; 62497.237 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.703      ;
; 62497.277 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.663      ;
; 62497.302 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.639      ;
; 62497.317 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.624      ;
; 62497.326 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.614      ;
; 62497.356 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.585      ;
; 62497.372 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.569      ;
; 62497.408 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.533      ;
; 62497.429 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.510      ;
; 62497.429 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.510      ;
; 62497.429 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.512      ;
; 62497.445 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.496      ;
; 62497.461 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.480      ;
; 62497.481 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.458      ;
; 62497.481 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.458      ;
; 62497.492 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.449      ;
; 62497.588 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.353      ;
; 62497.598 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.343      ;
; 62497.598 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.343      ;
; 62497.606 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.333      ;
; 62497.606 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.333      ;
; 62497.643 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.296      ;
; 62497.654 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.287      ;
; 62497.655 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 2.284      ;
; 62497.676 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.265      ;
; 62497.686 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.255      ;
; 62497.760 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.181      ;
; 62497.774 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.166      ;
; 62497.774 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.166      ;
; 62497.780 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.161      ;
; 62497.790 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.150      ;
; 62497.790 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.150      ;
; 62497.869 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 2.072      ;
; 62497.942 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.999      ;
; 62497.969 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.971      ;
; 62497.970 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.970      ;
; 62497.979 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.961      ;
; 62497.980 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.960      ;
; 62498.031 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.910      ;
; 62498.176 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.764      ;
; 62498.178 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.762      ;
; 62498.192 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.748      ;
; 62498.194 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.746      ;
; 62498.198 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.742      ;
; 62498.198 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.742      ;
; 62498.202 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.739      ;
; 62498.308 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.633      ;
; 62498.334 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.606      ;
; 62498.335 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.605      ;
; 62498.404 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.536      ;
; 62498.407 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.533      ;
; 62498.410 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.530      ;
; 62498.412 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.528      ;
; 62498.490 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.451      ;
; 62498.518 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.422      ;
; 62498.520 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.420      ;
; 62498.524 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.416      ;
; 62498.540 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.400      ;
; 62498.554 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.386      ;
; 62498.570 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.370      ;
; 62498.579 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 1.362      ;
; 62498.758 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.182      ;
; 62498.788 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.152      ;
; 62498.873 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.067      ;
; 62498.874 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.066      ;
; 62499.276 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.664      ;
; 62499.277 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.663      ;
; 62499.285 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.655      ;
; 62499.357 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.583      ;
; 62499.357 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.583      ;
; 62499.378 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.562      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.519 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.522 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.541 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.541 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.654 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.853      ;
; 0.665 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.864      ;
; 0.668 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.867      ;
; 0.670 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.869      ;
; 0.675 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.874      ;
; 0.713 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.767 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.771 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.778 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.790 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.989      ;
; 0.797 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.996      ;
; 0.803 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.002      ;
; 0.806 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.005      ;
; 0.856 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.863 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.867 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.874 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.886 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.085      ;
; 0.898 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.097      ;
; 0.904 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.103      ;
; 0.909 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.108      ;
; 0.910 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.109      ;
; 0.912 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.916 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.115      ;
; 0.919 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.118      ;
; 0.926 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.926 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.952 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.959 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 0.963 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.162      ;
; 0.970 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.169      ;
; 0.979 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.178      ;
; 0.987 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.186      ;
; 0.992 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.191      ;
; 0.994 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.193      ;
; 0.997 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.196      ;
; 0.999 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.198      ;
; 1.005 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.204      ;
; 1.006 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.205      ;
; 1.008 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.012 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.211      ;
; 1.015 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.214      ;
; 1.021 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.021 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.021 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.021 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.021 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.021 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.022 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.221      ;
; 1.028 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.227      ;
; 1.048 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.247      ;
; 1.055 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.254      ;
; 1.059 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.095 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.294      ;
; 1.101 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.300      ;
; 1.102 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.301      ;
; 1.108 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.307      ;
; 1.111 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.310      ;
; 1.138 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.337      ;
; 1.139 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.338      ;
; 1.141 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.340      ;
; 1.141 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.340      ;
; 1.144 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.343      ;
; 1.151 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.350      ;
; 1.153 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.352      ;
; 1.156 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.355      ;
; 1.160 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.359      ;
; 1.191 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.390      ;
; 1.197 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.396      ;
; 1.198 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.397      ;
; 1.204 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.403      ;
; 1.227 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.230 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.429      ;
; 1.244 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.245 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.444      ;
; 1.253 ; hcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.452      ;
; 1.264 ; vcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.463      ;
; 1.265 ; vcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.464      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.343 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.542      ;
; 0.363 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.563      ;
; 0.505 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.720 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.919      ;
; 0.721 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.920      ;
; 0.747 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.946      ;
; 0.797 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.996      ;
; 0.812 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.011      ;
; 0.959 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.158      ;
; 0.966 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.967 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.968 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.167      ;
; 0.974 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.173      ;
; 0.982 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.181      ;
; 0.989 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.188      ;
; 0.998 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.197      ;
; 1.003 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.203      ;
; 1.056 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.256      ;
; 1.075 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.274      ;
; 1.152 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.352      ;
; 1.181 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.380      ;
; 1.183 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.382      ;
; 1.191 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.390      ;
; 1.193 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.392      ;
; 1.211 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.411      ;
; 1.252 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.451      ;
; 1.252 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.451      ;
; 1.259 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.458      ;
; 1.342 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.542      ;
; 1.416 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.616      ;
; 1.442 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.641      ;
; 1.534 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.734      ;
; 1.567 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.767      ;
; 1.585 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.785      ;
; 1.599 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.799      ;
; 1.602 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.801      ;
; 1.602 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.801      ;
; 1.614 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.813      ;
; 1.632 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.830      ;
; 1.634 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.832      ;
; 1.645 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.843      ;
; 1.647 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.845      ;
; 1.731 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.929      ;
; 1.739 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.937      ;
; 1.742 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.942      ;
; 1.755 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.955      ;
; 1.764 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.963      ;
; 1.764 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.963      ;
; 1.772 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.971      ;
; 1.772 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.971      ;
; 1.788 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.986      ;
; 1.789 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.987      ;
; 1.861 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.061      ;
; 1.873 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.073      ;
; 1.875 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.075      ;
; 1.884 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.084      ;
; 1.888 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.088      ;
; 1.944 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.144      ;
; 2.033 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.232      ;
; 2.046 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.246      ;
; 2.054 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.254      ;
; 2.092 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.292      ;
; 2.096 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.295      ;
; 2.111 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.311      ;
; 2.114 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.313      ;
; 2.119 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.319      ;
; 2.223 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.423      ;
; 2.254 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.454      ;
; 2.262 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.462      ;
; 2.374 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.573      ;
; 2.385 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.585      ;
; 2.392 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.591      ;
; 2.393 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.593      ;
; 2.695 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.894      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.018 ; 20.018       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.018 ; 20.018       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.744 ; 31249.960    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.745 ; 31249.961    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.745 ; 31249.961    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.745 ; 31249.961    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.745 ; 31249.961    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.855 ; 31250.039    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.981 ; 31249.981    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.981 ; 31249.981    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.985 ; 31249.985    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.985 ; 31249.985    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31249.985 ; 31249.985    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.985 ; 31249.985    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.018 ; 31250.018    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.018 ; 31250.018    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 5.462 ; 5.996 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 5.540 ; 5.950 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -3.078 ; -3.589 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -3.329 ; -3.730 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 5.890 ; 5.891 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 9.448 ; 9.515 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 9.013 ; 9.070 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 9.448 ; 9.515 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 8.538 ; 8.603 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.214 ; 6.107 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 8.876 ; 8.953 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 8.441 ; 8.508 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 8.876 ; 8.953 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 7.966 ; 8.041 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.419 ; 4.404 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.178 ; 4.169 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 4.251 ; 4.230 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 4.506 ; 4.399 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.178 ; 4.169 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 4.633 ; 4.600 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.467 ; 4.428 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 4.924 ; 4.877 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.281 ; 5.233 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 4.467 ; 4.428 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.009    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62497.955 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.587     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.782    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.782 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 38.009 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.942      ;
; 38.009 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.942      ;
; 38.009 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.942      ;
; 38.010 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.941      ;
; 38.010 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.941      ;
; 38.010 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.941      ;
; 38.029 ; vcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.922      ;
; 38.029 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.922      ;
; 38.029 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.922      ;
; 38.126 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.824      ;
; 38.127 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.823      ;
; 38.146 ; vcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.804      ;
; 38.162 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.789      ;
; 38.162 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.789      ;
; 38.162 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.789      ;
; 38.216 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.735      ;
; 38.216 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.735      ;
; 38.216 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.735      ;
; 38.222 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.729      ;
; 38.222 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.729      ;
; 38.222 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.729      ;
; 38.271 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.680      ;
; 38.271 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.680      ;
; 38.271 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.680      ;
; 38.279 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.671      ;
; 38.331 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.621      ;
; 38.331 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.621      ;
; 38.331 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.621      ;
; 38.333 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.617      ;
; 38.336 ; vcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.615      ;
; 38.339 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.611      ;
; 38.376 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.575      ;
; 38.381 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.571      ;
; 38.381 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.571      ;
; 38.381 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.571      ;
; 38.384 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.567      ;
; 38.385 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.566      ;
; 38.388 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.562      ;
; 38.399 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.552      ;
; 38.400 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.400 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.401 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.550      ;
; 38.404 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.547      ;
; 38.405 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.546      ;
; 38.406 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.545      ;
; 38.406 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.545      ;
; 38.407 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.544      ;
; 38.419 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.533      ;
; 38.419 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.533      ;
; 38.419 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.533      ;
; 38.419 ; vcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.532      ;
; 38.420 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.531      ;
; 38.423 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.528      ;
; 38.425 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.526      ;
; 38.426 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.525      ;
; 38.427 ; vcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.524      ;
; 38.448 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.503      ;
; 38.453 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.498      ;
; 38.453 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.498      ;
; 38.453 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.498      ;
; 38.463 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.488      ;
; 38.465 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.486      ;
; 38.468 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.483      ;
; 38.469 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.482      ;
; 38.471 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.481      ;
; 38.471 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.481      ;
; 38.471 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.481      ;
; 38.480 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.472      ;
; 38.480 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.472      ;
; 38.480 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.472      ;
; 38.488 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.463      ;
; 38.493 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.458      ;
; 38.493 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.458      ;
; 38.493 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.458      ;
; 38.498 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.453      ;
; 38.505 ; vcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.446      ;
; 38.513 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.439      ;
; 38.513 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.439      ;
; 38.513 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.439      ;
; 38.514 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.437      ;
; 38.529 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.422      ;
; 38.536 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.415      ;
; 38.537 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.414      ;
; 38.537 ; vcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.414      ;
; 38.545 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.407      ;
; 38.545 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.407      ;
; 38.545 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.407      ;
; 38.545 ; hcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.407      ;
; 38.548 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.403      ;
; 38.552 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.399      ;
; 38.553 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.398      ;
; 38.558 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.393      ;
; 38.559 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.392      ;
; 38.569 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.382      ;
; 38.570 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.380      ;
; 38.573 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.378      ;
; 38.575 ; hcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.377      ;
; 38.575 ; hcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.377      ;
; 38.575 ; vcount[2] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.376      ;
; 38.578 ; hcount[3] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.374      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62497.955 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.994      ;
; 62497.973 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.976      ;
; 62498.023 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.927      ;
; 62498.041 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.909      ;
; 62498.078 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.872      ;
; 62498.118 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.832      ;
; 62498.131 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.818      ;
; 62498.146 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.805      ;
; 62498.149 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.800      ;
; 62498.186 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.765      ;
; 62498.188 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.762      ;
; 62498.206 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.744      ;
; 62498.213 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.738      ;
; 62498.223 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.728      ;
; 62498.254 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.696      ;
; 62498.282 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.670      ;
; 62498.292 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.660      ;
; 62498.294 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.656      ;
; 62498.295 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.656      ;
; 62498.311 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.640      ;
; 62498.347 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.604      ;
; 62498.351 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.600      ;
; 62498.352 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.600      ;
; 62498.368 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.581      ;
; 62498.369 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.580      ;
; 62498.386 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.563      ;
; 62498.387 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.562      ;
; 62498.389 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.562      ;
; 62498.399 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.552      ;
; 62498.404 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.548      ;
; 62498.446 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.506      ;
; 62498.456 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.496      ;
; 62498.458 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.493      ;
; 62498.468 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.483      ;
; 62498.479 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.471      ;
; 62498.491 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.459      ;
; 62498.492 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.458      ;
; 62498.518 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.434      ;
; 62498.520 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.431      ;
; 62498.523 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.427      ;
; 62498.526 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.426      ;
; 62498.554 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.397      ;
; 62498.570 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.382      ;
; 62498.611 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.341      ;
; 62498.626 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.325      ;
; 62498.627 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.324      ;
; 62498.634 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.317      ;
; 62498.636 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.315      ;
; 62498.637 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.314      ;
; 62498.691 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.261      ;
; 62498.720 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.231      ;
; 62498.720 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.231      ;
; 62498.727 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.224      ;
; 62498.772 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.179      ;
; 62498.772 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.179      ;
; 62498.777 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.175      ;
; 62498.871 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.080      ;
; 62498.872 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.079      ;
; 62498.880 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.071      ;
; 62498.881 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.069      ;
; 62498.883 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.067      ;
; 62498.891 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.059      ;
; 62498.893 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.057      ;
; 62498.937 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.015      ;
; 62498.979 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 0.972      ;
; 62498.979 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 0.972      ;
; 62499.017 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.933      ;
; 62499.019 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.931      ;
; 62499.033 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.917      ;
; 62499.035 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.915      ;
; 62499.053 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 0.898      ;
; 62499.064 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.886      ;
; 62499.068 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.882      ;
; 62499.071 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.879      ;
; 62499.074 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.876      ;
; 62499.083 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.867      ;
; 62499.093 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.857      ;
; 62499.103 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 0.849      ;
; 62499.216 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.734      ;
; 62499.235 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.715      ;
; 62499.305 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 0.646      ;
; 62499.305 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 0.646      ;
; 62499.548 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.402      ;
; 62499.549 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.401      ;
; 62499.555 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.395      ;
; 62499.591 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.359      ;
; 62499.591 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.359      ;
; 62499.600 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.350      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.201 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.214 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.215 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.300 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.416 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.536      ;
; 0.427 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.547      ;
; 0.451 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.472 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.480 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.571 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.691      ;
; 0.576 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.584 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.705      ;
; 0.589 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.710      ;
; 0.599 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.721      ;
; 0.604 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.724      ;
; 0.618 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.739      ;
; 0.649 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.771      ;
; 0.709 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.831      ;
; 0.714 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.835      ;
; 0.717 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.838      ;
; 0.718 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.839      ;
; 0.723 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.845      ;
; 0.731 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.853      ;
; 0.762 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.883      ;
; 0.762 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.883      ;
; 0.773 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.894      ;
; 0.811 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.932      ;
; 0.886 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.008      ;
; 0.890 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.011      ;
; 0.921 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.043      ;
; 0.932 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.053      ;
; 0.939 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.062      ;
; 0.940 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.061      ;
; 0.958 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.080      ;
; 0.961 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.082      ;
; 0.961 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.082      ;
; 0.992 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.112      ;
; 0.994 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.114      ;
; 1.002 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.122      ;
; 1.004 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.124      ;
; 1.031 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.150      ;
; 1.033 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.152      ;
; 1.049 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.172      ;
; 1.056 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.175      ;
; 1.058 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.177      ;
; 1.065 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.186      ;
; 1.065 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.186      ;
; 1.070 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.191      ;
; 1.070 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.191      ;
; 1.092 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.215      ;
; 1.133 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.254      ;
; 1.142 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.265      ;
; 1.144 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.267      ;
; 1.151 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.273      ;
; 1.163 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.285      ;
; 1.187 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.309      ;
; 1.225 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.347      ;
; 1.244 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.365      ;
; 1.254 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.377      ;
; 1.258 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.381      ;
; 1.263 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.386      ;
; 1.294 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.416      ;
; 1.299 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.421      ;
; 1.354 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.476      ;
; 1.371 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.492      ;
; 1.387 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.510      ;
; 1.390 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.510      ;
; 1.396 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.519      ;
; 1.458 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.580      ;
; 1.463 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.585      ;
; 1.583 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.703      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.310 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.322 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.378 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.386 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.507      ;
; 0.387 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.390 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.511      ;
; 0.391 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.512      ;
; 0.435 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.461 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.469 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.475 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.480 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.483 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.524 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.535 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.543 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.548 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.551 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.557 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.677      ;
; 0.573 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.695      ;
; 0.585 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.590 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.593 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
; 0.596 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.601 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.601 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.604 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.725      ;
; 0.606 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.613 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.733      ;
; 0.614 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.735      ;
; 0.617 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.738      ;
; 0.620 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.742      ;
; 0.651 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.773      ;
; 0.656 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.777      ;
; 0.659 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.664 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.785      ;
; 0.666 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.667 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.671 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.672 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.793      ;
; 0.675 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.795      ;
; 0.680 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.801      ;
; 0.685 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.805      ;
; 0.692 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.814      ;
; 0.696 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.702 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.710 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.832      ;
; 0.714 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.834      ;
; 0.714 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.834      ;
; 0.718 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.722 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.728 ; vcount[3] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.730 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.734 ; hcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.856      ;
; 0.736 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.858      ;
; 0.738 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.741 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.746 ; vcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.782 ; 31249.998    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.782 ; 31249.998    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.783 ; 31249.999    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.816 ; 31250.000    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31249.995 ; 31249.995    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.995 ; 31249.995    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31249.996 ; 31249.996    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.996 ; 31249.996    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.004 ; 31250.004    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.004 ; 31250.004    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 3.540 ; 4.345 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 3.532 ; 4.284 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -2.030 ; -2.850 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -2.127 ; -2.906 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 3.730 ; 3.904 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 5.741 ; 6.236 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 5.498 ; 5.961 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 5.741 ; 6.236 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 5.220 ; 5.658 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.922 ; 4.057 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 5.485 ; 5.882 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 5.242 ; 5.607 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.485 ; 5.882 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 4.964 ; 5.304 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.810 ; 2.938 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.658 ; 2.730 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 2.697 ; 2.829 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 2.857 ; 2.876 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.658 ; 2.730 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 2.989 ; 3.063 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.827 ; 2.959 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 3.094 ; 3.251 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 3.293 ; 3.472 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 2.827 ; 2.959 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 36.380    ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.380    ; 0.187 ; N/A      ; N/A     ; 19.744              ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62496.338 ; 0.186 ; N/A      ; N/A     ; 31249.744           ;
; Design-wide TNS                                           ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 6.228 ; 6.853 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 6.321 ; 6.796 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -2.030 ; -2.850 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -2.127 ; -2.906 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.481  ; 6.583  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.335 ; 10.648 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 9.855  ; 10.160 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 10.335 ; 10.648 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 9.347  ; 9.652  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.811  ; 6.793  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 9.748  ; 10.024 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 9.268  ; 9.536  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 9.748  ; 10.024 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 8.760  ; 9.028  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.810 ; 2.938 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.658 ; 2.730 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 2.697 ; 2.829 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 2.857 ; 2.876 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.658 ; 2.730 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 2.989 ; 3.063 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.827 ; 2.959 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 3.094 ; 3.251 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 3.293 ; 3.472 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 2.827 ; 2.959 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; enc_c         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enc_a                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; enc_b                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 441      ; 0        ; 0        ; 0        ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 441      ; 0        ; 0        ; 0        ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 16 23:49:58 2013
Info: Command: quartus_sta qdpong -c qdpong
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'qdpong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3125 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.380         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62496.338         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clk 
    Info (332119):    19.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.733         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62496.723         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.818         0.000 clk 
    Info (332119):    19.744         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.744         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.009         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62497.955         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clk 
    Info (332119):    19.782         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.782         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 332 megabytes
    Info: Processing ended: Tue Jul 16 23:50:14 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:02


