
STM32H503CBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfb8  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a0  0800c210  0800c210  0000d210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8b0  0800c8b0  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8b0  0800c8b0  0000d8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8b8  0800c8b8  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8b8  0800c8b8  0000d8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c8bc  0800c8bc  0000d8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800c8c0  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  200001e8  0800caa8  0000e1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000618  0800caa8  0000e618  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012dd3  00000000  00000000  0000e21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cc  00000000  00000000  00020ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000234c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afb  00000000  00000000  000242f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000386f  00000000  00000000  00024df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000141b7  00000000  00000000  00028662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d32dc  00000000  00000000  0003c819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010faf5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005248  00000000  00000000  0010fb38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00114d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001e8 	.word	0x200001e8
 8000274:	00000000 	.word	0x00000000
 8000278:	0800c1f8 	.word	0x0800c1f8

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001ec 	.word	0x200001ec
 8000294:	0800c1f8 	.word	0x0800c1f8

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2uiz>:
 8000bd0:	004a      	lsls	r2, r1, #1
 8000bd2:	d211      	bcs.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bd4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd8:	d211      	bcs.n	8000bfe <__aeabi_d2uiz+0x2e>
 8000bda:	d50d      	bpl.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bdc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be4:	d40e      	bmi.n	8000c04 <__aeabi_d2uiz+0x34>
 8000be6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_d2uiz+0x3a>
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2f>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c18:	bf24      	itt	cs
 8000c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_d2f+0x30>
 8000c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c44:	d121      	bne.n	8000c8a <__aeabi_d2f+0x7a>
 8000c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c4a:	bfbc      	itt	lt
 8000c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	4770      	bxlt	lr
 8000c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c5a:	f1c2 0218 	rsb	r2, r2, #24
 8000c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c66:	fa20 f002 	lsr.w	r0, r0, r2
 8000c6a:	bf18      	it	ne
 8000c6c:	f040 0001 	orrne.w	r0, r0, #1
 8000c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c7c:	ea40 000c 	orr.w	r0, r0, ip
 8000c80:	fa23 f302 	lsr.w	r3, r3, r2
 8000c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c88:	e7cc      	b.n	8000c24 <__aeabi_d2f+0x14>
 8000c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c8e:	d107      	bne.n	8000ca0 <__aeabi_d2f+0x90>
 8000c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c94:	bf1e      	ittt	ne
 8000c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bxne	lr
 8000ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__aeabi_uldivmod>:
 8000cb0:	b953      	cbnz	r3, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb2:	b94a      	cbnz	r2, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	2800      	cmpeq	r0, #0
 8000cba:	bf1c      	itt	ne
 8000cbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc4:	f000 b9b4 	b.w	8001030 <__aeabi_idiv0>
 8000cc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd0:	f000 f83c 	bl	8000d4c <__udivmoddi4>
 8000cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cdc:	b004      	add	sp, #16
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_d2lz>:
 8000ce0:	b538      	push	{r3, r4, r5, lr}
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	460d      	mov	r5, r1
 8000cea:	f7ff ff0b 	bl	8000b04 <__aeabi_dcmplt>
 8000cee:	b928      	cbnz	r0, 8000cfc <__aeabi_d2lz+0x1c>
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf8:	f000 b80a 	b.w	8000d10 <__aeabi_d2ulz>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d02:	f000 f805 	bl	8000d10 <__aeabi_d2ulz>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	bd38      	pop	{r3, r4, r5, pc}
 8000d0e:	bf00      	nop

08000d10 <__aeabi_d2ulz>:
 8000d10:	b5d0      	push	{r4, r6, r7, lr}
 8000d12:	2200      	movs	r2, #0
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <__aeabi_d2ulz+0x34>)
 8000d16:	4606      	mov	r6, r0
 8000d18:	460f      	mov	r7, r1
 8000d1a:	f7ff fc81 	bl	8000620 <__aeabi_dmul>
 8000d1e:	f7ff ff57 	bl	8000bd0 <__aeabi_d2uiz>
 8000d22:	4604      	mov	r4, r0
 8000d24:	f7ff fc02 	bl	800052c <__aeabi_ui2d>
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <__aeabi_d2ulz+0x38>)
 8000d2c:	f7ff fc78 	bl	8000620 <__aeabi_dmul>
 8000d30:	4602      	mov	r2, r0
 8000d32:	460b      	mov	r3, r1
 8000d34:	4630      	mov	r0, r6
 8000d36:	4639      	mov	r1, r7
 8000d38:	f7ff faba 	bl	80002b0 <__aeabi_dsub>
 8000d3c:	f7ff ff48 	bl	8000bd0 <__aeabi_d2uiz>
 8000d40:	4621      	mov	r1, r4
 8000d42:	bdd0      	pop	{r4, r6, r7, pc}
 8000d44:	3df00000 	.word	0x3df00000
 8000d48:	41f00000 	.word	0x41f00000

08000d4c <__udivmoddi4>:
 8000d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d50:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d52:	460c      	mov	r4, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14d      	bne.n	8000df4 <__udivmoddi4+0xa8>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	460f      	mov	r7, r1
 8000d5c:	4684      	mov	ip, r0
 8000d5e:	4696      	mov	lr, r2
 8000d60:	fab2 f382 	clz	r3, r2
 8000d64:	d960      	bls.n	8000e28 <__udivmoddi4+0xdc>
 8000d66:	b14b      	cbz	r3, 8000d7c <__udivmoddi4+0x30>
 8000d68:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d6c:	f1c3 0220 	rsb	r2, r3, #32
 8000d70:	409f      	lsls	r7, r3
 8000d72:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d76:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7a:	4317      	orrs	r7, r2
 8000d7c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d80:	fa1f f48e 	uxth.w	r4, lr
 8000d84:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d88:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d8c:	fb06 7711 	mls	r7, r6, r1, r7
 8000d90:	fb01 f004 	mul.w	r0, r1, r4
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	4290      	cmp	r0, r2
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x62>
 8000d9c:	eb1e 0202 	adds.w	r2, lr, r2
 8000da0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x60>
 8000da6:	4290      	cmp	r0, r2
 8000da8:	f200 812d 	bhi.w	8001006 <__udivmoddi4+0x2ba>
 8000dac:	4639      	mov	r1, r7
 8000dae:	1a12      	subs	r2, r2, r0
 8000db0:	fa1f fc8c 	uxth.w	ip, ip
 8000db4:	fbb2 f0f6 	udiv	r0, r2, r6
 8000db8:	fb06 2210 	mls	r2, r6, r0, r2
 8000dbc:	fb00 f404 	mul.w	r4, r0, r4
 8000dc0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dc4:	4564      	cmp	r4, ip
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x8e>
 8000dc8:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd0:	d202      	bcs.n	8000dd8 <__udivmoddi4+0x8c>
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	f200 811a 	bhi.w	800100c <__udivmoddi4+0x2c0>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dde:	ebac 0c04 	sub.w	ip, ip, r4
 8000de2:	2100      	movs	r1, #0
 8000de4:	b125      	cbz	r5, 8000df0 <__udivmoddi4+0xa4>
 8000de6:	fa2c f303 	lsr.w	r3, ip, r3
 8000dea:	2200      	movs	r2, #0
 8000dec:	e9c5 3200 	strd	r3, r2, [r5]
 8000df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d905      	bls.n	8000e04 <__udivmoddi4+0xb8>
 8000df8:	b10d      	cbz	r5, 8000dfe <__udivmoddi4+0xb2>
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4608      	mov	r0, r1
 8000e02:	e7f5      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e04:	fab3 f183 	clz	r1, r3
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d14d      	bne.n	8000ea8 <__udivmoddi4+0x15c>
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	f0c0 80f2 	bcc.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e12:	4290      	cmp	r0, r2
 8000e14:	f080 80ef 	bcs.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0e6      	beq.n	8000df0 <__udivmoddi4+0xa4>
 8000e22:	e9c5 6300 	strd	r6, r3, [r5]
 8000e26:	e7e3      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f040 80a2 	bne.w	8000f72 <__udivmoddi4+0x226>
 8000e2e:	1a8a      	subs	r2, r1, r2
 8000e30:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e34:	fa1f f68e 	uxth.w	r6, lr
 8000e38:	2101      	movs	r1, #1
 8000e3a:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e3e:	fb07 2014 	mls	r0, r7, r4, r2
 8000e42:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e46:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4a:	fb06 f004 	mul.w	r0, r6, r4
 8000e4e:	4290      	cmp	r0, r2
 8000e50:	d90f      	bls.n	8000e72 <__udivmoddi4+0x126>
 8000e52:	eb1e 0202 	adds.w	r2, lr, r2
 8000e56:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e5a:	bf2c      	ite	cs
 8000e5c:	f04f 0901 	movcs.w	r9, #1
 8000e60:	f04f 0900 	movcc.w	r9, #0
 8000e64:	4290      	cmp	r0, r2
 8000e66:	d903      	bls.n	8000e70 <__udivmoddi4+0x124>
 8000e68:	f1b9 0f00 	cmp.w	r9, #0
 8000e6c:	f000 80c8 	beq.w	8001000 <__udivmoddi4+0x2b4>
 8000e70:	4644      	mov	r4, r8
 8000e72:	1a12      	subs	r2, r2, r0
 8000e74:	fa1f fc8c 	uxth.w	ip, ip
 8000e78:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e7c:	fb07 2210 	mls	r2, r7, r0, r2
 8000e80:	fb00 f606 	mul.w	r6, r0, r6
 8000e84:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e88:	4566      	cmp	r6, ip
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x152>
 8000e8c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e90:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e94:	d202      	bcs.n	8000e9c <__udivmoddi4+0x150>
 8000e96:	4566      	cmp	r6, ip
 8000e98:	f200 80bb 	bhi.w	8001012 <__udivmoddi4+0x2c6>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	ebac 0c06 	sub.w	ip, ip, r6
 8000ea2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ea6:	e79d      	b.n	8000de4 <__udivmoddi4+0x98>
 8000ea8:	f1c1 0620 	rsb	r6, r1, #32
 8000eac:	408b      	lsls	r3, r1
 8000eae:	fa04 fe01 	lsl.w	lr, r4, r1
 8000eb2:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb6:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eba:	40f4      	lsrs	r4, r6
 8000ebc:	408a      	lsls	r2, r1
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	ea4e 030c 	orr.w	r3, lr, ip
 8000ec4:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ec8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ecc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ed8:	fb08 4410 	mls	r4, r8, r0, r4
 8000edc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee0:	fb00 f90c 	mul.w	r9, r0, ip
 8000ee4:	45a1      	cmp	r9, r4
 8000ee6:	d90e      	bls.n	8000f06 <__udivmoddi4+0x1ba>
 8000ee8:	193c      	adds	r4, r7, r4
 8000eea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eee:	bf2c      	ite	cs
 8000ef0:	f04f 0b01 	movcs.w	fp, #1
 8000ef4:	f04f 0b00 	movcc.w	fp, #0
 8000ef8:	45a1      	cmp	r9, r4
 8000efa:	d903      	bls.n	8000f04 <__udivmoddi4+0x1b8>
 8000efc:	f1bb 0f00 	cmp.w	fp, #0
 8000f00:	f000 8093 	beq.w	800102a <__udivmoddi4+0x2de>
 8000f04:	4650      	mov	r0, sl
 8000f06:	eba4 0409 	sub.w	r4, r4, r9
 8000f0a:	fa1f f983 	uxth.w	r9, r3
 8000f0e:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f12:	fb08 4413 	mls	r4, r8, r3, r4
 8000f16:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d906      	bls.n	8000f30 <__udivmoddi4+0x1e4>
 8000f22:	193c      	adds	r4, r7, r4
 8000f24:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x1e2>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d87a      	bhi.n	8001024 <__udivmoddi4+0x2d8>
 8000f2e:	4643      	mov	r3, r8
 8000f30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f34:	eba4 040c 	sub.w	r4, r4, ip
 8000f38:	fba0 9802 	umull	r9, r8, r0, r2
 8000f3c:	4544      	cmp	r4, r8
 8000f3e:	46cc      	mov	ip, r9
 8000f40:	4643      	mov	r3, r8
 8000f42:	d302      	bcc.n	8000f4a <__udivmoddi4+0x1fe>
 8000f44:	d106      	bne.n	8000f54 <__udivmoddi4+0x208>
 8000f46:	45ce      	cmp	lr, r9
 8000f48:	d204      	bcs.n	8000f54 <__udivmoddi4+0x208>
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f50:	eb68 0307 	sbc.w	r3, r8, r7
 8000f54:	b15d      	cbz	r5, 8000f6e <__udivmoddi4+0x222>
 8000f56:	ebbe 020c 	subs.w	r2, lr, ip
 8000f5a:	eb64 0403 	sbc.w	r4, r4, r3
 8000f5e:	fa04 f606 	lsl.w	r6, r4, r6
 8000f62:	fa22 f301 	lsr.w	r3, r2, r1
 8000f66:	40cc      	lsrs	r4, r1
 8000f68:	431e      	orrs	r6, r3
 8000f6a:	e9c5 6400 	strd	r6, r4, [r5]
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e73e      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000f72:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f76:	f1c3 0120 	rsb	r1, r3, #32
 8000f7a:	fa04 f203 	lsl.w	r2, r4, r3
 8000f7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f82:	40cc      	lsrs	r4, r1
 8000f84:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f88:	fa20 f101 	lsr.w	r1, r0, r1
 8000f8c:	fa1f f68e 	uxth.w	r6, lr
 8000f90:	fbb4 f0f7 	udiv	r0, r4, r7
 8000f94:	430a      	orrs	r2, r1
 8000f96:	fb07 4410 	mls	r4, r7, r0, r4
 8000f9a:	0c11      	lsrs	r1, r2, #16
 8000f9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000fa0:	fb00 f406 	mul.w	r4, r0, r6
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d90e      	bls.n	8000fc6 <__udivmoddi4+0x27a>
 8000fa8:	eb1e 0101 	adds.w	r1, lr, r1
 8000fac:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb0:	bf2c      	ite	cs
 8000fb2:	f04f 0901 	movcs.w	r9, #1
 8000fb6:	f04f 0900 	movcc.w	r9, #0
 8000fba:	428c      	cmp	r4, r1
 8000fbc:	d902      	bls.n	8000fc4 <__udivmoddi4+0x278>
 8000fbe:	f1b9 0f00 	cmp.w	r9, #0
 8000fc2:	d02c      	beq.n	800101e <__udivmoddi4+0x2d2>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	1b09      	subs	r1, r1, r4
 8000fc8:	b292      	uxth	r2, r2
 8000fca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fce:	fb07 1114 	mls	r1, r7, r4, r1
 8000fd2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd6:	fb04 f106 	mul.w	r1, r4, r6
 8000fda:	4291      	cmp	r1, r2
 8000fdc:	d907      	bls.n	8000fee <__udivmoddi4+0x2a2>
 8000fde:	eb1e 0202 	adds.w	r2, lr, r2
 8000fe2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000fe6:	d201      	bcs.n	8000fec <__udivmoddi4+0x2a0>
 8000fe8:	4291      	cmp	r1, r2
 8000fea:	d815      	bhi.n	8001018 <__udivmoddi4+0x2cc>
 8000fec:	4644      	mov	r4, r8
 8000fee:	1a52      	subs	r2, r2, r1
 8000ff0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000ff4:	e721      	b.n	8000e3a <__udivmoddi4+0xee>
 8000ff6:	1a86      	subs	r6, r0, r2
 8000ff8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	e70e      	b.n	8000e1e <__udivmoddi4+0xd2>
 8001000:	3c02      	subs	r4, #2
 8001002:	4472      	add	r2, lr
 8001004:	e735      	b.n	8000e72 <__udivmoddi4+0x126>
 8001006:	3902      	subs	r1, #2
 8001008:	4472      	add	r2, lr
 800100a:	e6d0      	b.n	8000dae <__udivmoddi4+0x62>
 800100c:	44f4      	add	ip, lr
 800100e:	3802      	subs	r0, #2
 8001010:	e6e3      	b.n	8000dda <__udivmoddi4+0x8e>
 8001012:	44f4      	add	ip, lr
 8001014:	3802      	subs	r0, #2
 8001016:	e742      	b.n	8000e9e <__udivmoddi4+0x152>
 8001018:	3c02      	subs	r4, #2
 800101a:	4472      	add	r2, lr
 800101c:	e7e7      	b.n	8000fee <__udivmoddi4+0x2a2>
 800101e:	3802      	subs	r0, #2
 8001020:	4471      	add	r1, lr
 8001022:	e7d0      	b.n	8000fc6 <__udivmoddi4+0x27a>
 8001024:	3b02      	subs	r3, #2
 8001026:	443c      	add	r4, r7
 8001028:	e782      	b.n	8000f30 <__udivmoddi4+0x1e4>
 800102a:	3802      	subs	r0, #2
 800102c:	443c      	add	r4, r7
 800102e:	e76a      	b.n	8000f06 <__udivmoddi4+0x1ba>

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <CS_Low>:
#define CS_PIN  GPIO_PIN_5
#define CS_PORT GPIOB

static float scale_multiplier = 0.000061f; // Default for 2g

static void CS_Low(void) {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2120      	movs	r1, #32
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <CS_Low+0x14>)
 800103e:	f001 fe05 	bl	8002c4c <HAL_GPIO_WritePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	42020400 	.word	0x42020400

0800104c <CS_High>:

static void CS_High(void) {
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2120      	movs	r1, #32
 8001054:	4802      	ldr	r0, [pc, #8]	@ (8001060 <CS_High+0x14>)
 8001056:	f001 fdf9 	bl	8002c4c <HAL_GPIO_WritePin>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	42020400 	.word	0x42020400

08001064 <SPI_Write>:

static uint8_t SPI_Write(SPI_HandleTypeDef *hspi, uint8_t reg, uint8_t data) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
 8001070:	4613      	mov	r3, r2
 8001072:	70bb      	strb	r3, [r7, #2]
    uint8_t txData[2] = {reg & ~LIS2DW12_READ, data};
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800107a:	b2db      	uxtb	r3, r3
 800107c:	733b      	strb	r3, [r7, #12]
 800107e:	78bb      	ldrb	r3, [r7, #2]
 8001080:	737b      	strb	r3, [r7, #13]

    CS_Low();
 8001082:	f7ff ffd7 	bl	8001034 <CS_Low>
    HAL_SPI_Transmit(hspi, txData, 2, HAL_MAX_DELAY);
 8001086:	f107 010c 	add.w	r1, r7, #12
 800108a:	f04f 33ff 	mov.w	r3, #4294967295
 800108e:	2202      	movs	r2, #2
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f004 ff37 	bl	8005f04 <HAL_SPI_Transmit>
    CS_High();
 8001096:	f7ff ffd9 	bl	800104c <CS_High>

    return 1;
 800109a:	2301      	movs	r3, #1
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <SPI_Read>:

static uint8_t SPI_Read(SPI_HandleTypeDef *hspi, uint8_t reg, uint8_t *data, uint16_t size) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	607a      	str	r2, [r7, #4]
 80010ae:	461a      	mov	r2, r3
 80010b0:	460b      	mov	r3, r1
 80010b2:	72fb      	strb	r3, [r7, #11]
 80010b4:	4613      	mov	r3, r2
 80010b6:	813b      	strh	r3, [r7, #8]
    uint8_t addr = reg | LIS2DW12_READ;
 80010b8:	7afb      	ldrb	r3, [r7, #11]
 80010ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	75fb      	strb	r3, [r7, #23]

    CS_Low();
 80010c2:	f7ff ffb7 	bl	8001034 <CS_Low>
    HAL_SPI_Transmit(hspi, &addr, 1, HAL_MAX_DELAY);
 80010c6:	f107 0117 	add.w	r1, r7, #23
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295
 80010ce:	2201      	movs	r2, #1
 80010d0:	68f8      	ldr	r0, [r7, #12]
 80010d2:	f004 ff17 	bl	8005f04 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hspi, data, size, HAL_MAX_DELAY);
 80010d6:	893a      	ldrh	r2, [r7, #8]
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	6879      	ldr	r1, [r7, #4]
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f005 f912 	bl	8006308 <HAL_SPI_Receive>
    CS_High();
 80010e4:	f7ff ffb2 	bl	800104c <CS_High>

    return 1;
 80010e8:	2301      	movs	r3, #1
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <LIS2DW12_Init>:

uint8_t LIS2DW12_Init(SPI_HandleTypeDef *hspi) {
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
    uint8_t id;
    uint8_t config;

    // Check device ID
    id = LIS2DW12_ReadID(hspi);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f000 f90a 	bl	8001314 <LIS2DW12_ReadID>
 8001100:	4603      	mov	r3, r0
 8001102:	73fb      	strb	r3, [r7, #15]
    if(id != LIS2DW12_ID) {
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	2b44      	cmp	r3, #68	@ 0x44
 8001108:	d001      	beq.n	800110e <LIS2DW12_Init+0x1c>
        return 0; // Error
 800110a:	2300      	movs	r3, #0
 800110c:	e01a      	b.n	8001144 <LIS2DW12_Init+0x52>
    }

    // Configure CTRL1 register
    // ODR = 100Hz, Low-power mode 1, X/Y/Z axes enabled
    config = 0x50 | 0x07;
 800110e:	2357      	movs	r3, #87	@ 0x57
 8001110:	73bb      	strb	r3, [r7, #14]
    if(!SPI_Write(hspi, LIS2DW12_CTRL1, config)) {
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	461a      	mov	r2, r3
 8001116:	2120      	movs	r1, #32
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ffa3 	bl	8001064 <SPI_Write>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d101      	bne.n	8001128 <LIS2DW12_Init+0x36>
        return 0;
 8001124:	2300      	movs	r3, #0
 8001126:	e00d      	b.n	8001144 <LIS2DW12_Init+0x52>
    }

    // Configure CTRL6 register
    // 2g scale, Low-noise enabled
    config = 0x04;
 8001128:	2304      	movs	r3, #4
 800112a:	73bb      	strb	r3, [r7, #14]
    if(!SPI_Write(hspi, LIS2DW12_CTRL6, config)) {
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	461a      	mov	r2, r3
 8001130:	2125      	movs	r1, #37	@ 0x25
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff ff96 	bl	8001064 <SPI_Write>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <LIS2DW12_Init+0x50>
        return 0;
 800113e:	2300      	movs	r3, #0
 8001140:	e000      	b.n	8001144 <LIS2DW12_Init+0x52>
    }

    return 1;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <LIS2DW12_SetScale>:

uint8_t LIS2DW12_SetScale(SPI_HandleTypeDef *hspi, LIS2DW12_Scale_t scale) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
    uint8_t reg;

    if(!SPI_Read(hspi, LIS2DW12_CTRL6, &reg, 1)) {
 8001158:	f107 020f 	add.w	r2, r7, #15
 800115c:	2301      	movs	r3, #1
 800115e:	2125      	movs	r1, #37	@ 0x25
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff ff9f 	bl	80010a4 <SPI_Read>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d101      	bne.n	8001170 <LIS2DW12_SetScale+0x24>
        return 0;
 800116c:	2300      	movs	r3, #0
 800116e:	e038      	b.n	80011e2 <LIS2DW12_SetScale+0x96>
    }

    reg &= ~(0x03 << 4);
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001176:	b2db      	uxtb	r3, r3
 8001178:	73fb      	strb	r3, [r7, #15]
    reg |= (scale << 4);
 800117a:	78fb      	ldrb	r3, [r7, #3]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	b25a      	sxtb	r2, r3
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	b25b      	sxtb	r3, r3
 8001184:	4313      	orrs	r3, r2
 8001186:	b25b      	sxtb	r3, r3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]

    if(!SPI_Write(hspi, LIS2DW12_CTRL6, reg)) {
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	461a      	mov	r2, r3
 8001190:	2125      	movs	r1, #37	@ 0x25
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff66 	bl	8001064 <SPI_Write>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <LIS2DW12_SetScale+0x56>
        return 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	e01f      	b.n	80011e2 <LIS2DW12_SetScale+0x96>
    }

    switch(scale) {
 80011a2:	78fb      	ldrb	r3, [r7, #3]
 80011a4:	2b03      	cmp	r3, #3
 80011a6:	d81b      	bhi.n	80011e0 <LIS2DW12_SetScale+0x94>
 80011a8:	a201      	add	r2, pc, #4	@ (adr r2, 80011b0 <LIS2DW12_SetScale+0x64>)
 80011aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ae:	bf00      	nop
 80011b0:	080011c1 	.word	0x080011c1
 80011b4:	080011c9 	.word	0x080011c9
 80011b8:	080011d1 	.word	0x080011d1
 80011bc:	080011d9 	.word	0x080011d9
        case LIS2DW12_2G:
            scale_multiplier = 0.000061f;
 80011c0:	4b0a      	ldr	r3, [pc, #40]	@ (80011ec <LIS2DW12_SetScale+0xa0>)
 80011c2:	4a0b      	ldr	r2, [pc, #44]	@ (80011f0 <LIS2DW12_SetScale+0xa4>)
 80011c4:	601a      	str	r2, [r3, #0]
            break;
 80011c6:	e00b      	b.n	80011e0 <LIS2DW12_SetScale+0x94>
        case LIS2DW12_4G:
            scale_multiplier = 0.000122f;
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <LIS2DW12_SetScale+0xa0>)
 80011ca:	4a0a      	ldr	r2, [pc, #40]	@ (80011f4 <LIS2DW12_SetScale+0xa8>)
 80011cc:	601a      	str	r2, [r3, #0]
            break;
 80011ce:	e007      	b.n	80011e0 <LIS2DW12_SetScale+0x94>
        case LIS2DW12_8G:
            scale_multiplier = 0.000244f;
 80011d0:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <LIS2DW12_SetScale+0xa0>)
 80011d2:	4a09      	ldr	r2, [pc, #36]	@ (80011f8 <LIS2DW12_SetScale+0xac>)
 80011d4:	601a      	str	r2, [r3, #0]
            break;
 80011d6:	e003      	b.n	80011e0 <LIS2DW12_SetScale+0x94>
        case LIS2DW12_16G:
            scale_multiplier = 0.000488f;
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <LIS2DW12_SetScale+0xa0>)
 80011da:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <LIS2DW12_SetScale+0xb0>)
 80011dc:	601a      	str	r2, [r3, #0]
            break;
 80011de:	bf00      	nop
    }

    return 1;
 80011e0:	2301      	movs	r3, #1
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000000 	.word	0x20000000
 80011f0:	387fda40 	.word	0x387fda40
 80011f4:	38ffda40 	.word	0x38ffda40
 80011f8:	397fda40 	.word	0x397fda40
 80011fc:	39ffda40 	.word	0x39ffda40

08001200 <LIS2DW12_SetODR>:

uint8_t LIS2DW12_SetODR(SPI_HandleTypeDef *hspi, LIS2DW12_ODR_t odr) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg;

    if(!SPI_Read(hspi, LIS2DW12_CTRL1, &reg, 1)) {
 800120c:	f107 020f 	add.w	r2, r7, #15
 8001210:	2301      	movs	r3, #1
 8001212:	2120      	movs	r1, #32
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff45 	bl	80010a4 <SPI_Read>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <LIS2DW12_SetODR+0x24>
        return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e019      	b.n	8001258 <LIS2DW12_SetODR+0x58>
    }

    reg &= ~(0x0F << 4);
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	b2db      	uxtb	r3, r3
 800122c:	73fb      	strb	r3, [r7, #15]
    reg |= (odr << 4);
 800122e:	78fb      	ldrb	r3, [r7, #3]
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	b25a      	sxtb	r2, r3
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	b25b      	sxtb	r3, r3
 8001238:	4313      	orrs	r3, r2
 800123a:	b25b      	sxtb	r3, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	73fb      	strb	r3, [r7, #15]

    if(!SPI_Write(hspi, LIS2DW12_CTRL1, reg)) {
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	461a      	mov	r2, r3
 8001244:	2120      	movs	r1, #32
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ff0c 	bl	8001064 <SPI_Write>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <LIS2DW12_SetODR+0x56>
        return 0;
 8001252:	2300      	movs	r3, #0
 8001254:	e000      	b.n	8001258 <LIS2DW12_SetODR+0x58>
    }

    return 1;
 8001256:	2301      	movs	r3, #1
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <LIS2DW12_ReadAccel>:

uint8_t LIS2DW12_ReadAccel(SPI_HandleTypeDef *hspi, LIS2DW12_Data_t *data) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
    uint8_t buffer[6];
    int16_t raw_data[3];

    if(!SPI_Read(hspi, LIS2DW12_OUT_X_L, buffer, 6)) {
 800126a:	f107 0210 	add.w	r2, r7, #16
 800126e:	2306      	movs	r3, #6
 8001270:	2128      	movs	r1, #40	@ 0x28
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ff16 	bl	80010a4 <SPI_Read>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <LIS2DW12_ReadAccel+0x22>
        return 0;
 800127e:	2300      	movs	r3, #0
 8001280:	e042      	b.n	8001308 <LIS2DW12_ReadAccel+0xa8>
    }

    raw_data[0] = (int16_t)((buffer[1] << 8) | buffer[0]);  // X-axis
 8001282:	7c7b      	ldrb	r3, [r7, #17]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7c3b      	ldrb	r3, [r7, #16]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21b      	sxth	r3, r3
 8001290:	813b      	strh	r3, [r7, #8]
    raw_data[1] = (int16_t)((buffer[3] << 8) | buffer[2]);  // Y-axis
 8001292:	7cfb      	ldrb	r3, [r7, #19]
 8001294:	021b      	lsls	r3, r3, #8
 8001296:	b21a      	sxth	r2, r3
 8001298:	7cbb      	ldrb	r3, [r7, #18]
 800129a:	b21b      	sxth	r3, r3
 800129c:	4313      	orrs	r3, r2
 800129e:	b21b      	sxth	r3, r3
 80012a0:	817b      	strh	r3, [r7, #10]
    raw_data[2] = (int16_t)((buffer[5] << 8) | buffer[4]);  // Z-axis
 80012a2:	7d7b      	ldrb	r3, [r7, #21]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	7d3b      	ldrb	r3, [r7, #20]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	81bb      	strh	r3, [r7, #12]

    data->x = (float)raw_data[0] * scale_multiplier;
 80012b2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012be:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <LIS2DW12_ReadAccel+0xb0>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	edc3 7a00 	vstr	s15, [r3]
    data->y = (float)raw_data[1] * scale_multiplier;
 80012ce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012da:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <LIS2DW12_ReadAccel+0xb0>)
 80012dc:	edd3 7a00 	vldr	s15, [r3]
 80012e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	edc3 7a01 	vstr	s15, [r3, #4]
    data->z = (float)raw_data[2] * scale_multiplier;
 80012ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <LIS2DW12_ReadAccel+0xb0>)
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	edc3 7a02 	vstr	s15, [r3, #8]

    return 1;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000000 	.word	0x20000000

08001314 <LIS2DW12_ReadID>:

uint8_t LIS2DW12_ReadID(SPI_HandleTypeDef *hspi) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    uint8_t id;

    if(!SPI_Read(hspi, LIS2DW12_WHO_AM_I, &id, 1)) {
 800131c:	f107 020f 	add.w	r2, r7, #15
 8001320:	2301      	movs	r3, #1
 8001322:	210f      	movs	r1, #15
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff febd 	bl	80010a4 <SPI_Read>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <LIS2DW12_ReadID+0x20>
        return 0;
 8001330:	2300      	movs	r3, #0
 8001332:	e000      	b.n	8001336 <LIS2DW12_ReadID+0x22>
    }

    return id;
 8001334:	7bfb      	ldrb	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <LIS2DW12_ReadTemp>:

uint8_t LIS2DW12_ReadTemp(SPI_HandleTypeDef *hspi, float *temp) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    uint8_t buffer[2];
    int16_t raw_temp;
    if(!SPI_Read(hspi, LIS2DW12_OUT_T_L, buffer, 2)) {
 800134a:	f107 020c 	add.w	r2, r7, #12
 800134e:	2302      	movs	r3, #2
 8001350:	210d      	movs	r1, #13
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff fea6 	bl	80010a4 <SPI_Read>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d101      	bne.n	8001362 <LIS2DW12_ReadTemp+0x22>
        return 0;
 800135e:	2300      	movs	r3, #0
 8001360:	e018      	b.n	8001394 <LIS2DW12_ReadTemp+0x54>
    }
    raw_temp = (int16_t)((buffer[1] << 8) | buffer[0]);
 8001362:	7b7b      	ldrb	r3, [r7, #13]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b21a      	sxth	r2, r3
 8001368:	7b3b      	ldrb	r3, [r7, #12]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	81fb      	strh	r3, [r7, #14]
    *temp = ((float)raw_temp) / 256.0f + 25.0f;
 8001370:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001374:	ee07 3a90 	vmov	s15, r3
 8001378:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800137c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800139c <LIS2DW12_ReadTemp+0x5c>
 8001380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001384:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001388:	ee77 7a87 	vadd.f32	s15, s15, s14
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	edc3 7a00 	vstr	s15, [r3]

    return 1;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	43800000 	.word	0x43800000

080013a0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(char ch) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
 80013aa:	1df9      	adds	r1, r7, #7
 80013ac:	230a      	movs	r3, #10
 80013ae:	2201      	movs	r2, #1
 80013b0:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <__io_putchar+0x20>)
 80013b2:	f005 fa76 	bl	80068a2 <HAL_UART_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000384 	.word	0x20000384
 80013c4:	00000000 	.word	0x00000000

080013c8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013cc:	b086      	sub	sp, #24
 80013ce:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013d0:	f000 fe94 	bl	80020fc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013d4:	f000 f94e 	bl	8001674 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013d8:	f000 fb30 	bl	8001a3c <MX_GPIO_Init>
	MX_GPDMA1_Init();
 80013dc:	f000 f9be 	bl	800175c <MX_GPDMA1_Init>
	MX_SPI1_Init();
 80013e0:	f000 fa2e 	bl	8001840 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 80013e4:	f000 fa82 	bl	80018ec <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 80013e8:	f000 facc 	bl	8001984 <MX_USART3_UART_Init>
	MX_SBS_Init();
 80013ec:	f000 fa20 	bl	8001830 <MX_SBS_Init>
	/* USER CODE BEGIN 2 */

	/* Initialize LIS2DW */
	printf("____________________________________ \n\r");
 80013f0:	4889      	ldr	r0, [pc, #548]	@ (8001618 <main+0x250>)
 80013f2:	f006 fec3 	bl	800817c <iprintf>
	printf("**            STM32H503           ** \n\r");
 80013f6:	4889      	ldr	r0, [pc, #548]	@ (800161c <main+0x254>)
 80013f8:	f006 fec0 	bl	800817c <iprintf>
	printf("Version: %s %s\n\r", __DATE__, __TIME__);
 80013fc:	4a88      	ldr	r2, [pc, #544]	@ (8001620 <main+0x258>)
 80013fe:	4989      	ldr	r1, [pc, #548]	@ (8001624 <main+0x25c>)
 8001400:	4889      	ldr	r0, [pc, #548]	@ (8001628 <main+0x260>)
 8001402:	f006 febb 	bl	800817c <iprintf>
	printf("____________________________________ \n\r");
 8001406:	4884      	ldr	r0, [pc, #528]	@ (8001618 <main+0x250>)
 8001408:	f006 feb8 	bl	800817c <iprintf>

	printf("Starting LIS2DW12 initialization.... \r\n");
 800140c:	4887      	ldr	r0, [pc, #540]	@ (800162c <main+0x264>)
 800140e:	f006 ff1d 	bl	800824c <puts>

	// Baca ID sensor
	HAL_Delay(500);
 8001412:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001416:	f000 ff2f 	bl	8002278 <HAL_Delay>
	uint8_t sensor_id = LIS2DW12_ReadID(&hspi1);
 800141a:	4885      	ldr	r0, [pc, #532]	@ (8001630 <main+0x268>)
 800141c:	f7ff ff7a 	bl	8001314 <LIS2DW12_ReadID>
 8001420:	4603      	mov	r3, r0
 8001422:	71fb      	strb	r3, [r7, #7]
	printf("WHOAMI :  0x%02X\r\n", sensor_id);
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4619      	mov	r1, r3
 8001428:	4882      	ldr	r0, [pc, #520]	@ (8001634 <main+0x26c>)
 800142a:	f006 fea7 	bl	800817c <iprintf>

	if(sensor_id != LIS2DW12_ID) {
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b44      	cmp	r3, #68	@ 0x44
 8001432:	d004      	beq.n	800143e <main+0x76>
		printf("Error: Wrong sensor ID!\r\n");
 8001434:	4880      	ldr	r0, [pc, #512]	@ (8001638 <main+0x270>)
 8001436:	f006 ff09 	bl	800824c <puts>
		Error_Handler();
 800143a:	f000 fb67 	bl	8001b0c <Error_Handler>
	}
	if(!LIS2DW12_Init(&hspi1)) {
 800143e:	487c      	ldr	r0, [pc, #496]	@ (8001630 <main+0x268>)
 8001440:	f7ff fe57 	bl	80010f2 <LIS2DW12_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d104      	bne.n	8001454 <main+0x8c>
		printf("Error: Sensor initialization failed!\r\n");
 800144a:	487c      	ldr	r0, [pc, #496]	@ (800163c <main+0x274>)
 800144c:	f006 fefe 	bl	800824c <puts>
		Error_Handler();
 8001450:	f000 fb5c 	bl	8001b0c <Error_Handler>
	}
	if(!LIS2DW12_SetScale(&hspi1, LIS2DW12_2G)) {
 8001454:	2100      	movs	r1, #0
 8001456:	4876      	ldr	r0, [pc, #472]	@ (8001630 <main+0x268>)
 8001458:	f7ff fe78 	bl	800114c <LIS2DW12_SetScale>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d104      	bne.n	800146c <main+0xa4>
		printf("Error: Failed to set scale!\r\n");
 8001462:	4877      	ldr	r0, [pc, #476]	@ (8001640 <main+0x278>)
 8001464:	f006 fef2 	bl	800824c <puts>
		Error_Handler();
 8001468:	f000 fb50 	bl	8001b0c <Error_Handler>
	}
	if(!LIS2DW12_SetODR(&hspi1, LIS2DW12_ODR_100Hz)) {
 800146c:	2105      	movs	r1, #5
 800146e:	4870      	ldr	r0, [pc, #448]	@ (8001630 <main+0x268>)
 8001470:	f7ff fec6 	bl	8001200 <LIS2DW12_SetODR>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d104      	bne.n	8001484 <main+0xbc>
		printf("Error: Failed to set ODR!\r\n");
 800147a:	4872      	ldr	r0, [pc, #456]	@ (8001644 <main+0x27c>)
 800147c:	f006 fee6 	bl	800824c <puts>
		Error_Handler();
 8001480:	f000 fb44 	bl	8001b0c <Error_Handler>
	}

	printf("LIS2DW12 initialization successful!\r\n");
 8001484:	4870      	ldr	r0, [pc, #448]	@ (8001648 <main+0x280>)
 8001486:	f006 fee1 	bl	800824c <puts>
	printf("Starting measurements............. \r\n");
 800148a:	4870      	ldr	r0, [pc, #448]	@ (800164c <main+0x284>)
 800148c:	f006 fede 	bl	800824c <puts>

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if(LIS2DW12_ReadAccel(&hspi1, &accel_data)) {
 8001490:	496f      	ldr	r1, [pc, #444]	@ (8001650 <main+0x288>)
 8001492:	4867      	ldr	r0, [pc, #412]	@ (8001630 <main+0x268>)
 8001494:	f7ff fee4 	bl	8001260 <LIS2DW12_ReadAccel>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	f000 80a5 	beq.w	80015ea <main+0x222>
			printf("X: %.3f g, Y: %.3f g, Z: %.3f g\r\n",
					accel_data.x, accel_data.y, accel_data.z);
 80014a0:	4b6b      	ldr	r3, [pc, #428]	@ (8001650 <main+0x288>)
 80014a2:	681b      	ldr	r3, [r3, #0]
			printf("X: %.3f g, Y: %.3f g, Z: %.3f g\r\n",
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f863 	bl	8000570 <__aeabi_f2d>
 80014aa:	4680      	mov	r8, r0
 80014ac:	4689      	mov	r9, r1
					accel_data.x, accel_data.y, accel_data.z);
 80014ae:	4b68      	ldr	r3, [pc, #416]	@ (8001650 <main+0x288>)
 80014b0:	685b      	ldr	r3, [r3, #4]
			printf("X: %.3f g, Y: %.3f g, Z: %.3f g\r\n",
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f85c 	bl	8000570 <__aeabi_f2d>
 80014b8:	4604      	mov	r4, r0
 80014ba:	460d      	mov	r5, r1
					accel_data.x, accel_data.y, accel_data.z);
 80014bc:	4b64      	ldr	r3, [pc, #400]	@ (8001650 <main+0x288>)
 80014be:	689b      	ldr	r3, [r3, #8]
			printf("X: %.3f g, Y: %.3f g, Z: %.3f g\r\n",
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f855 	bl	8000570 <__aeabi_f2d>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014ce:	e9cd 4500 	strd	r4, r5, [sp]
 80014d2:	4642      	mov	r2, r8
 80014d4:	464b      	mov	r3, r9
 80014d6:	485f      	ldr	r0, [pc, #380]	@ (8001654 <main+0x28c>)
 80014d8:	f006 fe50 	bl	800817c <iprintf>
			//		} else {
			//			printf("Error reading accelerometer data!\r\n");
			//		}
			roll = atan2(accel_data.y, accel_data.z) * (180 / PI);
 80014dc:	4b5c      	ldr	r3, [pc, #368]	@ (8001650 <main+0x288>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f845 	bl	8000570 <__aeabi_f2d>
 80014e6:	4604      	mov	r4, r0
 80014e8:	460d      	mov	r5, r1
 80014ea:	4b59      	ldr	r3, [pc, #356]	@ (8001650 <main+0x288>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f83e 	bl	8000570 <__aeabi_f2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	ec43 2b11 	vmov	d1, r2, r3
 80014fc:	ec45 4b10 	vmov	d0, r4, r5
 8001500:	f00a fb04 	bl	800bb0c <atan2>
 8001504:	ec51 0b10 	vmov	r0, r1, d0
 8001508:	a341      	add	r3, pc, #260	@ (adr r3, 8001610 <main+0x248>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7ff f887 	bl	8000620 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f7ff fb79 	bl	8000c10 <__aeabi_d2f>
 800151e:	4603      	mov	r3, r0
 8001520:	4a4d      	ldr	r2, [pc, #308]	@ (8001658 <main+0x290>)
 8001522:	6013      	str	r3, [r2, #0]
			pitch = atan2(-accel_data.x, sqrt(accel_data.y * accel_data.y + accel_data.z * accel_data.z)) * (180 / PI);
 8001524:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <main+0x288>)
 8001526:	edd3 7a00 	vldr	s15, [r3]
 800152a:	eef1 7a67 	vneg.f32	s15, s15
 800152e:	ee17 3a90 	vmov	r3, s15
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f81c 	bl	8000570 <__aeabi_f2d>
 8001538:	4604      	mov	r4, r0
 800153a:	460d      	mov	r5, r1
 800153c:	4b44      	ldr	r3, [pc, #272]	@ (8001650 <main+0x288>)
 800153e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001542:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <main+0x288>)
 8001544:	edd3 7a01 	vldr	s15, [r3, #4]
 8001548:	ee27 7a27 	vmul.f32	s14, s14, s15
 800154c:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <main+0x288>)
 800154e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001552:	4b3f      	ldr	r3, [pc, #252]	@ (8001650 <main+0x288>)
 8001554:	edd3 7a02 	vldr	s15, [r3, #8]
 8001558:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	ee17 0a90 	vmov	r0, s15
 8001564:	f7ff f804 	bl	8000570 <__aeabi_f2d>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	ec43 2b10 	vmov	d0, r2, r3
 8001570:	f00a face 	bl	800bb10 <sqrt>
 8001574:	eeb0 7a40 	vmov.f32	s14, s0
 8001578:	eef0 7a60 	vmov.f32	s15, s1
 800157c:	eeb0 1a47 	vmov.f32	s2, s14
 8001580:	eef0 1a67 	vmov.f32	s3, s15
 8001584:	ec45 4b10 	vmov	d0, r4, r5
 8001588:	f00a fac0 	bl	800bb0c <atan2>
 800158c:	ec51 0b10 	vmov	r0, r1, d0
 8001590:	a31f      	add	r3, pc, #124	@ (adr r3, 8001610 <main+0x248>)
 8001592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001596:	f7ff f843 	bl	8000620 <__aeabi_dmul>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f7ff fb35 	bl	8000c10 <__aeabi_d2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a2c      	ldr	r2, [pc, #176]	@ (800165c <main+0x294>)
 80015aa:	6013      	str	r3, [r2, #0]
			//			printf("Roll: %.2f degrees |", roll);
			//			printf("Pitch: %.2f degrees\n", pitch);

			if(roll > 45 || roll < -45){
 80015ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001658 <main+0x290>)
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001660 <main+0x298>
 80015b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	dc09      	bgt.n	80015d4 <main+0x20c>
 80015c0:	4b25      	ldr	r3, [pc, #148]	@ (8001658 <main+0x290>)
 80015c2:	edd3 7a00 	vldr	s15, [r3]
 80015c6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001664 <main+0x29c>
 80015ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d2:	d505      	bpl.n	80015e0 <main+0x218>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80015d4:	2201      	movs	r2, #1
 80015d6:	2120      	movs	r1, #32
 80015d8:	4823      	ldr	r0, [pc, #140]	@ (8001668 <main+0x2a0>)
 80015da:	f001 fb37 	bl	8002c4c <HAL_GPIO_WritePin>
 80015de:	e004      	b.n	80015ea <main+0x222>
			}else{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2120      	movs	r1, #32
 80015e4:	4820      	ldr	r0, [pc, #128]	@ (8001668 <main+0x2a0>)
 80015e6:	f001 fb31 	bl	8002c4c <HAL_GPIO_WritePin>
			}

		}

		// Read temperature data
		LIS2DW12_ReadTemp(&hspi1, &temperature);
 80015ea:	4920      	ldr	r1, [pc, #128]	@ (800166c <main+0x2a4>)
 80015ec:	4810      	ldr	r0, [pc, #64]	@ (8001630 <main+0x268>)
 80015ee:	f7ff fea7 	bl	8001340 <LIS2DW12_ReadTemp>
		printf("Temperature: %.2f ^C\r\n", temperature);
 80015f2:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <main+0x2a4>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe ffba 	bl	8000570 <__aeabi_f2d>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	481b      	ldr	r0, [pc, #108]	@ (8001670 <main+0x2a8>)
 8001602:	f006 fdbb 	bl	800817c <iprintf>


		HAL_Delay(100);
 8001606:	2064      	movs	r0, #100	@ 0x64
 8001608:	f000 fe36 	bl	8002278 <HAL_Delay>
		if(LIS2DW12_ReadAccel(&hspi1, &accel_data)) {
 800160c:	e740      	b.n	8001490 <main+0xc8>
 800160e:	bf00      	nop
 8001610:	1af05a77 	.word	0x1af05a77
 8001614:	404ca5dc 	.word	0x404ca5dc
 8001618:	0800c210 	.word	0x0800c210
 800161c:	0800c238 	.word	0x0800c238
 8001620:	0800c260 	.word	0x0800c260
 8001624:	0800c26c 	.word	0x0800c26c
 8001628:	0800c278 	.word	0x0800c278
 800162c:	0800c28c 	.word	0x0800c28c
 8001630:	200002f4 	.word	0x200002f4
 8001634:	0800c2b4 	.word	0x0800c2b4
 8001638:	0800c2c8 	.word	0x0800c2c8
 800163c:	0800c2e4 	.word	0x0800c2e4
 8001640:	0800c30c 	.word	0x0800c30c
 8001644:	0800c32c 	.word	0x0800c32c
 8001648:	0800c348 	.word	0x0800c348
 800164c:	0800c370 	.word	0x0800c370
 8001650:	200004ac 	.word	0x200004ac
 8001654:	0800c398 	.word	0x0800c398
 8001658:	200004bc 	.word	0x200004bc
 800165c:	200004b8 	.word	0x200004b8
 8001660:	42340000 	.word	0x42340000
 8001664:	c2340000 	.word	0xc2340000
 8001668:	42020000 	.word	0x42020000
 800166c:	200004c0 	.word	0x200004c0
 8001670:	0800c3bc 	.word	0x0800c3bc

08001674 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b09c      	sub	sp, #112	@ 0x70
 8001678:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0320 	add.w	r3, r7, #32
 800167e:	2250      	movs	r2, #80	@ 0x50
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f006 fee2 	bl	800844c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	f107 0308 	add.w	r3, r7, #8
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
 8001698:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800169a:	4b2e      	ldr	r3, [pc, #184]	@ (8001754 <SystemClock_Config+0xe0>)
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	4a2d      	ldr	r2, [pc, #180]	@ (8001754 <SystemClock_Config+0xe0>)
 80016a0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80016a4:	6113      	str	r3, [r2, #16]
 80016a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001754 <SystemClock_Config+0xe0>)
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]

	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80016b2:	bf00      	nop
 80016b4:	4b27      	ldr	r3, [pc, #156]	@ (8001754 <SystemClock_Config+0xe0>)
 80016b6:	695b      	ldr	r3, [r3, #20]
 80016b8:	f003 0308 	and.w	r3, r3, #8
 80016bc:	2b08      	cmp	r3, #8
 80016be:	d1f9      	bne.n	80016b4 <SystemClock_Config+0x40>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_CSI;
 80016c0:	2311      	movs	r3, #17
 80016c2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80016ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80016d0:	2320      	movs	r3, #32
 80016d2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d4:	2302      	movs	r3, #2
 80016d6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80016d8:	2302      	movs	r3, #2
 80016da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 1;
 80016dc:	2301      	movs	r3, #1
 80016de:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 129;
 80016e0:	2381      	movs	r3, #129	@ 0x81
 80016e2:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80016e8:	2302      	movs	r3, #2
 80016ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80016ec:	2302      	movs	r3, #2
 80016ee:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80016f0:	2308      	movs	r3, #8
 80016f2:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fc:	f107 0320 	add.w	r3, r7, #32
 8001700:	4618      	mov	r0, r3
 8001702:	f001 fabb 	bl	8002c7c <HAL_RCC_OscConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 800170c:	f000 f9fe 	bl	8001b0c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001710:	231f      	movs	r3, #31
 8001712:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
			|RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001714:	2302      	movs	r3, #2
 8001716:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001728:	f107 0308 	add.w	r3, r7, #8
 800172c:	2101      	movs	r1, #1
 800172e:	4618      	mov	r0, r3
 8001730:	f001 fedc 	bl	80034ec <HAL_RCC_ClockConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <SystemClock_Config+0xca>
	{
		Error_Handler();
 800173a:	f000 f9e7 	bl	8001b0c <Error_Handler>
	}

	/** Configure the programming delay
	 */
	__HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 800173e:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <SystemClock_Config+0xe4>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a05      	ldr	r2, [pc, #20]	@ (8001758 <SystemClock_Config+0xe4>)
 8001744:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001748:	6013      	str	r3, [r2, #0]
}
 800174a:	bf00      	nop
 800174c:	3770      	adds	r7, #112	@ 0x70
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	44020800 	.word	0x44020800
 8001758:	40022000 	.word	0x40022000

0800175c <MX_GPDMA1_Init>:
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN GPDMA1_Init 0 */

	/* USER CODE END GPDMA1_Init 0 */

	/* Peripheral clock enable */
	__HAL_RCC_GPDMA1_CLK_ENABLE();
 8001762:	4b2e      	ldr	r3, [pc, #184]	@ (800181c <MX_GPDMA1_Init+0xc0>)
 8001764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001768:	4a2c      	ldr	r2, [pc, #176]	@ (800181c <MX_GPDMA1_Init+0xc0>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001772:	4b2a      	ldr	r3, [pc, #168]	@ (800181c <MX_GPDMA1_Init+0xc0>)
 8001774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN GPDMA1_Init 1 */

	/* USER CODE END GPDMA1_Init 1 */
	handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
 8001780:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 8001782:	4a28      	ldr	r2, [pc, #160]	@ (8001824 <MX_GPDMA1_Init+0xc8>)
 8001784:	601a      	str	r2, [r3, #0]
	handle_GPDMA1_Channel7.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001786:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 8001788:	2200      	movs	r2, #0
 800178a:	639a      	str	r2, [r3, #56]	@ 0x38
	handle_GPDMA1_Channel7.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 800178c:	4b24      	ldr	r3, [pc, #144]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 800178e:	2200      	movs	r2, #0
 8001790:	63da      	str	r2, [r3, #60]	@ 0x3c
	handle_GPDMA1_Channel7.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8001792:	4b23      	ldr	r3, [pc, #140]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 8001794:	2200      	movs	r2, #0
 8001796:	641a      	str	r2, [r3, #64]	@ 0x40
	handle_GPDMA1_Channel7.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 8001798:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 800179a:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 800179e:	645a      	str	r2, [r3, #68]	@ 0x44
	handle_GPDMA1_Channel7.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_NORMAL;
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	649a      	str	r2, [r3, #72]	@ 0x48
	if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 80017a6:	481e      	ldr	r0, [pc, #120]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 80017a8:	f000 ff7a 	bl	80026a0 <HAL_DMAEx_List_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_GPDMA1_Init+0x5a>
	{
		Error_Handler();
 80017b2:	f000 f9ab 	bl	8001b0c <Error_Handler>
	}
	if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 80017b6:	2110      	movs	r1, #16
 80017b8:	4819      	ldr	r0, [pc, #100]	@ (8001820 <MX_GPDMA1_Init+0xc4>)
 80017ba:	f000 ff35 	bl	8002628 <HAL_DMA_ConfigChannelAttributes>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_GPDMA1_Init+0x6c>
	{
		Error_Handler();
 80017c4:	f000 f9a2 	bl	8001b0c <Error_Handler>
	}
	handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 80017c8:	4b17      	ldr	r3, [pc, #92]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017ca:	4a18      	ldr	r2, [pc, #96]	@ (800182c <MX_GPDMA1_Init+0xd0>)
 80017cc:	601a      	str	r2, [r3, #0]
	handle_GPDMA1_Channel1.InitLinkedList.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017d0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80017d4:	639a      	str	r2, [r3, #56]	@ 0x38
	handle_GPDMA1_Channel1.InitLinkedList.LinkStepMode = DMA_LSM_1LINK_EXECUTION;
 80017d6:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017d8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	handle_GPDMA1_Channel1.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	641a      	str	r2, [r3, #64]	@ 0x40
	handle_GPDMA1_Channel1.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 80017e4:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017e6:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 80017ea:	645a      	str	r2, [r3, #68]	@ 0x44
	handle_GPDMA1_Channel1.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 80017ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017ee:	2281      	movs	r2, #129	@ 0x81
 80017f0:	649a      	str	r2, [r3, #72]	@ 0x48
	if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 80017f2:	480d      	ldr	r0, [pc, #52]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 80017f4:	f000 ff54 	bl	80026a0 <HAL_DMAEx_List_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_GPDMA1_Init+0xa6>
	{
		Error_Handler();
 80017fe:	f000 f985 	bl	8001b0c <Error_Handler>
	}
	if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001802:	2110      	movs	r1, #16
 8001804:	4808      	ldr	r0, [pc, #32]	@ (8001828 <MX_GPDMA1_Init+0xcc>)
 8001806:	f000 ff0f 	bl	8002628 <HAL_DMA_ConfigChannelAttributes>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_GPDMA1_Init+0xb8>
	{
		Error_Handler();
 8001810:	f000 f97c 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN GPDMA1_Init 2 */

	/* USER CODE END GPDMA1_Init 2 */

}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	44020c00 	.word	0x44020c00
 8001820:	20000204 	.word	0x20000204
 8001824:	400203d0 	.word	0x400203d0
 8001828:	2000027c 	.word	0x2000027c
 800182c:	400200d0 	.word	0x400200d0

08001830 <MX_SBS_Init>:
 * @brief SBS Initialization Function
 * @param None
 * @retval None
 */
static void MX_SBS_Init(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
	/* USER CODE END SBS_Init 1 */
	/* USER CODE BEGIN SBS_Init 2 */

	/* USER CODE END SBS_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
	...

08001840 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001844:	4b27      	ldr	r3, [pc, #156]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001846:	4a28      	ldr	r2, [pc, #160]	@ (80018e8 <MX_SPI1_Init+0xa8>)
 8001848:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800184a:	4b26      	ldr	r3, [pc, #152]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800184c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001850:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001852:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800185a:	2207      	movs	r2, #7
 800185c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800185e:	4b21      	ldr	r3, [pc, #132]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001864:	4b1f      	ldr	r3, [pc, #124]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001866:	2200      	movs	r2, #0
 8001868:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800186a:	4b1e      	ldr	r3, [pc, #120]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800186c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001870:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001872:	4b1c      	ldr	r3, [pc, #112]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001874:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001878:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800187c:	2200      	movs	r2, #0
 800187e:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001880:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001888:	2200      	movs	r2, #0
 800188a:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 0x7;
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800188e:	2207      	movs	r2, #7
 8001890:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 8001894:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001898:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800189a:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 800189c:	2200      	movs	r2, #0
 800189e:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018a0:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018a6:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018ac:	4b0d      	ldr	r3, [pc, #52]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018b2:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018b8:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018be:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018d0:	4804      	ldr	r0, [pc, #16]	@ (80018e4 <MX_SPI1_Init+0xa4>)
 80018d2:	f004 fa1b 	bl	8005d0c <HAL_SPI_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_SPI1_Init+0xa0>
	{
		Error_Handler();
 80018dc:	f000 f916 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200002f4 	.word	0x200002f4
 80018e8:	40013000 	.word	0x40013000

080018ec <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80018f0:	4b22      	ldr	r3, [pc, #136]	@ (800197c <MX_USART2_UART_Init+0x90>)
 80018f2:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <MX_USART2_UART_Init+0x94>)
 80018f4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <MX_USART2_UART_Init+0x90>)
 80018f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018fc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001904:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800190a:	4b1c      	ldr	r3, [pc, #112]	@ (800197c <MX_USART2_UART_Init+0x90>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001910:	4b1a      	ldr	r3, [pc, #104]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001912:	220c      	movs	r2, #12
 8001914:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001916:	4b19      	ldr	r3, [pc, #100]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800191c:	4b17      	ldr	r3, [pc, #92]	@ (800197c <MX_USART2_UART_Init+0x90>)
 800191e:	2200      	movs	r2, #0
 8001920:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001922:	4b16      	ldr	r3, [pc, #88]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001924:	2200      	movs	r2, #0
 8001926:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001928:	4b14      	ldr	r3, [pc, #80]	@ (800197c <MX_USART2_UART_Init+0x90>)
 800192a:	2200      	movs	r2, #0
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800192e:	4b13      	ldr	r3, [pc, #76]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001930:	2200      	movs	r2, #0
 8001932:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001934:	4811      	ldr	r0, [pc, #68]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001936:	f004 ff64 	bl	8006802 <HAL_UART_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 8001940:	f000 f8e4 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001944:	2100      	movs	r1, #0
 8001946:	480d      	ldr	r0, [pc, #52]	@ (800197c <MX_USART2_UART_Init+0x90>)
 8001948:	f005 fc20 	bl	800718c <HAL_UARTEx_SetTxFifoThreshold>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART2_UART_Init+0x6a>
	{
		Error_Handler();
 8001952:	f000 f8db 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001956:	2100      	movs	r1, #0
 8001958:	4808      	ldr	r0, [pc, #32]	@ (800197c <MX_USART2_UART_Init+0x90>)
 800195a:	f005 fc55 	bl	8007208 <HAL_UARTEx_SetRxFifoThreshold>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_USART2_UART_Init+0x7c>
	{
		Error_Handler();
 8001964:	f000 f8d2 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001968:	4804      	ldr	r0, [pc, #16]	@ (800197c <MX_USART2_UART_Init+0x90>)
 800196a:	f005 fbd6 	bl	800711a <HAL_UARTEx_DisableFifoMode>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 8001974:	f000 f8ca 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000384 	.word	0x20000384
 8001980:	40004400 	.word	0x40004400

08001984 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001988:	4b2a      	ldr	r3, [pc, #168]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 800198a:	4a2b      	ldr	r2, [pc, #172]	@ (8001a38 <MX_USART3_UART_Init+0xb4>)
 800198c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800198e:	4b29      	ldr	r3, [pc, #164]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 8001990:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001994:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001996:	4b27      	ldr	r3, [pc, #156]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 8001998:	2200      	movs	r2, #0
 800199a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800199c:	4b25      	ldr	r3, [pc, #148]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 800199e:	2200      	movs	r2, #0
 80019a0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80019a2:	4b24      	ldr	r3, [pc, #144]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80019a8:	4b22      	ldr	r3, [pc, #136]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019aa:	220c      	movs	r2, #12
 80019ac:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ae:	4b21      	ldr	r3, [pc, #132]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80019cc:	4819      	ldr	r0, [pc, #100]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019ce:	f004 ff18 	bl	8006802 <HAL_UART_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_USART3_UART_Init+0x58>
	{
		Error_Handler();
 80019d8:	f000 f898 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019dc:	2100      	movs	r1, #0
 80019de:	4815      	ldr	r0, [pc, #84]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019e0:	f005 fbd4 	bl	800718c <HAL_UARTEx_SetTxFifoThreshold>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_USART3_UART_Init+0x6a>
	{
		Error_Handler();
 80019ea:	f000 f88f 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ee:	2100      	movs	r1, #0
 80019f0:	4810      	ldr	r0, [pc, #64]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 80019f2:	f005 fc09 	bl	8007208 <HAL_UARTEx_SetRxFifoThreshold>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_USART3_UART_Init+0x7c>
	{
		Error_Handler();
 80019fc:	f000 f886 	bl	8001b0c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a00:	480c      	ldr	r0, [pc, #48]	@ (8001a34 <MX_USART3_UART_Init+0xb0>)
 8001a02:	f005 fb8a 	bl	800711a <HAL_UARTEx_DisableFifoMode>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_USART3_UART_Init+0x8c>
	{
		Error_Handler();
 8001a0c:	f000 f87e 	bl	8001b0c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2100      	movs	r1, #0
 8001a14:	203c      	movs	r0, #60	@ 0x3c
 8001a16:	f000 fd2f 	bl	8002478 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a1a:	203c      	movs	r0, #60	@ 0x3c
 8001a1c:	f000 fd46 	bl	80024ac <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	203c      	movs	r0, #60	@ 0x3c
 8001a26:	f000 fd27 	bl	8002478 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a2a:	203c      	movs	r0, #60	@ 0x3c
 8001a2c:	f000 fd3e 	bl	80024ac <HAL_NVIC_EnableIRQ>

	/* USER CODE END USART3_Init 2 */

}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000418 	.word	0x20000418
 8001a38:	40004800 	.word	0x40004800

08001a3c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001a52:	4b2b      	ldr	r3, [pc, #172]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a58:	4a29      	ldr	r2, [pc, #164]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a62:	4b27      	ldr	r3, [pc, #156]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4b23      	ldr	r3, [pc, #140]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a76:	4a22      	ldr	r2, [pc, #136]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a80:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a94:	4a1a      	ldr	r2, [pc, #104]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001a96:	f043 0302 	orr.w	r3, r3, #2
 8001a9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a9e:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <MX_GPIO_Init+0xc4>)
 8001aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2120      	movs	r1, #32
 8001ab0:	4814      	ldr	r0, [pc, #80]	@ (8001b04 <MX_GPIO_Init+0xc8>)
 8001ab2:	f001 f8cb 	bl	8002c4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	2120      	movs	r1, #32
 8001aba:	4813      	ldr	r0, [pc, #76]	@ (8001b08 <MX_GPIO_Init+0xcc>)
 8001abc:	f001 f8c6 	bl	8002c4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ac0:	2320      	movs	r3, #32
 8001ac2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	480b      	ldr	r0, [pc, #44]	@ (8001b04 <MX_GPIO_Init+0xc8>)
 8001ad8:	f000 ff66 	bl	80029a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001adc:	2320      	movs	r3, #32
 8001ade:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	f107 030c 	add.w	r3, r7, #12
 8001af0:	4619      	mov	r1, r3
 8001af2:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <MX_GPIO_Init+0xcc>)
 8001af4:	f000 ff58 	bl	80029a8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001af8:	bf00      	nop
 8001afa:	3720      	adds	r7, #32
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	44020c00 	.word	0x44020c00
 8001b04:	42020000 	.word	0x42020000
 8001b08:	42020400 	.word	0x42020400

08001b0c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <Error_Handler+0x8>

08001b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_SBS_EnableVddIO2CompensationCell();
 8001b1c:	f000 fbe2 	bl	80022e4 <HAL_SBS_EnableVddIO2CompensationCell>
  HAL_SBS_EnableVddIO1CompensationCell();
 8001b20:	f000 fbce 	bl	80022c0 <HAL_SBS_EnableVddIO1CompensationCell>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b0ac      	sub	sp, #176	@ 0xb0
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	2288      	movs	r2, #136	@ 0x88
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f006 fc7f 	bl	800844c <memset>
  if(hspi->Instance==SPI1)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_SPI_MspInit+0xf0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d15a      	bne.n	8001c0e <HAL_SPI_MspInit+0xe6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001b58:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b5c:	f04f 0300 	mov.w	r3, #0
 8001b60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL1Q;
 8001b64:	2300      	movs	r3, #0
 8001b66:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f001 ffff 	bl	8003b70 <HAL_RCCEx_PeriphCLKConfig>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001b78:	f7ff ffc8 	bl	8001b0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b7c:	4b27      	ldr	r3, [pc, #156]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001b7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001b82:	4a26      	ldr	r2, [pc, #152]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001b84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b88:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001b8c:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001b8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001b92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ba0:	4a1e      	ldr	r2, [pc, #120]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001baa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c1c <HAL_SPI_MspInit+0xf4>)
 8001bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA0     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA8     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8001bb8:	f240 1301 	movw	r3, #257	@ 0x101
 8001bbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SPI1;
 8001bd2:	230c      	movs	r3, #12
 8001bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4810      	ldr	r0, [pc, #64]	@ (8001c20 <HAL_SPI_MspInit+0xf8>)
 8001be0:	f000 fee2 	bl	80029a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001be4:	2380      	movs	r3, #128	@ 0x80
 8001be6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bfc:	2305      	movs	r3, #5
 8001bfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c02:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c06:	4619      	mov	r1, r3
 8001c08:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <HAL_SPI_MspInit+0xf8>)
 8001c0a:	f000 fecd 	bl	80029a8 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c0e:	bf00      	nop
 8001c10:	37b0      	adds	r7, #176	@ 0xb0
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40013000 	.word	0x40013000
 8001c1c:	44020c00 	.word	0x44020c00
 8001c20:	42020000 	.word	0x42020000

08001c24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b0b0      	sub	sp, #192	@ 0xc0
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c3c:	f107 0320 	add.w	r3, r7, #32
 8001c40:	2288      	movs	r2, #136	@ 0x88
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f006 fc01 	bl	800844c <memset>
  if(huart->Instance==USART2)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a5d      	ldr	r2, [pc, #372]	@ (8001dc4 <HAL_UART_MspInit+0x1a0>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d169      	bne.n	8001d28 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c54:	f04f 0202 	mov.w	r2, #2
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f001 ff81 	bl	8003b70 <HAL_RCCEx_PeriphCLKConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001c74:	f7ff ff4a 	bl	8001b0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c78:	4b53      	ldr	r3, [pc, #332]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001c7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c7e:	4a52      	ldr	r2, [pc, #328]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c84:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001c88:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001c8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c9c:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ca6:	4b48      	ldr	r3, [pc, #288]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	61bb      	str	r3, [r7, #24]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb4:	4b44      	ldr	r3, [pc, #272]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cba:	4a43      	ldr	r2, [pc, #268]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cc4:	4b40      	ldr	r3, [pc, #256]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PB1     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cea:	2307      	movs	r3, #7
 8001cec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4835      	ldr	r0, [pc, #212]	@ (8001dcc <HAL_UART_MspInit+0x1a8>)
 8001cf8:	f000 fe56 	bl	80029a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 8001d14:	2309      	movs	r3, #9
 8001d16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001d1e:	4619      	mov	r1, r3
 8001d20:	482b      	ldr	r0, [pc, #172]	@ (8001dd0 <HAL_UART_MspInit+0x1ac>)
 8001d22:	f000 fe41 	bl	80029a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d26:	e049      	b.n	8001dbc <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a29      	ldr	r2, [pc, #164]	@ (8001dd4 <HAL_UART_MspInit+0x1b0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d144      	bne.n	8001dbc <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d32:	f04f 0204 	mov.w	r2, #4
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d42:	f107 0320 	add.w	r3, r7, #32
 8001d46:	4618      	mov	r0, r3
 8001d48:	f001 ff12 	bl	8003b70 <HAL_RCCEx_PeriphCLKConfig>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001d52:	f7ff fedb 	bl	8001b0c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d56:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d62:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001d66:	4b18      	ldr	r3, [pc, #96]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d74:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d7a:	4a13      	ldr	r2, [pc, #76]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d84:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <HAL_UART_MspInit+0x1a4>)
 8001d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001d92:	2318      	movs	r3, #24
 8001d94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8001daa:	230d      	movs	r3, #13
 8001dac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001db4:	4619      	mov	r1, r3
 8001db6:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <HAL_UART_MspInit+0x1a8>)
 8001db8:	f000 fdf6 	bl	80029a8 <HAL_GPIO_Init>
}
 8001dbc:	bf00      	nop
 8001dbe:	37c0      	adds	r7, #192	@ 0xc0
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40004400 	.word	0x40004400
 8001dc8:	44020c00 	.word	0x44020c00
 8001dcc:	42020000 	.word	0x42020000
 8001dd0:	42020400 	.word	0x42020400
 8001dd4:	40004800 	.word	0x40004800

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <NMI_Handler+0x4>

08001de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <HardFault_Handler+0x4>

08001de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <MemManage_Handler+0x4>

08001df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <UsageFault_Handler+0x4>

08001e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e2e:	f000 fa03 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  return 1;
 8001e3a:	2301      	movs	r3, #1
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <_kill>:

int _kill(int pid, int sig)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e50:	f006 fb4e 	bl	80084f0 <__errno>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2216      	movs	r2, #22
 8001e58:	601a      	str	r2, [r3, #0]
  return -1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <_exit>:

void _exit (int status)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ffe7 	bl	8001e46 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <_exit+0x12>

08001e7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	e00a      	b.n	8001ea4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e8e:	f3af 8000 	nop.w
 8001e92:	4601      	mov	r1, r0
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	60ba      	str	r2, [r7, #8]
 8001e9a:	b2ca      	uxtb	r2, r1
 8001e9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf0      	blt.n	8001e8e <_read+0x12>
  }

  return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	e009      	b.n	8001edc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	60ba      	str	r2, [r7, #8]
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff fa65 	bl	80013a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf1      	blt.n	8001ec8 <_write+0x12>
  }
  return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_close>:

int _close(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f16:	605a      	str	r2, [r3, #4]
  return 0;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <_isatty>:

int _isatty(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	@ (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	@ (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f006 fab2 	bl	80084f0 <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	@ (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	@ (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20008000 	.word	0x20008000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	200004c4 	.word	0x200004c4
 8001fc0:	20000618 	.word	0x20000618

08001fc4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fca:	4b30      	ldr	r3, [pc, #192]	@ (800208c <SystemInit+0xc8>)
 8001fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fd0:	4a2e      	ldr	r2, [pc, #184]	@ (800208c <SystemInit+0xc8>)
 8001fd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fd6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001fda:	4b2d      	ldr	r3, [pc, #180]	@ (8002090 <SystemInit+0xcc>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8002090 <SystemInit+0xcc>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8002090 <SystemInit+0xcc>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001fec:	4b28      	ldr	r3, [pc, #160]	@ (8002090 <SystemInit+0xcc>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4927      	ldr	r1, [pc, #156]	@ (8002090 <SystemInit+0xcc>)
 8001ff2:	4b28      	ldr	r3, [pc, #160]	@ (8002094 <SystemInit+0xd0>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001ff8:	4b25      	ldr	r3, [pc, #148]	@ (8002090 <SystemInit+0xcc>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001ffe:	4b24      	ldr	r3, [pc, #144]	@ (8002090 <SystemInit+0xcc>)
 8002000:	2200      	movs	r2, #0
 8002002:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002004:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <SystemInit+0xcc>)
 8002006:	4a24      	ldr	r2, [pc, #144]	@ (8002098 <SystemInit+0xd4>)
 8002008:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800200a:	4b21      	ldr	r3, [pc, #132]	@ (8002090 <SystemInit+0xcc>)
 800200c:	2200      	movs	r2, #0
 800200e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002010:	4b1f      	ldr	r3, [pc, #124]	@ (8002090 <SystemInit+0xcc>)
 8002012:	4a21      	ldr	r2, [pc, #132]	@ (8002098 <SystemInit+0xd4>)
 8002014:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002016:	4b1e      	ldr	r3, [pc, #120]	@ (8002090 <SystemInit+0xcc>)
 8002018:	2200      	movs	r2, #0
 800201a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800201c:	4b1c      	ldr	r3, [pc, #112]	@ (8002090 <SystemInit+0xcc>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a1b      	ldr	r2, [pc, #108]	@ (8002090 <SystemInit+0xcc>)
 8002022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002026:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002028:	4b19      	ldr	r3, [pc, #100]	@ (8002090 <SystemInit+0xcc>)
 800202a:	2200      	movs	r2, #0
 800202c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800202e:	4b17      	ldr	r3, [pc, #92]	@ (800208c <SystemInit+0xc8>)
 8002030:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002034:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002036:	4b19      	ldr	r3, [pc, #100]	@ (800209c <SystemInit+0xd8>)
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800203e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002046:	d003      	beq.n	8002050 <SystemInit+0x8c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800204e:	d117      	bne.n	8002080 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <SystemInit+0xd8>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <SystemInit+0xd8>)
 800205e:	4a10      	ldr	r2, [pc, #64]	@ (80020a0 <SystemInit+0xdc>)
 8002060:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002062:	4b0e      	ldr	r3, [pc, #56]	@ (800209c <SystemInit+0xd8>)
 8002064:	4a0f      	ldr	r2, [pc, #60]	@ (80020a4 <SystemInit+0xe0>)
 8002066:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002068:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <SystemInit+0xd8>)
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	4a0b      	ldr	r2, [pc, #44]	@ (800209c <SystemInit+0xd8>)
 800206e:	f043 0302 	orr.w	r3, r3, #2
 8002072:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002074:	4b09      	ldr	r3, [pc, #36]	@ (800209c <SystemInit+0xd8>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	4a08      	ldr	r2, [pc, #32]	@ (800209c <SystemInit+0xd8>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	61d3      	str	r3, [r2, #28]
  }
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	e000ed00 	.word	0xe000ed00
 8002090:	44020c00 	.word	0x44020c00
 8002094:	fae2eae3 	.word	0xfae2eae3
 8002098:	01010280 	.word	0x01010280
 800209c:	40022000 	.word	0x40022000
 80020a0:	08192a3b 	.word	0x08192a3b
 80020a4:	4c5d6e7f 	.word	0x4c5d6e7f

080020a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80020a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020e0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80020ac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80020ae:	e003      	b.n	80020b8 <LoopCopyDataInit>

080020b0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80020b2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80020b4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80020b6:	3104      	adds	r1, #4

080020b8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80020b8:	480b      	ldr	r0, [pc, #44]	@ (80020e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80020ba:	4b0c      	ldr	r3, [pc, #48]	@ (80020ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80020bc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80020be:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80020c0:	d3f6      	bcc.n	80020b0 <CopyDataInit>
	ldr	r2, =_sbss
 80020c2:	4a0b      	ldr	r2, [pc, #44]	@ (80020f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80020c4:	e002      	b.n	80020cc <LoopFillZerobss>

080020c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80020c6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80020c8:	f842 3b04 	str.w	r3, [r2], #4

080020cc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80020cc:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <LoopForever+0x16>)
	cmp	r2, r3
 80020ce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80020d0:	d3f9      	bcc.n	80020c6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020d2:	f7ff ff77 	bl	8001fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020d6:	f006 fa11 	bl	80084fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020da:	f7ff f975 	bl	80013c8 <main>

080020de <LoopForever>:

LoopForever:
    b LoopForever
 80020de:	e7fe      	b.n	80020de <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80020e0:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80020e4:	0800c8c0 	.word	0x0800c8c0
	ldr	r0, =_sdata
 80020e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80020ec:	200001e8 	.word	0x200001e8
	ldr	r2, =_sbss
 80020f0:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 80020f4:	20000618 	.word	0x20000618

080020f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020f8:	e7fe      	b.n	80020f8 <ADC1_IRQHandler>
	...

080020fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002100:	2003      	movs	r0, #3
 8002102:	f000 f9ae 	bl	8002462 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002106:	f001 fba9 	bl	800385c <HAL_RCC_GetSysClockFreq>
 800210a:	4602      	mov	r2, r0
 800210c:	4b0c      	ldr	r3, [pc, #48]	@ (8002140 <HAL_Init+0x44>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	f003 030f 	and.w	r3, r3, #15
 8002114:	490b      	ldr	r1, [pc, #44]	@ (8002144 <HAL_Init+0x48>)
 8002116:	5ccb      	ldrb	r3, [r1, r3]
 8002118:	fa22 f303 	lsr.w	r3, r2, r3
 800211c:	4a0a      	ldr	r2, [pc, #40]	@ (8002148 <HAL_Init+0x4c>)
 800211e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002120:	2004      	movs	r0, #4
 8002122:	f000 f9f3 	bl	800250c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002126:	200f      	movs	r0, #15
 8002128:	f000 f810 	bl	800214c <HAL_InitTick>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e002      	b.n	800213c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002136:	f7ff fcef 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	44020c00 	.word	0x44020c00
 8002144:	0800c3d4 	.word	0x0800c3d4
 8002148:	20000004 	.word	0x20000004

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002158:	4b33      	ldr	r3, [pc, #204]	@ (8002228 <HAL_InitTick+0xdc>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e05c      	b.n	800221e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002164:	4b31      	ldr	r3, [pc, #196]	@ (800222c <HAL_InitTick+0xe0>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b04      	cmp	r3, #4
 800216e:	d10c      	bne.n	800218a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002170:	4b2f      	ldr	r3, [pc, #188]	@ (8002230 <HAL_InitTick+0xe4>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b2c      	ldr	r3, [pc, #176]	@ (8002228 <HAL_InitTick+0xdc>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	4619      	mov	r1, r3
 800217a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800217e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002182:	fbb2 f3f3 	udiv	r3, r2, r3
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	e037      	b.n	80021fa <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800218a:	f000 fa17 	bl	80025bc <HAL_SYSTICK_GetCLKSourceConfig>
 800218e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d023      	beq.n	80021de <HAL_InitTick+0x92>
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d82d      	bhi.n	80021f8 <HAL_InitTick+0xac>
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_InitTick+0x5e>
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d00d      	beq.n	80021c4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80021a8:	e026      	b.n	80021f8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <HAL_InitTick+0xe4>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002228 <HAL_InitTick+0xdc>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	4619      	mov	r1, r3
 80021b4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80021b8:	fbb3 f3f1 	udiv	r3, r3, r1
 80021bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c0:	60fb      	str	r3, [r7, #12]
        break;
 80021c2:	e01a      	b.n	80021fa <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80021c4:	4b18      	ldr	r3, [pc, #96]	@ (8002228 <HAL_InitTick+0xdc>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80021d2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80021d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021da:	60fb      	str	r3, [r7, #12]
        break;
 80021dc:	e00d      	b.n	80021fa <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80021de:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <HAL_InitTick+0xdc>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80021ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	60fb      	str	r3, [r7, #12]
        break;
 80021f6:	e000      	b.n	80021fa <HAL_InitTick+0xae>
        break;
 80021f8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 f964 	bl	80024c8 <HAL_SYSTICK_Config>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e009      	b.n	800221e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220a:	2200      	movs	r2, #0
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	f04f 30ff 	mov.w	r0, #4294967295
 8002212:	f000 f931 	bl	8002478 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002216:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <HAL_InitTick+0xe8>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	2000000c 	.word	0x2000000c
 800222c:	e000e010 	.word	0xe000e010
 8002230:	20000004 	.word	0x20000004
 8002234:	20000008 	.word	0x20000008

08002238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_IncTick+0x20>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b06      	ldr	r3, [pc, #24]	@ (800225c <HAL_IncTick+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a04      	ldr	r2, [pc, #16]	@ (800225c <HAL_IncTick+0x24>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	2000000c 	.word	0x2000000c
 800225c:	200004c8 	.word	0x200004c8

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	200004c8 	.word	0x200004c8

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffde 	bl	8002260 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000000c 	.word	0x2000000c

080022c0 <HAL_SBS_EnableVddIO1CompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.
  * @retval None
  */
void HAL_SBS_EnableVddIO1CompensationCell(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  SET_BIT(SBS->CCCSR, SBS_CCCSR_EN1) ;
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_SBS_EnableVddIO1CompensationCell+0x20>)
 80022c6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80022ca:	4a05      	ldr	r2, [pc, #20]	@ (80022e0 <HAL_SBS_EnableVddIO1CompensationCell+0x20>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	44000400 	.word	0x44000400

080022e4 <HAL_SBS_EnableVddIO2CompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.
  * @retval None
  */
void HAL_SBS_EnableVddIO2CompensationCell(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  SET_BIT(SBS->CCCSR, SBS_CCCSR_EN2) ;
 80022e8:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <HAL_SBS_EnableVddIO2CompensationCell+0x20>)
 80022ea:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80022ee:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <HAL_SBS_EnableVddIO2CompensationCell+0x20>)
 80022f0:	f043 0304 	orr.w	r3, r3, #4
 80022f4:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	44000400 	.word	0x44000400

08002308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002318:	4b0c      	ldr	r3, [pc, #48]	@ (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002324:	4013      	ands	r3, r2
 8002326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002330:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233a:	4a04      	ldr	r2, [pc, #16]	@ (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	60d3      	str	r3, [r2, #12]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002354:	4b04      	ldr	r3, [pc, #16]	@ (8002368 <__NVIC_GetPriorityGrouping+0x18>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	f003 0307 	and.w	r3, r3, #7
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002376:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800237a:	2b00      	cmp	r3, #0
 800237c:	db0b      	blt.n	8002396 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237e:	88fb      	ldrh	r3, [r7, #6]
 8002380:	f003 021f 	and.w	r2, r3, #31
 8002384:	4907      	ldr	r1, [pc, #28]	@ (80023a4 <__NVIC_EnableIRQ+0x38>)
 8002386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	2001      	movs	r0, #1
 800238e:	fa00 f202 	lsl.w	r2, r0, r2
 8002392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80023b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db0a      	blt.n	80023d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	490c      	ldr	r1, [pc, #48]	@ (80023f4 <__NVIC_SetPriority+0x4c>)
 80023c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023c6:	0112      	lsls	r2, r2, #4
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	440b      	add	r3, r1
 80023cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d0:	e00a      	b.n	80023e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4908      	ldr	r1, [pc, #32]	@ (80023f8 <__NVIC_SetPriority+0x50>)
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	3b04      	subs	r3, #4
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	440b      	add	r3, r1
 80023e6:	761a      	strb	r2, [r3, #24]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000e100 	.word	0xe000e100
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	@ 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f1c3 0307 	rsb	r3, r3, #7
 8002416:	2b04      	cmp	r3, #4
 8002418:	bf28      	it	cs
 800241a:	2304      	movcs	r3, #4
 800241c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3304      	adds	r3, #4
 8002422:	2b06      	cmp	r3, #6
 8002424:	d902      	bls.n	800242c <NVIC_EncodePriority+0x30>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3b03      	subs	r3, #3
 800242a:	e000      	b.n	800242e <NVIC_EncodePriority+0x32>
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	f04f 32ff 	mov.w	r2, #4294967295
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	401a      	ands	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002444:	f04f 31ff 	mov.w	r1, #4294967295
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43d9      	mvns	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	4313      	orrs	r3, r2
         );
}
 8002456:	4618      	mov	r0, r3
 8002458:	3724      	adds	r7, #36	@ 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff ff4c 	bl	8002308 <__NVIC_SetPriorityGrouping>
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
 8002484:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002486:	f7ff ff63 	bl	8002350 <__NVIC_GetPriorityGrouping>
 800248a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	6978      	ldr	r0, [r7, #20]
 8002492:	f7ff ffb3 	bl	80023fc <NVIC_EncodePriority>
 8002496:	4602      	mov	r2, r0
 8002498:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff ff82 	bl	80023a8 <__NVIC_SetPriority>
}
 80024a4:	bf00      	nop
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff ff56 	bl	800236c <__NVIC_EnableIRQ>
}
 80024c0:	bf00      	nop
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024d8:	d301      	bcc.n	80024de <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80024da:	2301      	movs	r3, #1
 80024dc:	e00d      	b.n	80024fa <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80024de:	4a0a      	ldr	r2, [pc, #40]	@ (8002508 <HAL_SYSTICK_Config+0x40>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80024e6:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <HAL_SYSTICK_Config+0x40>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80024ec:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <HAL_SYSTICK_Config+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a05      	ldr	r2, [pc, #20]	@ (8002508 <HAL_SYSTICK_Config+0x40>)
 80024f2:	f043 0303 	orr.w	r3, r3, #3
 80024f6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000e010 	.word	0xe000e010

0800250c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b04      	cmp	r3, #4
 8002518:	d844      	bhi.n	80025a4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800251a:	a201      	add	r2, pc, #4	@ (adr r2, 8002520 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800251c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002520:	08002543 	.word	0x08002543
 8002524:	08002561 	.word	0x08002561
 8002528:	08002583 	.word	0x08002583
 800252c:	080025a5 	.word	0x080025a5
 8002530:	08002535 	.word	0x08002535
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002534:	4b1f      	ldr	r3, [pc, #124]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a1e      	ldr	r2, [pc, #120]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800253a:	f043 0304 	orr.w	r3, r3, #4
 800253e:	6013      	str	r3, [r2, #0]
      break;
 8002540:	e031      	b.n	80025a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002542:	4b1c      	ldr	r3, [pc, #112]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a1b      	ldr	r2, [pc, #108]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800254e:	4b1a      	ldr	r3, [pc, #104]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002550:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002554:	4a18      	ldr	r2, [pc, #96]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002556:	f023 030c 	bic.w	r3, r3, #12
 800255a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800255e:	e022      	b.n	80025a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002560:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a13      	ldr	r2, [pc, #76]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002566:	f023 0304 	bic.w	r3, r3, #4
 800256a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800256e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002572:	f023 030c 	bic.w	r3, r3, #12
 8002576:	4a10      	ldr	r2, [pc, #64]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002578:	f043 0304 	orr.w	r3, r3, #4
 800257c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002580:	e011      	b.n	80025a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002582:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a0b      	ldr	r2, [pc, #44]	@ (80025b4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002588:	f023 0304 	bic.w	r3, r3, #4
 800258c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800258e:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002590:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002594:	f023 030c 	bic.w	r3, r3, #12
 8002598:	4a07      	ldr	r2, [pc, #28]	@ (80025b8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800259a:	f043 0308 	orr.w	r3, r3, #8
 800259e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80025a2:	e000      	b.n	80025a6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80025a4:	bf00      	nop
  }
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000e010 	.word	0xe000e010
 80025b8:	44020c00 	.word	0x44020c00

080025bc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80025c2:	4b17      	ldr	r3, [pc, #92]	@ (8002620 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d002      	beq.n	80025d4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80025ce:	2304      	movs	r3, #4
 80025d0:	607b      	str	r3, [r7, #4]
 80025d2:	e01e      	b.n	8002612 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80025d4:	4b13      	ldr	r3, [pc, #76]	@ (8002624 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80025d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d00f      	beq.n	8002606 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d80f      	bhi.n	800260c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b04      	cmp	r3, #4
 80025f6:	d003      	beq.n	8002600 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80025f8:	e008      	b.n	800260c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80025fa:	2300      	movs	r3, #0
 80025fc:	607b      	str	r3, [r7, #4]
        break;
 80025fe:	e008      	b.n	8002612 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002600:	2301      	movs	r3, #1
 8002602:	607b      	str	r3, [r7, #4]
        break;
 8002604:	e005      	b.n	8002612 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002606:	2302      	movs	r3, #2
 8002608:	607b      	str	r3, [r7, #4]
        break;
 800260a:	e002      	b.n	8002612 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800260c:	2300      	movs	r3, #0
 800260e:	607b      	str	r3, [r7, #4]
        break;
 8002610:	bf00      	nop
    }
  }
  return systick_source;
 8002612:	687b      	ldr	r3, [r7, #4]
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000e010 	.word	0xe000e010
 8002624:	44020c00 	.word	0x44020c00

08002628 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e02b      	b.n	8002694 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002644:	f023 030f 	bic.w	r3, r3, #15
 8002648:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002652:	3b50      	subs	r3, #80	@ 0x50
 8002654:	09db      	lsrs	r3, r3, #7
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	2201      	movs	r2, #1
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f003 0310 	and.w	r3, r3, #16
 8002668:	2b00      	cmp	r3, #0
 800266a:	d012      	beq.n	8002692 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	f003 0311 	and.w	r3, r3, #17
 8002672:	2b11      	cmp	r3, #17
 8002674:	d106      	bne.n	8002684 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	431a      	orrs	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	e006      	b.n	8002692 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	43db      	mvns	r3, r3
 800268c:	401a      	ands	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80026a8:	f7ff fdda 	bl	8002260 <HAL_GetTick>
 80026ac:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e085      	b.n	80027c4 <HAL_DMAEx_List_Init+0x124>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a43      	ldr	r2, [pc, #268]	@ (80027cc <HAL_DMAEx_List_Init+0x12c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d049      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a42      	ldr	r2, [pc, #264]	@ (80027d0 <HAL_DMAEx_List_Init+0x130>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d044      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a40      	ldr	r2, [pc, #256]	@ (80027d4 <HAL_DMAEx_List_Init+0x134>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d03f      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a3f      	ldr	r2, [pc, #252]	@ (80027d8 <HAL_DMAEx_List_Init+0x138>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d03a      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a3d      	ldr	r2, [pc, #244]	@ (80027dc <HAL_DMAEx_List_Init+0x13c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d035      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a3c      	ldr	r2, [pc, #240]	@ (80027e0 <HAL_DMAEx_List_Init+0x140>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d030      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a3a      	ldr	r2, [pc, #232]	@ (80027e4 <HAL_DMAEx_List_Init+0x144>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d02b      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a39      	ldr	r2, [pc, #228]	@ (80027e8 <HAL_DMAEx_List_Init+0x148>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d026      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a37      	ldr	r2, [pc, #220]	@ (80027ec <HAL_DMAEx_List_Init+0x14c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d021      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a36      	ldr	r2, [pc, #216]	@ (80027f0 <HAL_DMAEx_List_Init+0x150>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d01c      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a34      	ldr	r2, [pc, #208]	@ (80027f4 <HAL_DMAEx_List_Init+0x154>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d017      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a33      	ldr	r2, [pc, #204]	@ (80027f8 <HAL_DMAEx_List_Init+0x158>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d012      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a31      	ldr	r2, [pc, #196]	@ (80027fc <HAL_DMAEx_List_Init+0x15c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d00d      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a30      	ldr	r2, [pc, #192]	@ (8002800 <HAL_DMAEx_List_Init+0x160>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d008      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a2e      	ldr	r2, [pc, #184]	@ (8002804 <HAL_DMAEx_List_Init+0x164>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d003      	beq.n	8002756 <HAL_DMAEx_List_Init+0xb6>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a2d      	ldr	r2, [pc, #180]	@ (8002808 <HAL_DMAEx_List_Init+0x168>)
 8002754:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2202      	movs	r2, #2
 8002762:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 0206 	orr.w	r2, r2, #6
 8002774:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002776:	e00f      	b.n	8002798 <HAL_DMAEx_List_Init+0xf8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002778:	f7ff fd72 	bl	8002260 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b05      	cmp	r3, #5
 8002784:	d908      	bls.n	8002798 <HAL_DMAEx_List_Init+0xf8>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2210      	movs	r2, #16
 800278a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2203      	movs	r2, #3
 8002790:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e015      	b.n	80027c4 <HAL_DMAEx_List_Init+0x124>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1e8      	bne.n	8002778 <HAL_DMAEx_List_Init+0xd8>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f830 	bl	800280c <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40020050 	.word	0x40020050
 80027d0:	400200d0 	.word	0x400200d0
 80027d4:	40020150 	.word	0x40020150
 80027d8:	400201d0 	.word	0x400201d0
 80027dc:	40020250 	.word	0x40020250
 80027e0:	400202d0 	.word	0x400202d0
 80027e4:	40020350 	.word	0x40020350
 80027e8:	400203d0 	.word	0x400203d0
 80027ec:	40021050 	.word	0x40021050
 80027f0:	400210d0 	.word	0x400210d0
 80027f4:	40021150 	.word	0x40021150
 80027f8:	400211d0 	.word	0x400211d0
 80027fc:	40021250 	.word	0x40021250
 8002800:	400212d0 	.word	0x400212d0
 8002804:	40021350 	.word	0x40021350
 8002808:	400213d0 	.word	0x400213d0

0800280c <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800281c:	4313      	orrs	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a50      	ldr	r2, [pc, #320]	@ (8002968 <DMA_List_Init+0x15c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d04a      	beq.n	80028c0 <DMA_List_Init+0xb4>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a4f      	ldr	r2, [pc, #316]	@ (800296c <DMA_List_Init+0x160>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d045      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a4d      	ldr	r2, [pc, #308]	@ (8002970 <DMA_List_Init+0x164>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d040      	beq.n	80028c0 <DMA_List_Init+0xb4>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a4c      	ldr	r2, [pc, #304]	@ (8002974 <DMA_List_Init+0x168>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d03b      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a4a      	ldr	r2, [pc, #296]	@ (8002978 <DMA_List_Init+0x16c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d036      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a49      	ldr	r2, [pc, #292]	@ (800297c <DMA_List_Init+0x170>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d031      	beq.n	80028c0 <DMA_List_Init+0xb4>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a47      	ldr	r2, [pc, #284]	@ (8002980 <DMA_List_Init+0x174>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d02c      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a46      	ldr	r2, [pc, #280]	@ (8002984 <DMA_List_Init+0x178>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d027      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a44      	ldr	r2, [pc, #272]	@ (8002988 <DMA_List_Init+0x17c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d022      	beq.n	80028c0 <DMA_List_Init+0xb4>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a43      	ldr	r2, [pc, #268]	@ (800298c <DMA_List_Init+0x180>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d01d      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a41      	ldr	r2, [pc, #260]	@ (8002990 <DMA_List_Init+0x184>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d018      	beq.n	80028c0 <DMA_List_Init+0xb4>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a40      	ldr	r2, [pc, #256]	@ (8002994 <DMA_List_Init+0x188>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d013      	beq.n	80028c0 <DMA_List_Init+0xb4>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a3e      	ldr	r2, [pc, #248]	@ (8002998 <DMA_List_Init+0x18c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00e      	beq.n	80028c0 <DMA_List_Init+0xb4>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a3d      	ldr	r2, [pc, #244]	@ (800299c <DMA_List_Init+0x190>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d009      	beq.n	80028c0 <DMA_List_Init+0xb4>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a3b      	ldr	r2, [pc, #236]	@ (80029a0 <DMA_List_Init+0x194>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d004      	beq.n	80028c0 <DMA_List_Init+0xb4>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a3a      	ldr	r2, [pc, #232]	@ (80029a4 <DMA_List_Init+0x198>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d101      	bne.n	80028c4 <DMA_List_Init+0xb8>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <DMA_List_Init+0xba>
 80028c4:	2300      	movs	r3, #0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d004      	beq.n	80028d4 <DMA_List_Init+0xc8>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2200      	movs	r2, #0
 80028ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80028f8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2200      	movs	r2, #0
 8002908:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2200      	movs	r2, #0
 8002910:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a1a      	ldr	r2, [pc, #104]	@ (8002980 <DMA_List_Init+0x174>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d00e      	beq.n	800293a <DMA_List_Init+0x12e>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a18      	ldr	r2, [pc, #96]	@ (8002984 <DMA_List_Init+0x178>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d009      	beq.n	800293a <DMA_List_Init+0x12e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a1d      	ldr	r2, [pc, #116]	@ (80029a0 <DMA_List_Init+0x194>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d004      	beq.n	800293a <DMA_List_Init+0x12e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a1b      	ldr	r2, [pc, #108]	@ (80029a4 <DMA_List_Init+0x198>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <DMA_List_Init+0x132>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <DMA_List_Init+0x134>
 800293e:	2300      	movs	r3, #0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <DMA_List_Init+0x148>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2200      	movs	r2, #0
 800294a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2200      	movs	r2, #0
 8002952:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2200      	movs	r2, #0
 800295a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800295c:	bf00      	nop
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	40020050 	.word	0x40020050
 800296c:	400200d0 	.word	0x400200d0
 8002970:	40020150 	.word	0x40020150
 8002974:	400201d0 	.word	0x400201d0
 8002978:	40020250 	.word	0x40020250
 800297c:	400202d0 	.word	0x400202d0
 8002980:	40020350 	.word	0x40020350
 8002984:	400203d0 	.word	0x400203d0
 8002988:	40021050 	.word	0x40021050
 800298c:	400210d0 	.word	0x400210d0
 8002990:	40021150 	.word	0x40021150
 8002994:	400211d0 	.word	0x400211d0
 8002998:	40021250 	.word	0x40021250
 800299c:	400212d0 	.word	0x400212d0
 80029a0:	40021350 	.word	0x40021350
 80029a4:	400213d0 	.word	0x400213d0

080029a8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b087      	sub	sp, #28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80029b6:	e136      	b.n	8002c26 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	2101      	movs	r1, #1
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	fa01 f303 	lsl.w	r3, r1, r3
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 8128 	beq.w	8002c20 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x38>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b12      	cmp	r3, #18
 80029de:	d125      	bne.n	8002a2c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	08da      	lsrs	r2, r3, #3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3208      	adds	r2, #8
 80029e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ec:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	220f      	movs	r2, #15
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	4013      	ands	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	f003 020f 	and.w	r2, r3, #15
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	08da      	lsrs	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	6979      	ldr	r1, [r7, #20]
 8002a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	4013      	ands	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d00b      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d007      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a74:	2b11      	cmp	r3, #17
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b12      	cmp	r3, #18
 8002a7e:	d130      	bne.n	8002ae2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4013      	ands	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f003 0201 	and.w	r2, r3, #1
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	697a      	ldr	r2, [r7, #20]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d017      	beq.n	8002b1a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	2203      	movs	r2, #3
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	4013      	ands	r3, r2
 8002b00:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d07c      	beq.n	8002c20 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b26:	4a47      	ldr	r2, [pc, #284]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	089b      	lsrs	r3, r3, #2
 8002b2c:	3318      	adds	r3, #24
 8002b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b32:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	220f      	movs	r2, #15
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4013      	ands	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0a9a      	lsrs	r2, r3, #10
 8002b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c48 <HAL_GPIO_Init+0x2a0>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	f002 0203 	and.w	r2, r2, #3
 8002b58:	00d2      	lsls	r2, r2, #3
 8002b5a:	4093      	lsls	r3, r2
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b62:	4938      	ldr	r1, [pc, #224]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	089b      	lsrs	r3, r3, #2
 8002b68:	3318      	adds	r3, #24
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002b70:	4b34      	ldr	r3, [pc, #208]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002b94:	4a2b      	ldr	r2, [pc, #172]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002b9a:	4b2a      	ldr	r3, [pc, #168]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002bbe:	4a21      	ldr	r2, [pc, #132]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002bea:	4a16      	ldr	r2, [pc, #88]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002bf2:	4b14      	ldr	r3, [pc, #80]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bf8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	4013      	ands	r3, r2
 8002c02:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002c18:	4a0a      	ldr	r2, [pc, #40]	@ (8002c44 <HAL_GPIO_Init+0x29c>)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	3301      	adds	r3, #1
 8002c24:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f aec1 	bne.w	80029b8 <HAL_GPIO_Init+0x10>
  }
}
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	44022000 	.word	0x44022000
 8002c48:	002f7f7f 	.word	0x002f7f7f

08002c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c5c:	787b      	ldrb	r3, [r7, #1]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c6a:	887a      	ldrh	r2, [r7, #2]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b088      	sub	sp, #32
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d102      	bne.n	8002c90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	f000 bc28 	b.w	80034e0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c90:	4b94      	ldr	r3, [pc, #592]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	f003 0318 	and.w	r3, r3, #24
 8002c98:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002c9a:	4b92      	ldr	r3, [pc, #584]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0310 	and.w	r3, r3, #16
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d05b      	beq.n	8002d68 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d005      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x46>
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	2b18      	cmp	r3, #24
 8002cba:	d114      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d111      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d102      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	f000 bc08 	b.w	80034e0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002cd0:	4b84      	ldr	r3, [pc, #528]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	041b      	lsls	r3, r3, #16
 8002cde:	4981      	ldr	r1, [pc, #516]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002ce4:	e040      	b.n	8002d68 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d023      	beq.n	8002d36 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002cee:	4b7d      	ldr	r3, [pc, #500]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfa:	f7ff fab1 	bl	8002260 <HAL_GetTick>
 8002cfe:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002d00:	e008      	b.n	8002d14 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002d02:	f7ff faad 	bl	8002260 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e3e5      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002d14:	4b73      	ldr	r3, [pc, #460]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f0      	beq.n	8002d02 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002d20:	4b70      	ldr	r3, [pc, #448]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	041b      	lsls	r3, r3, #16
 8002d2e:	496d      	ldr	r1, [pc, #436]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	618b      	str	r3, [r1, #24]
 8002d34:	e018      	b.n	8002d68 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002d36:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d42:	f7ff fa8d 	bl	8002260 <HAL_GetTick>
 8002d46:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002d4a:	f7ff fa89 	bl	8002260 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e3c1      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002d5c:	4b61      	ldr	r3, [pc, #388]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1f0      	bne.n	8002d4a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 80a0 	beq.w	8002eb6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	2b10      	cmp	r3, #16
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCC_OscConfig+0x10c>
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b18      	cmp	r3, #24
 8002d80:	d109      	bne.n	8002d96 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	2b03      	cmp	r3, #3
 8002d86:	d106      	bne.n	8002d96 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f040 8092 	bne.w	8002eb6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e3a4      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d9e:	d106      	bne.n	8002dae <HAL_RCC_OscConfig+0x132>
 8002da0:	4b50      	ldr	r3, [pc, #320]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	e058      	b.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d112      	bne.n	8002ddc <HAL_RCC_OscConfig+0x160>
 8002db6:	4b4b      	ldr	r3, [pc, #300]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a4a      	ldr	r2, [pc, #296]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dc0:	6013      	str	r3, [r2, #0]
 8002dc2:	4b48      	ldr	r3, [pc, #288]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a47      	ldr	r2, [pc, #284]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dc8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	4b45      	ldr	r3, [pc, #276]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a44      	ldr	r2, [pc, #272]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dd8:	6013      	str	r3, [r2, #0]
 8002dda:	e041      	b.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002de4:	d112      	bne.n	8002e0c <HAL_RCC_OscConfig+0x190>
 8002de6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3e      	ldr	r2, [pc, #248]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002dec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a3b      	ldr	r2, [pc, #236]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002df8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002dfc:	6013      	str	r3, [r2, #0]
 8002dfe:	4b39      	ldr	r3, [pc, #228]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a38      	ldr	r2, [pc, #224]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	e029      	b.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002e14:	d112      	bne.n	8002e3c <HAL_RCC_OscConfig+0x1c0>
 8002e16:	4b33      	ldr	r3, [pc, #204]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a32      	ldr	r2, [pc, #200]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	4b30      	ldr	r3, [pc, #192]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a2f      	ldr	r2, [pc, #188]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a2c      	ldr	r2, [pc, #176]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	e011      	b.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
 8002e3c:	4b29      	ldr	r3, [pc, #164]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a28      	ldr	r2, [pc, #160]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e46:	6013      	str	r3, [r2, #0]
 8002e48:	4b26      	ldr	r3, [pc, #152]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a25      	ldr	r2, [pc, #148]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	4b23      	ldr	r3, [pc, #140]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a22      	ldr	r2, [pc, #136]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e5a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d013      	beq.n	8002e90 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7ff f9fa 	bl	8002260 <HAL_GetTick>
 8002e6c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002e70:	f7ff f9f6 	bl	8002260 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	@ 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e32e      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e82:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x1f4>
 8002e8e:	e012      	b.n	8002eb6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7ff f9e6 	bl	8002260 <HAL_GetTick>
 8002e94:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002e98:	f7ff f9e2 	bl	8002260 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b64      	cmp	r3, #100	@ 0x64
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e31a      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <HAL_RCC_OscConfig+0x268>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 809a 	beq.w	8002ff8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d005      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x25a>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	2b18      	cmp	r3, #24
 8002ece:	d149      	bne.n	8002f64 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d146      	bne.n	8002f64 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d104      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e2fe      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
 8002ee2:	bf00      	nop
 8002ee4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d11c      	bne.n	8002f28 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002eee:	4b9a      	ldr	r3, [pc, #616]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0218 	and.w	r2, r3, #24
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d014      	beq.n	8002f28 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002efe:	4b96      	ldr	r3, [pc, #600]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f023 0218 	bic.w	r2, r3, #24
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	4993      	ldr	r1, [pc, #588]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002f10:	f000 fdd0 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f14:	4b91      	ldr	r3, [pc, #580]	@ (800315c <HAL_RCC_OscConfig+0x4e0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff f917 	bl	800214c <HAL_InitTick>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e2db      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f28:	f7ff f99a 	bl	8002260 <HAL_GetTick>
 8002f2c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002f30:	f7ff f996 	bl	8002260 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e2ce      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f42:	4b85      	ldr	r3, [pc, #532]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002f4e:	4b82      	ldr	r3, [pc, #520]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	041b      	lsls	r3, r3, #16
 8002f5c:	497e      	ldr	r1, [pc, #504]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002f62:	e049      	b.n	8002ff8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d02c      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002f6c:	4b7a      	ldr	r3, [pc, #488]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f023 0218 	bic.w	r2, r3, #24
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	4977      	ldr	r1, [pc, #476]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002f7e:	4b76      	ldr	r3, [pc, #472]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a75      	ldr	r2, [pc, #468]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7ff f969 	bl	8002260 <HAL_GetTick>
 8002f8e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002f92:	f7ff f965 	bl	8002260 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e29d      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa4:	4b6c      	ldr	r3, [pc, #432]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f0      	beq.n	8002f92 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002fb0:	4b69      	ldr	r3, [pc, #420]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	041b      	lsls	r3, r3, #16
 8002fbe:	4966      	ldr	r1, [pc, #408]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	610b      	str	r3, [r1, #16]
 8002fc4:	e018      	b.n	8002ff8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fc6:	4b64      	ldr	r3, [pc, #400]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a63      	ldr	r2, [pc, #396]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd2:	f7ff f945 	bl	8002260 <HAL_GetTick>
 8002fd6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002fda:	f7ff f941 	bl	8002260 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e279      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fec:	4b5a      	ldr	r3, [pc, #360]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f0      	bne.n	8002fda <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d03c      	beq.n	800307e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d01c      	beq.n	8003046 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800300c:	4b52      	ldr	r3, [pc, #328]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800300e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003012:	4a51      	ldr	r2, [pc, #324]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003014:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003018:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301c:	f7ff f920 	bl	8002260 <HAL_GetTick>
 8003020:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003024:	f7ff f91c 	bl	8002260 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e254      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003036:	4b48      	ldr	r3, [pc, #288]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003038:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800303c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0ef      	beq.n	8003024 <HAL_RCC_OscConfig+0x3a8>
 8003044:	e01b      	b.n	800307e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003046:	4b44      	ldr	r3, [pc, #272]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800304c:	4a42      	ldr	r2, [pc, #264]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800304e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003052:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003056:	f7ff f903 	bl	8002260 <HAL_GetTick>
 800305a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800305e:	f7ff f8ff 	bl	8002260 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e237      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003070:	4b39      	ldr	r3, [pc, #228]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003072:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003076:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ef      	bne.n	800305e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 80d2 	beq.w	8003230 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800308c:	4b34      	ldr	r3, [pc, #208]	@ (8003160 <HAL_RCC_OscConfig+0x4e4>)
 800308e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d118      	bne.n	80030ca <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003098:	4b31      	ldr	r3, [pc, #196]	@ (8003160 <HAL_RCC_OscConfig+0x4e4>)
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	4a30      	ldr	r2, [pc, #192]	@ (8003160 <HAL_RCC_OscConfig+0x4e4>)
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a4:	f7ff f8dc 	bl	8002260 <HAL_GetTick>
 80030a8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ac:	f7ff f8d8 	bl	8002260 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e210      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80030be:	4b28      	ldr	r3, [pc, #160]	@ (8003160 <HAL_RCC_OscConfig+0x4e4>)
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d108      	bne.n	80030e4 <HAL_RCC_OscConfig+0x468>
 80030d2:	4b21      	ldr	r3, [pc, #132]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 80030d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80030e2:	e074      	b.n	80031ce <HAL_RCC_OscConfig+0x552>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d118      	bne.n	800311e <HAL_RCC_OscConfig+0x4a2>
 80030ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 80030ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030f2:	4a19      	ldr	r2, [pc, #100]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 80030f4:	f023 0301 	bic.w	r3, r3, #1
 80030f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80030fc:	4b16      	ldr	r3, [pc, #88]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 80030fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003102:	4a15      	ldr	r2, [pc, #84]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003104:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003108:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800310c:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800310e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003112:	4a11      	ldr	r2, [pc, #68]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003114:	f023 0304 	bic.w	r3, r3, #4
 8003118:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800311c:	e057      	b.n	80031ce <HAL_RCC_OscConfig+0x552>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b05      	cmp	r3, #5
 8003124:	d11e      	bne.n	8003164 <HAL_RCC_OscConfig+0x4e8>
 8003126:	4b0c      	ldr	r3, [pc, #48]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003128:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800312c:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800312e:	f043 0304 	orr.w	r3, r3, #4
 8003132:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003136:	4b08      	ldr	r3, [pc, #32]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003138:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800313c:	4a06      	ldr	r2, [pc, #24]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800313e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003142:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003146:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 8003148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800314c:	4a02      	ldr	r2, [pc, #8]	@ (8003158 <HAL_RCC_OscConfig+0x4dc>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003156:	e03a      	b.n	80031ce <HAL_RCC_OscConfig+0x552>
 8003158:	44020c00 	.word	0x44020c00
 800315c:	20000008 	.word	0x20000008
 8003160:	44020800 	.word	0x44020800
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b85      	cmp	r3, #133	@ 0x85
 800316a:	d118      	bne.n	800319e <HAL_RCC_OscConfig+0x522>
 800316c:	4ba2      	ldr	r3, [pc, #648]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800316e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003172:	4aa1      	ldr	r2, [pc, #644]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003174:	f043 0304 	orr.w	r3, r3, #4
 8003178:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800317c:	4b9e      	ldr	r3, [pc, #632]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800317e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003182:	4a9d      	ldr	r2, [pc, #628]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003188:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800318c:	4b9a      	ldr	r3, [pc, #616]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800318e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003192:	4a99      	ldr	r2, [pc, #612]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800319c:	e017      	b.n	80031ce <HAL_RCC_OscConfig+0x552>
 800319e:	4b96      	ldr	r3, [pc, #600]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031a4:	4a94      	ldr	r2, [pc, #592]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031a6:	f023 0301 	bic.w	r3, r3, #1
 80031aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80031ae:	4b92      	ldr	r3, [pc, #584]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031b4:	4a90      	ldr	r2, [pc, #576]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031b6:	f023 0304 	bic.w	r3, r3, #4
 80031ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80031be:	4b8e      	ldr	r3, [pc, #568]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031c4:	4a8c      	ldr	r2, [pc, #560]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d016      	beq.n	8003204 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d6:	f7ff f843 	bl	8002260 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031dc:	e00a      	b.n	80031f4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031de:	f7ff f83f 	bl	8002260 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e175      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f4:	4b80      	ldr	r3, [pc, #512]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80031f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0ed      	beq.n	80031de <HAL_RCC_OscConfig+0x562>
 8003202:	e015      	b.n	8003230 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003204:	f7ff f82c 	bl	8002260 <HAL_GetTick>
 8003208:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800320a:	e00a      	b.n	8003222 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320c:	f7ff f828 	bl	8002260 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e15e      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003222:	4b75      	ldr	r3, [pc, #468]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1ed      	bne.n	800320c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0320 	and.w	r3, r3, #32
 8003238:	2b00      	cmp	r3, #0
 800323a:	d036      	beq.n	80032aa <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	2b00      	cmp	r3, #0
 8003242:	d019      	beq.n	8003278 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003244:	4b6c      	ldr	r3, [pc, #432]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a6b      	ldr	r2, [pc, #428]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800324a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800324e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7ff f806 	bl	8002260 <HAL_GetTick>
 8003254:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003258:	f7ff f802 	bl	8002260 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e13a      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800326a:	4b63      	ldr	r3, [pc, #396]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f0      	beq.n	8003258 <HAL_RCC_OscConfig+0x5dc>
 8003276:	e018      	b.n	80032aa <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003278:	4b5f      	ldr	r3, [pc, #380]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a5e      	ldr	r2, [pc, #376]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800327e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003282:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003284:	f7fe ffec 	bl	8002260 <HAL_GetTick>
 8003288:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800328c:	f7fe ffe8 	bl	8002260 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e120      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800329e:	4b56      	ldr	r3, [pc, #344]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f000 8115 	beq.w	80034de <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	2b18      	cmp	r3, #24
 80032b8:	f000 80af 	beq.w	800341a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	f040 8086 	bne.w	80033d2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80032c6:	4b4c      	ldr	r3, [pc, #304]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a4b      	ldr	r2, [pc, #300]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80032cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d2:	f7fe ffc5 	bl	8002260 <HAL_GetTick>
 80032d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80032da:	f7fe ffc1 	bl	8002260 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e0f9      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80032ec:	4b42      	ldr	r3, [pc, #264]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80032f8:	4b3f      	ldr	r3, [pc, #252]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80032fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003300:	f023 0303 	bic.w	r3, r3, #3
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800330c:	0212      	lsls	r2, r2, #8
 800330e:	430a      	orrs	r2, r1
 8003310:	4939      	ldr	r1, [pc, #228]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003312:	4313      	orrs	r3, r2
 8003314:	628b      	str	r3, [r1, #40]	@ 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800331a:	3b01      	subs	r3, #1
 800331c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003324:	3b01      	subs	r3, #1
 8003326:	025b      	lsls	r3, r3, #9
 8003328:	b29b      	uxth	r3, r3
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003330:	3b01      	subs	r3, #1
 8003332:	041b      	lsls	r3, r3, #16
 8003334:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	3b01      	subs	r3, #1
 8003340:	061b      	lsls	r3, r3, #24
 8003342:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003346:	492c      	ldr	r1, [pc, #176]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003348:	4313      	orrs	r3, r2
 800334a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800334c:	4b2a      	ldr	r3, [pc, #168]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800334e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003350:	4a29      	ldr	r2, [pc, #164]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003352:	f023 0310 	bic.w	r3, r3, #16
 8003356:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800335c:	4a26      	ldr	r2, [pc, #152]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003362:	4b25      	ldr	r3, [pc, #148]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003366:	4a24      	ldr	r2, [pc, #144]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003368:	f043 0310 	orr.w	r3, r3, #16
 800336c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800336e:	4b22      	ldr	r3, [pc, #136]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003372:	f023 020c 	bic.w	r2, r3, #12
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337a:	491f      	ldr	r1, [pc, #124]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800337c:	4313      	orrs	r3, r2
 800337e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003380:	4b1d      	ldr	r3, [pc, #116]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	f023 0220 	bic.w	r2, r3, #32
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800338c:	491a      	ldr	r1, [pc, #104]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 800338e:	4313      	orrs	r3, r2
 8003390:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003392:	4b19      	ldr	r3, [pc, #100]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	4a18      	ldr	r2, [pc, #96]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 8003398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800339c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800339e:	4b16      	ldr	r3, [pc, #88]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a15      	ldr	r2, [pc, #84]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80033a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe ff59 	bl	8002260 <HAL_GetTick>
 80033ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80033b2:	f7fe ff55 	bl	8002260 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e08d      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80033c4:	4b0c      	ldr	r3, [pc, #48]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x736>
 80033d0:	e085      	b.n	80034de <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80033d2:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a08      	ldr	r2, [pc, #32]	@ (80033f8 <HAL_RCC_OscConfig+0x77c>)
 80033d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033de:	f7fe ff3f 	bl	8002260 <HAL_GetTick>
 80033e2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80033e4:	e00a      	b.n	80033fc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80033e6:	f7fe ff3b 	bl	8002260 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d903      	bls.n	80033fc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e073      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
 80033f8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80033fc:	4b3a      	ldr	r3, [pc, #232]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1ee      	bne.n	80033e6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003408:	4b37      	ldr	r3, [pc, #220]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 800340a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340c:	4a36      	ldr	r2, [pc, #216]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 800340e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003412:	f023 0303 	bic.w	r3, r3, #3
 8003416:	6293      	str	r3, [r2, #40]	@ 0x28
 8003418:	e061      	b.n	80034de <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800341a:	4b33      	ldr	r3, [pc, #204]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 800341c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003420:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 8003422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003424:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342a:	2b01      	cmp	r3, #1
 800342c:	d031      	beq.n	8003492 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f003 0203 	and.w	r2, r3, #3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003438:	429a      	cmp	r2, r3
 800343a:	d12a      	bne.n	8003492 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	0a1b      	lsrs	r3, r3, #8
 8003440:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003448:	429a      	cmp	r2, r3
 800344a:	d122      	bne.n	8003492 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003456:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d11a      	bne.n	8003492 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	0a5b      	lsrs	r3, r3, #9
 8003460:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003468:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800346a:	429a      	cmp	r2, r3
 800346c:	d111      	bne.n	8003492 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	0c1b      	lsrs	r3, r3, #16
 8003472:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800347a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800347c:	429a      	cmp	r2, r3
 800347e:	d108      	bne.n	8003492 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	0e1b      	lsrs	r3, r3, #24
 8003484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800348e:	429a      	cmp	r2, r3
 8003490:	d001      	beq.n	8003496 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e024      	b.n	80034e0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003496:	4b14      	ldr	r3, [pc, #80]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 8003498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349a:	08db      	lsrs	r3, r3, #3
 800349c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d01a      	beq.n	80034de <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80034a8:	4b0f      	ldr	r3, [pc, #60]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	4a0e      	ldr	r2, [pc, #56]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80034ae:	f023 0310 	bic.w	r3, r3, #16
 80034b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7fe fed4 	bl	8002260 <HAL_GetTick>
 80034b8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80034ba:	bf00      	nop
 80034bc:	f7fe fed0 	bl	8002260 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d0f9      	beq.n	80034bc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034cc:	4a06      	ldr	r2, [pc, #24]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80034d2:	4b05      	ldr	r3, [pc, #20]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80034d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d6:	4a04      	ldr	r2, [pc, #16]	@ (80034e8 <HAL_RCC_OscConfig+0x86c>)
 80034d8:	f043 0310 	orr.w	r3, r3, #16
 80034dc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3720      	adds	r7, #32
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	44020c00 	.word	0x44020c00

080034ec <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e19e      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003500:	4b83      	ldr	r3, [pc, #524]	@ (8003710 <HAL_RCC_ClockConfig+0x224>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 030f 	and.w	r3, r3, #15
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d910      	bls.n	8003530 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350e:	4b80      	ldr	r3, [pc, #512]	@ (8003710 <HAL_RCC_ClockConfig+0x224>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 020f 	bic.w	r2, r3, #15
 8003516:	497e      	ldr	r1, [pc, #504]	@ (8003710 <HAL_RCC_ClockConfig+0x224>)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800351e:	4b7c      	ldr	r3, [pc, #496]	@ (8003710 <HAL_RCC_ClockConfig+0x224>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d001      	beq.n	8003530 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e186      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	2b00      	cmp	r3, #0
 800353a:	d012      	beq.n	8003562 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	4b74      	ldr	r3, [pc, #464]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	0a1b      	lsrs	r3, r3, #8
 8003546:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800354a:	429a      	cmp	r2, r3
 800354c:	d909      	bls.n	8003562 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800354e:	4b71      	ldr	r3, [pc, #452]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	021b      	lsls	r3, r3, #8
 800355c:	496d      	ldr	r1, [pc, #436]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 800355e:	4313      	orrs	r3, r2
 8003560:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0308 	and.w	r3, r3, #8
 800356a:	2b00      	cmp	r3, #0
 800356c:	d012      	beq.n	8003594 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691a      	ldr	r2, [r3, #16]
 8003572:	4b68      	ldr	r3, [pc, #416]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800357c:	429a      	cmp	r2, r3
 800357e:	d909      	bls.n	8003594 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003580:	4b64      	ldr	r3, [pc, #400]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	4961      	ldr	r1, [pc, #388]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003590:	4313      	orrs	r3, r2
 8003592:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	d010      	beq.n	80035c2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d908      	bls.n	80035c2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80035b0:	4b58      	ldr	r3, [pc, #352]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4955      	ldr	r1, [pc, #340]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d010      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	4b50      	ldr	r3, [pc, #320]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	429a      	cmp	r2, r3
 80035dc:	d908      	bls.n	80035f0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80035de:	4b4d      	ldr	r3, [pc, #308]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	f023 020f 	bic.w	r2, r3, #15
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	494a      	ldr	r1, [pc, #296]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 8093 	beq.w	8003724 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2b03      	cmp	r3, #3
 8003604:	d107      	bne.n	8003616 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003606:	4b43      	ldr	r3, [pc, #268]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d121      	bne.n	8003656 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e113      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b02      	cmp	r3, #2
 800361c:	d107      	bne.n	800362e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361e:	4b3d      	ldr	r3, [pc, #244]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d115      	bne.n	8003656 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e107      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d107      	bne.n	8003646 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003636:	4b37      	ldr	r3, [pc, #220]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800363e:	2b00      	cmp	r3, #0
 8003640:	d109      	bne.n	8003656 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e0fb      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003646:	4b33      	ldr	r3, [pc, #204]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e0f3      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003656:	4b2f      	ldr	r3, [pc, #188]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f023 0203 	bic.w	r2, r3, #3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	492c      	ldr	r1, [pc, #176]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003664:	4313      	orrs	r3, r2
 8003666:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003668:	f7fe fdfa 	bl	8002260 <HAL_GetTick>
 800366c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b03      	cmp	r3, #3
 8003674:	d112      	bne.n	800369c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7fe fdf2 	bl	8002260 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e0d7      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800368e:	4b21      	ldr	r3, [pc, #132]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	f003 0318 	and.w	r3, r3, #24
 8003696:	2b18      	cmp	r3, #24
 8003698:	d1ee      	bne.n	8003678 <HAL_RCC_ClockConfig+0x18c>
 800369a:	e043      	b.n	8003724 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d112      	bne.n	80036ca <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036a4:	e00a      	b.n	80036bc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036a6:	f7fe fddb 	bl	8002260 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e0c0      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036bc:	4b15      	ldr	r3, [pc, #84]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	f003 0318 	and.w	r3, r3, #24
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d1ee      	bne.n	80036a6 <HAL_RCC_ClockConfig+0x1ba>
 80036c8:	e02c      	b.n	8003724 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d122      	bne.n	8003718 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80036d2:	e00a      	b.n	80036ea <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036d4:	f7fe fdc4 	bl	8002260 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e0a9      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80036ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <HAL_RCC_ClockConfig+0x228>)
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f003 0318 	and.w	r3, r3, #24
 80036f2:	2b08      	cmp	r3, #8
 80036f4:	d1ee      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x1e8>
 80036f6:	e015      	b.n	8003724 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036f8:	f7fe fdb2 	bl	8002260 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003706:	4293      	cmp	r3, r2
 8003708:	d906      	bls.n	8003718 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e097      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
 800370e:	bf00      	nop
 8003710:	40022000 	.word	0x40022000
 8003714:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003718:	4b4b      	ldr	r3, [pc, #300]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	f003 0318 	and.w	r3, r3, #24
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1e9      	bne.n	80036f8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d010      	beq.n	8003752 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	4b44      	ldr	r3, [pc, #272]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	f003 030f 	and.w	r3, r3, #15
 800373c:	429a      	cmp	r2, r3
 800373e:	d208      	bcs.n	8003752 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003740:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f023 020f 	bic.w	r2, r3, #15
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	493e      	ldr	r1, [pc, #248]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 800374e:	4313      	orrs	r3, r2
 8003750:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003752:	4b3e      	ldr	r3, [pc, #248]	@ (800384c <HAL_RCC_ClockConfig+0x360>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d210      	bcs.n	8003782 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003760:	4b3a      	ldr	r3, [pc, #232]	@ (800384c <HAL_RCC_ClockConfig+0x360>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f023 020f 	bic.w	r2, r3, #15
 8003768:	4938      	ldr	r1, [pc, #224]	@ (800384c <HAL_RCC_ClockConfig+0x360>)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	4313      	orrs	r3, r2
 800376e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003770:	4b36      	ldr	r3, [pc, #216]	@ (800384c <HAL_RCC_ClockConfig+0x360>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d001      	beq.n	8003782 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e05d      	b.n	800383e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0304 	and.w	r3, r3, #4
 800378a:	2b00      	cmp	r3, #0
 800378c:	d010      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	4b2d      	ldr	r3, [pc, #180]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800379a:	429a      	cmp	r2, r3
 800379c:	d208      	bcs.n	80037b0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800379e:	4b2a      	ldr	r3, [pc, #168]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	4927      	ldr	r1, [pc, #156]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0308 	and.w	r3, r3, #8
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d012      	beq.n	80037e2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	4b21      	ldr	r3, [pc, #132]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	091b      	lsrs	r3, r3, #4
 80037c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d209      	bcs.n	80037e2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80037ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	011b      	lsls	r3, r3, #4
 80037dc:	491a      	ldr	r1, [pc, #104]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0310 	and.w	r3, r3, #16
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d012      	beq.n	8003814 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695a      	ldr	r2, [r3, #20]
 80037f2:	4b15      	ldr	r3, [pc, #84]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	0a1b      	lsrs	r3, r3, #8
 80037f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d209      	bcs.n	8003814 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003800:	4b11      	ldr	r3, [pc, #68]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	490e      	ldr	r1, [pc, #56]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 8003810:	4313      	orrs	r3, r2
 8003812:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003814:	f000 f822 	bl	800385c <HAL_RCC_GetSysClockFreq>
 8003818:	4602      	mov	r2, r0
 800381a:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <HAL_RCC_ClockConfig+0x35c>)
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	490b      	ldr	r1, [pc, #44]	@ (8003850 <HAL_RCC_ClockConfig+0x364>)
 8003824:	5ccb      	ldrb	r3, [r1, r3]
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
 800382a:	4a0a      	ldr	r2, [pc, #40]	@ (8003854 <HAL_RCC_ClockConfig+0x368>)
 800382c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800382e:	4b0a      	ldr	r3, [pc, #40]	@ (8003858 <HAL_RCC_ClockConfig+0x36c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fc8a 	bl	800214c <HAL_InitTick>
 8003838:	4603      	mov	r3, r0
 800383a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800383c:	7afb      	ldrb	r3, [r7, #11]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	44020c00 	.word	0x44020c00
 800384c:	40022000 	.word	0x40022000
 8003850:	0800c3d4 	.word	0x0800c3d4
 8003854:	20000004 	.word	0x20000004
 8003858:	20000008 	.word	0x20000008

0800385c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800385c:	b480      	push	{r7}
 800385e:	b089      	sub	sp, #36	@ 0x24
 8003860:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003862:	4b8c      	ldr	r3, [pc, #560]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	f003 0318 	and.w	r3, r3, #24
 800386a:	2b08      	cmp	r3, #8
 800386c:	d102      	bne.n	8003874 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800386e:	4b8a      	ldr	r3, [pc, #552]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0x23c>)
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	e107      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003874:	4b87      	ldr	r3, [pc, #540]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	f003 0318 	and.w	r3, r3, #24
 800387c:	2b00      	cmp	r3, #0
 800387e:	d112      	bne.n	80038a6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003880:	4b84      	ldr	r3, [pc, #528]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0320 	and.w	r3, r3, #32
 8003888:	2b00      	cmp	r3, #0
 800388a:	d009      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800388c:	4b81      	ldr	r3, [pc, #516]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	08db      	lsrs	r3, r3, #3
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	4a81      	ldr	r2, [pc, #516]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x240>)
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	e0f1      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80038a0:	4b7e      	ldr	r3, [pc, #504]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x240>)
 80038a2:	61fb      	str	r3, [r7, #28]
 80038a4:	e0ee      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a6:	4b7b      	ldr	r3, [pc, #492]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	f003 0318 	and.w	r3, r3, #24
 80038ae:	2b10      	cmp	r3, #16
 80038b0:	d102      	bne.n	80038b8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038b2:	4b7b      	ldr	r3, [pc, #492]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x244>)
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	e0e5      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038b8:	4b76      	ldr	r3, [pc, #472]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	f003 0318 	and.w	r3, r3, #24
 80038c0:	2b18      	cmp	r3, #24
 80038c2:	f040 80dd 	bne.w	8003a80 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80038c6:	4b73      	ldr	r3, [pc, #460]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80038d0:	4b70      	ldr	r3, [pc, #448]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d4:	0a1b      	lsrs	r3, r3, #8
 80038d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038da:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80038dc:	4b6d      	ldr	r3, [pc, #436]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e0:	091b      	lsrs	r3, r3, #4
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80038e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80038ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80038ec:	08db      	lsrs	r3, r3, #3
 80038ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	fb02 f303 	mul.w	r3, r2, r3
 80038f8:	ee07 3a90 	vmov	s15, r3
 80038fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003900:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 80b7 	beq.w	8003a7a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d003      	beq.n	800391a <HAL_RCC_GetSysClockFreq+0xbe>
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b03      	cmp	r3, #3
 8003916:	d056      	beq.n	80039c6 <HAL_RCC_GetSysClockFreq+0x16a>
 8003918:	e077      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800391a:	4b5e      	ldr	r3, [pc, #376]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0320 	and.w	r3, r3, #32
 8003922:	2b00      	cmp	r3, #0
 8003924:	d02d      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003926:	4b5b      	ldr	r3, [pc, #364]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	08db      	lsrs	r3, r3, #3
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	4a5a      	ldr	r2, [pc, #360]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x240>)
 8003932:	fa22 f303 	lsr.w	r3, r2, r3
 8003936:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800394c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003950:	4b50      	ldr	r3, [pc, #320]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003958:	ee07 3a90 	vmov	s15, r3
 800395c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003960:	ed97 6a02 	vldr	s12, [r7, #8]
 8003964:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003aa4 <HAL_RCC_GetSysClockFreq+0x248>
 8003968:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800396c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003970:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003974:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800397c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003980:	e065      	b.n	8003a4e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	ee07 3a90 	vmov	s15, r3
 8003988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800398c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8003aa8 <HAL_RCC_GetSysClockFreq+0x24c>
 8003990:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003994:	4b3f      	ldr	r3, [pc, #252]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800399c:	ee07 3a90 	vmov	s15, r3
 80039a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80039a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80039a8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003aa4 <HAL_RCC_GetSysClockFreq+0x248>
 80039ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80039b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039c0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80039c4:	e043      	b.n	8003a4e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	ee07 3a90 	vmov	s15, r3
 80039cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003aac <HAL_RCC_GetSysClockFreq+0x250>
 80039d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 80039da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039e0:	ee07 3a90 	vmov	s15, r3
 80039e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80039e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ec:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003aa4 <HAL_RCC_GetSysClockFreq+0x248>
 80039f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80039f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a04:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003a08:	e021      	b.n	8003a4e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	ee07 3a90 	vmov	s15, r3
 8003a10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a14:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003ab0 <HAL_RCC_GetSysClockFreq+0x254>
 8003a18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a24:	ee07 3a90 	vmov	s15, r3
 8003a28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a30:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003aa4 <HAL_RCC_GetSysClockFreq+0x248>
 8003a34:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a40:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a48:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003a4c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003a4e:	4b11      	ldr	r3, [pc, #68]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a52:	0a5b      	lsrs	r3, r3, #9
 8003a54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a58:	3301      	adds	r3, #1
 8003a5a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a66:	edd7 6a06 	vldr	s13, [r7, #24]
 8003a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a72:	ee17 3a90 	vmov	r3, s15
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e004      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	e001      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003a80:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x240>)
 8003a82:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003a84:	69fb      	ldr	r3, [r7, #28]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3724      	adds	r7, #36	@ 0x24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	44020c00 	.word	0x44020c00
 8003a98:	003d0900 	.word	0x003d0900
 8003a9c:	03d09000 	.word	0x03d09000
 8003aa0:	016e3600 	.word	0x016e3600
 8003aa4:	46000000 	.word	0x46000000
 8003aa8:	4c742400 	.word	0x4c742400
 8003aac:	4bb71b00 	.word	0x4bb71b00
 8003ab0:	4a742400 	.word	0x4a742400

08003ab4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003ab8:	f7ff fed0 	bl	800385c <HAL_RCC_GetSysClockFreq>
 8003abc:	4602      	mov	r2, r0
 8003abe:	4b08      	ldr	r3, [pc, #32]	@ (8003ae0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003ac2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003ac6:	4907      	ldr	r1, [pc, #28]	@ (8003ae4 <HAL_RCC_GetHCLKFreq+0x30>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003aca:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003ace:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad2:	4a05      	ldr	r2, [pc, #20]	@ (8003ae8 <HAL_RCC_GetHCLKFreq+0x34>)
 8003ad4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003ad6:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <HAL_RCC_GetHCLKFreq+0x34>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	44020c00 	.word	0x44020c00
 8003ae4:	0800c3d4 	.word	0x0800c3d4
 8003ae8:	20000004 	.word	0x20000004

08003aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003af0:	f7ff ffe0 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b06      	ldr	r3, [pc, #24]	@ (8003b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4904      	ldr	r1, [pc, #16]	@ (8003b14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	44020c00 	.word	0x44020c00
 8003b14:	0800c3e4 	.word	0x0800c3e4

08003b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003b1c:	f7ff ffca 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	0a1b      	lsrs	r3, r3, #8
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	4904      	ldr	r1, [pc, #16]	@ (8003b40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b2e:	5ccb      	ldrb	r3, [r1, r3]
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	44020c00 	.word	0x44020c00
 8003b40:	0800c3e4 	.word	0x0800c3e4

08003b44 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003b48:	f7ff ffb4 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	0b1b      	lsrs	r3, r3, #12
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4904      	ldr	r1, [pc, #16]	@ (8003b6c <HAL_RCC_GetPCLK3Freq+0x28>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	44020c00 	.word	0x44020c00
 8003b6c:	0800c3e4 	.word	0x0800c3e4

08003b70 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b74:	b0aa      	sub	sp, #168	@ 0xa8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b82:	2300      	movs	r3, #0
 8003b84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003b88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b90:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003b94:	2500      	movs	r5, #0
 8003b96:	ea54 0305 	orrs.w	r3, r4, r5
 8003b9a:	d00b      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003b9c:	4bb8      	ldr	r3, [pc, #736]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ba2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003ba6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	4ab4      	ldr	r2, [pc, #720]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bae:	430b      	orrs	r3, r1
 8003bb0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbc:	f002 0801 	and.w	r8, r2, #1
 8003bc0:	f04f 0900 	mov.w	r9, #0
 8003bc4:	ea58 0309 	orrs.w	r3, r8, r9
 8003bc8:	d038      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003bca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bd0:	2b05      	cmp	r3, #5
 8003bd2:	d819      	bhi.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003c11 	.word	0x08003c11
 8003be0:	08003bf5 	.word	0x08003bf5
 8003be4:	08003c09 	.word	0x08003c09
 8003be8:	08003c11 	.word	0x08003c11
 8003bec:	08003c11 	.word	0x08003c11
 8003bf0:	08003c11 	.word	0x08003c11
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf8:	3308      	adds	r3, #8
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f001 ffee 	bl	8005bdc <RCCEx_PLL2_Config>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8003c06:	e004      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c0e:	e000      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c12:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10c      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003c1a:	4b99      	ldr	r3, [pc, #612]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c20:	f023 0107 	bic.w	r1, r3, #7
 8003c24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c2a:	4a95      	ldr	r2, [pc, #596]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003c32:	e003      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c38:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f002 0a02 	and.w	sl, r2, #2
 8003c48:	f04f 0b00 	mov.w	fp, #0
 8003c4c:	ea5a 030b 	orrs.w	r3, sl, fp
 8003c50:	d03c      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003c52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c58:	2b28      	cmp	r3, #40	@ 0x28
 8003c5a:	d01b      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003c5c:	2b28      	cmp	r3, #40	@ 0x28
 8003c5e:	d815      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003c60:	2b20      	cmp	r3, #32
 8003c62:	d019      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003c64:	2b20      	cmp	r3, #32
 8003c66:	d811      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003c68:	2b18      	cmp	r3, #24
 8003c6a:	d017      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003c6c:	2b18      	cmp	r3, #24
 8003c6e:	d80d      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d015      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d109      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c7c:	3308      	adds	r3, #8
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f001 ffac 	bl	8005bdc <RCCEx_PLL2_Config>
 8003c84:	4603      	mov	r3, r0
 8003c86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003c8a:	e00a      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c92:	e006      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003c94:	bf00      	nop
 8003c96:	e004      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003c98:	bf00      	nop
 8003c9a:	e002      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003c9c:	bf00      	nop
 8003c9e:	e000      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003ca0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ca2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003caa:	4b75      	ldr	r3, [pc, #468]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cb0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003cb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cba:	4a71      	ldr	r2, [pc, #452]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003cc2:	e003      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cc8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd4:	f002 0304 	and.w	r3, r2, #4
 8003cd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003ce2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	d040      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003cec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003cf6:	d01e      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003cf8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003cfc:	d817      	bhi.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d02:	d01a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8003d04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d08:	d811      	bhi.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003d0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d0c:	d017      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003d0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d10:	d80d      	bhi.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d015      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8003d16:	2b40      	cmp	r3, #64	@ 0x40
 8003d18:	d109      	bne.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d1e:	3308      	adds	r3, #8
 8003d20:	4618      	mov	r0, r3
 8003d22:	f001 ff5b 	bl	8005bdc <RCCEx_PLL2_Config>
 8003d26:	4603      	mov	r3, r0
 8003d28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003d2c:	e00a      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d34:	e006      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003d36:	bf00      	nop
 8003d38:	e004      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003d3a:	bf00      	nop
 8003d3c:	e002      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003d3e:	bf00      	nop
 8003d40:	e000      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003d42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d44:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10c      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003d4c:	4b4c      	ldr	r3, [pc, #304]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d52:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003d56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d5c:	4a48      	ldr	r2, [pc, #288]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003d64:	e003      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d66:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d6a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003d7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d84:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003d88:	460b      	mov	r3, r1
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	d043      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d94:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003d98:	d021      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003d9a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003d9e:	d81a      	bhi.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003da0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003da4:	d01d      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003da6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003daa:	d814      	bhi.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003dac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003db0:	d019      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8003db2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003db6:	d80e      	bhi.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d016      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003dbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dc0:	d109      	bne.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dc6:	3308      	adds	r3, #8
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f001 ff07 	bl	8005bdc <RCCEx_PLL2_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003dd4:	e00a      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ddc:	e006      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003dde:	bf00      	nop
 8003de0:	e004      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003de2:	bf00      	nop
 8003de4:	e002      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003de6:	bf00      	nop
 8003de8:	e000      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003dea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10c      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003df4:	4b22      	ldr	r3, [pc, #136]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dfa:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003dfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	4a1e      	ldr	r2, [pc, #120]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003e06:	430b      	orrs	r3, r1
 8003e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e0c:	e003      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e12:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003e22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e24:	2300      	movs	r3, #0
 8003e26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e28:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	d03e      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003e32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e3c:	d01b      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003e3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e42:	d814      	bhi.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003e44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e48:	d017      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003e4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e4e:	d80e      	bhi.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d017      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e58:	d109      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e5e:	3308      	adds	r3, #8
 8003e60:	4618      	mov	r0, r3
 8003e62:	f001 febb 	bl	8005bdc <RCCEx_PLL2_Config>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003e6c:	e00b      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e74:	e007      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003e76:	bf00      	nop
 8003e78:	e005      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003e7a:	bf00      	nop
 8003e7c:	e003      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003e7e:	bf00      	nop
 8003e80:	44020c00 	.word	0x44020c00
        break;
 8003e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003e8e:	4ba5      	ldr	r3, [pc, #660]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e94:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003e98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	4aa1      	ldr	r2, [pc, #644]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003ea6:	e003      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003eac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003ebc:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ec2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	d03b      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003ecc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ed6:	d01b      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003ed8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003edc:	d814      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003ede:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ee2:	d017      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003ee4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ee8:	d80e      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d014      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003eee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ef2:	d109      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ef4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ef8:	3308      	adds	r3, #8
 8003efa:	4618      	mov	r0, r3
 8003efc:	f001 fe6e 	bl	8005bdc <RCCEx_PLL2_Config>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003f06:	e008      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f0e:	e004      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003f10:	bf00      	nop
 8003f12:	e002      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003f14:	bf00      	nop
 8003f16:	e000      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003f18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f1a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003f22:	4b80      	ldr	r3, [pc, #512]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003f24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f28:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003f2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f32:	4a7c      	ldr	r2, [pc, #496]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003f34:	430b      	orrs	r3, r1
 8003f36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003f3a:	e003      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f40:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003f50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f52:	2300      	movs	r3, #0
 8003f54:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f56:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	d033      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003f60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f6a:	d015      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003f6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f70:	d80e      	bhi.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d012      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003f76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f7a:	d109      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f80:	3308      	adds	r3, #8
 8003f82:	4618      	mov	r0, r3
 8003f84:	f001 fe2a 	bl	8005bdc <RCCEx_PLL2_Config>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003f8e:	e006      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f96:	e002      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003f98:	bf00      	nop
 8003f9a:	e000      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10c      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003fa8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fac:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb6:	4a5b      	ldr	r2, [pc, #364]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003fb8:	430b      	orrs	r3, r1
 8003fba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003fbe:	e003      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fc4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003fc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	6639      	str	r1, [r7, #96]	@ 0x60
 8003fd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fda:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	d033      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003fe4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fee:	d015      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003ff0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ff4:	d80e      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d012      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003ffa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ffe:	d109      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004000:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004004:	3308      	adds	r3, #8
 8004006:	4618      	mov	r0, r3
 8004008:	f001 fde8 	bl	8005bdc <RCCEx_PLL2_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8004012:	e006      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800401a:	e002      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 800401c:	bf00      	nop
 800401e:	e000      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8004020:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004022:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10c      	bne.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 800402a:	4b3e      	ldr	r3, [pc, #248]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800402c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004030:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004034:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403a:	4a3a      	ldr	r2, [pc, #232]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800403c:	430b      	orrs	r3, r1
 800403e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004042:	e003      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004044:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004048:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800404c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004054:	2100      	movs	r1, #0
 8004056:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004058:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800405c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800405e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004062:	460b      	mov	r3, r1
 8004064:	4313      	orrs	r3, r2
 8004066:	d00e      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8004068:	4b2e      	ldr	r3, [pc, #184]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	4a2d      	ldr	r2, [pc, #180]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800406e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004072:	61d3      	str	r3, [r2, #28]
 8004074:	4b2b      	ldr	r3, [pc, #172]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004076:	69d9      	ldr	r1, [r3, #28]
 8004078:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800407c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004080:	4a28      	ldr	r2, [pc, #160]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004082:	430b      	orrs	r3, r1
 8004084:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004086:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004092:	653b      	str	r3, [r7, #80]	@ 0x50
 8004094:	2300      	movs	r3, #0
 8004096:	657b      	str	r3, [r7, #84]	@ 0x54
 8004098:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800409c:	460b      	mov	r3, r1
 800409e:	4313      	orrs	r3, r2
 80040a0:	d046      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80040a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80040ac:	d021      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80040ae:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80040b2:	d81a      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80040b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b8:	d01d      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80040ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040be:	d814      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80040c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040c4:	d019      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80040c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040ca:	d80e      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d016      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80040d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040d4:	d109      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040da:	3308      	adds	r3, #8
 80040dc:	4618      	mov	r0, r3
 80040de:	f001 fd7d 	bl	8005bdc <RCCEx_PLL2_Config>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80040e8:	e00a      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80040f0:	e006      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80040f2:	bf00      	nop
 80040f4:	e004      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80040f6:	bf00      	nop
 80040f8:	e002      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80040fa:	bf00      	nop
 80040fc:	e000      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80040fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004100:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10f      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004108:	4b06      	ldr	r3, [pc, #24]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800410a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800410e:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004112:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004118:	4a02      	ldr	r2, [pc, #8]	@ (8004124 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800411a:	430b      	orrs	r3, r1
 800411c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004120:	e006      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004122:	bf00      	nop
 8004124:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004128:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800412c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004130:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004138:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800413c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800413e:	2300      	movs	r3, #0
 8004140:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004142:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004146:	460b      	mov	r3, r1
 8004148:	4313      	orrs	r3, r2
 800414a:	d043      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800414c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004152:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004156:	d021      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8004158:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800415c:	d81a      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800415e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004162:	d01d      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8004164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004168:	d814      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800416a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800416e:	d019      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8004170:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004174:	d80e      	bhi.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8004176:	2b00      	cmp	r3, #0
 8004178:	d016      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x638>
 800417a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800417e:	d109      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004180:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004184:	3308      	adds	r3, #8
 8004186:	4618      	mov	r0, r3
 8004188:	f001 fd28 	bl	8005bdc <RCCEx_PLL2_Config>
 800418c:	4603      	mov	r3, r0
 800418e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004192:	e00a      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800419a:	e006      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800419c:	bf00      	nop
 800419e:	e004      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80041a0:	bf00      	nop
 80041a2:	e002      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80041a4:	bf00      	nop
 80041a6:	e000      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80041a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041aa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10c      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80041b2:	4bb6      	ldr	r3, [pc, #728]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80041b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041b8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80041bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c2:	4ab2      	ldr	r2, [pc, #712]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80041c4:	430b      	orrs	r3, r1
 80041c6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80041ca:	e003      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041cc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041d0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80041d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041dc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80041e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80041e2:	2300      	movs	r3, #0
 80041e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80041ea:	460b      	mov	r3, r1
 80041ec:	4313      	orrs	r3, r2
 80041ee:	d030      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80041f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041f6:	2b05      	cmp	r3, #5
 80041f8:	d80f      	bhi.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d211      	bcs.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d911      	bls.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8004202:	2b02      	cmp	r3, #2
 8004204:	d109      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004206:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800420a:	3308      	adds	r3, #8
 800420c:	4618      	mov	r0, r3
 800420e:	f001 fce5 	bl	8005bdc <RCCEx_PLL2_Config>
 8004212:	4603      	mov	r3, r0
 8004214:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004218:	e006      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004220:	e002      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8004222:	bf00      	nop
 8004224:	e000      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8004226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004228:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10c      	bne.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004230:	4b96      	ldr	r3, [pc, #600]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004232:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004236:	f023 0107 	bic.w	r1, r3, #7
 800423a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800423e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004240:	4a92      	ldr	r2, [pc, #584]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004242:	430b      	orrs	r3, r1
 8004244:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004248:	e003      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800424e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8004252:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425a:	2100      	movs	r1, #0
 800425c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800425e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004262:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004264:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004268:	460b      	mov	r3, r1
 800426a:	4313      	orrs	r3, r2
 800426c:	d022      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800426e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004272:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004274:	2b00      	cmp	r3, #0
 8004276:	d005      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8004278:	2b08      	cmp	r3, #8
 800427a:	d005      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004282:	e002      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8004284:	bf00      	nop
 8004286:	e000      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8004288:	bf00      	nop
    }

    if (ret == HAL_OK)
 800428a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10c      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004292:	4b7e      	ldr	r3, [pc, #504]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004294:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004298:	f023 0108 	bic.w	r1, r3, #8
 800429c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042a2:	4a7a      	ldr	r2, [pc, #488]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80042a4:	430b      	orrs	r3, r1
 80042a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80042aa:	e003      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042b0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80042c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042c2:	2300      	movs	r3, #0
 80042c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042c6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80042ca:	460b      	mov	r3, r1
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f000 80b0 	beq.w	8004432 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80042d2:	4b6f      	ldr	r3, [pc, #444]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	4a6e      	ldr	r2, [pc, #440]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042de:	f7fd ffbf 	bl	8002260 <HAL_GetTick>
 80042e2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80042e6:	e00b      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e8:	f7fd ffba 	bl	8002260 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d903      	bls.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80042fe:	e005      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004300:	4b63      	ldr	r3, [pc, #396]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0ed      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 800430c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004310:	2b00      	cmp	r3, #0
 8004312:	f040 808a 	bne.w	800442a <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004316:	4b5d      	ldr	r3, [pc, #372]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004318:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800431c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004320:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004324:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004328:	2b00      	cmp	r3, #0
 800432a:	d022      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x802>
 800432c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004330:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004332:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004336:	429a      	cmp	r2, r3
 8004338:	d01b      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800433a:	4b54      	ldr	r3, [pc, #336]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800433c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004344:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004348:	4b50      	ldr	r3, [pc, #320]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800434a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800434e:	4a4f      	ldr	r2, [pc, #316]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004354:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004358:	4b4c      	ldr	r3, [pc, #304]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800435a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800435e:	4a4b      	ldr	r2, [pc, #300]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004364:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004368:	4a48      	ldr	r2, [pc, #288]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800436a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800436e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004372:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d019      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7fd ff6f 	bl	8002260 <HAL_GetTick>
 8004382:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004386:	e00d      	b.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004388:	f7fd ff6a 	bl	8002260 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004398:	4293      	cmp	r3, r2
 800439a:	d903      	bls.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80043a2:	e006      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a4:	4b39      	ldr	r3, [pc, #228]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0ea      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80043b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d132      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80043ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043c8:	d10f      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80043ca:	4b30      	ldr	r3, [pc, #192]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80043d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043d8:	091b      	lsrs	r3, r3, #4
 80043da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80043de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80043e2:	4a2a      	ldr	r2, [pc, #168]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043e4:	430b      	orrs	r3, r1
 80043e6:	61d3      	str	r3, [r2, #28]
 80043e8:	e005      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80043ea:	4b28      	ldr	r3, [pc, #160]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	4a27      	ldr	r2, [pc, #156]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80043f4:	61d3      	str	r3, [r2, #28]
 80043f6:	4b25      	ldr	r3, [pc, #148]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043fc:	4a23      	ldr	r2, [pc, #140]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80043fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004402:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004406:	4b21      	ldr	r3, [pc, #132]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004408:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800440c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004410:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004416:	4a1d      	ldr	r2, [pc, #116]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004418:	430b      	orrs	r3, r1
 800441a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800441e:	e008      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004420:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004424:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8004428:	e003      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800442e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004432:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800443e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004440:	2300      	movs	r3, #0
 8004442:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004444:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004448:	460b      	mov	r3, r1
 800444a:	4313      	orrs	r3, r2
 800444c:	d038      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800444e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004454:	2b30      	cmp	r3, #48	@ 0x30
 8004456:	d014      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8004458:	2b30      	cmp	r3, #48	@ 0x30
 800445a:	d80e      	bhi.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800445c:	2b20      	cmp	r3, #32
 800445e:	d012      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8004460:	2b20      	cmp	r3, #32
 8004462:	d80a      	bhi.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8004464:	2b00      	cmp	r3, #0
 8004466:	d015      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004468:	2b10      	cmp	r3, #16
 800446a:	d106      	bne.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800446c:	4b07      	ldr	r3, [pc, #28]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800446e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004470:	4a06      	ldr	r2, [pc, #24]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004476:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8004478:	e00d      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004480:	e009      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004482:	bf00      	nop
 8004484:	e007      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004486:	bf00      	nop
 8004488:	e005      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800448a:	bf00      	nop
 800448c:	44020c00 	.word	0x44020c00
 8004490:	44020800 	.word	0x44020800
        break;
 8004494:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004496:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10c      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800449e:	4bb5      	ldr	r3, [pc, #724]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80044a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80044a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ae:	49b1      	ldr	r1, [pc, #708]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80044b6:	e003      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80044bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80044c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80044cc:	623b      	str	r3, [r7, #32]
 80044ce:	2300      	movs	r3, #0
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80044d6:	460b      	mov	r3, r1
 80044d8:	4313      	orrs	r3, r2
 80044da:	d03c      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80044dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d81d      	bhi.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80044e6:	a201      	add	r2, pc, #4	@ (adr r2, 80044ec <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80044e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ec:	08004501 	.word	0x08004501
 80044f0:	0800450f 	.word	0x0800450f
 80044f4:	08004523 	.word	0x08004523
 80044f8:	0800452b 	.word	0x0800452b
 80044fc:	0800452b 	.word	0x0800452b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004500:	4b9c      	ldr	r3, [pc, #624]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004504:	4a9b      	ldr	r2, [pc, #620]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800450c:	e00e      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800450e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004512:	3308      	adds	r3, #8
 8004514:	4618      	mov	r0, r3
 8004516:	f001 fb61 	bl	8005bdc <RCCEx_PLL2_Config>
 800451a:	4603      	mov	r3, r0
 800451c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004520:	e004      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004528:	e000      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 800452a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800452c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10c      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004534:	4b8f      	ldr	r3, [pc, #572]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800453a:	f023 0207 	bic.w	r2, r3, #7
 800453e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004544:	498b      	ldr	r1, [pc, #556]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004546:	4313      	orrs	r3, r2
 8004548:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800454c:	e003      	b.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800454e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004552:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004556:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004562:	61bb      	str	r3, [r7, #24]
 8004564:	2300      	movs	r3, #0
 8004566:	61fb      	str	r3, [r7, #28]
 8004568:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800456c:	460b      	mov	r3, r1
 800456e:	4313      	orrs	r3, r2
 8004570:	d03c      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004572:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004578:	2b20      	cmp	r3, #32
 800457a:	d01f      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800457c:	2b20      	cmp	r3, #32
 800457e:	d819      	bhi.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004580:	2b18      	cmp	r3, #24
 8004582:	d01d      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004584:	2b18      	cmp	r3, #24
 8004586:	d815      	bhi.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 800458c:	2b08      	cmp	r3, #8
 800458e:	d007      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004590:	e010      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004592:	4b78      	ldr	r3, [pc, #480]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004596:	4a77      	ldr	r2, [pc, #476]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800459c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800459e:	e010      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045a4:	3308      	adds	r3, #8
 80045a6:	4618      	mov	r0, r3
 80045a8:	f001 fb18 	bl	8005bdc <RCCEx_PLL2_Config>
 80045ac:	4603      	mov	r3, r0
 80045ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80045b2:	e006      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80045ba:	e002      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80045bc:	bf00      	nop
 80045be:	e000      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80045c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10c      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80045ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80045cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045d0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80045d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045da:	4966      	ldr	r1, [pc, #408]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80045e2:	e003      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80045e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80045ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80045f8:	613b      	str	r3, [r7, #16]
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]
 80045fe:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004602:	460b      	mov	r3, r1
 8004604:	4313      	orrs	r3, r2
 8004606:	d03e      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004608:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800460c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800460e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004612:	d020      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8004614:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004618:	d819      	bhi.n	800464e <HAL_RCCEx_PeriphCLKConfig+0xade>
 800461a:	2bc0      	cmp	r3, #192	@ 0xc0
 800461c:	d01d      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800461e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004620:	d815      	bhi.n	800464e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8004626:	2b40      	cmp	r3, #64	@ 0x40
 8004628:	d007      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800462a:	e010      	b.n	800464e <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800462c:	4b51      	ldr	r3, [pc, #324]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800462e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004630:	4a50      	ldr	r2, [pc, #320]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004632:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004636:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004638:	e010      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800463a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800463e:	3308      	adds	r3, #8
 8004640:	4618      	mov	r0, r3
 8004642:	f001 facb 	bl	8005bdc <RCCEx_PLL2_Config>
 8004646:	4603      	mov	r3, r0
 8004648:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800464c:	e006      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004654:	e002      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8004656:	bf00      	nop
 8004658:	e000      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800465a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800465c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10c      	bne.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004664:	4b43      	ldr	r3, [pc, #268]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800466a:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800466e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004674:	493f      	ldr	r1, [pc, #252]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004682:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004686:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	2100      	movs	r1, #0
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	f003 0304 	and.w	r3, r3, #4
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800469c:	460b      	mov	r3, r1
 800469e:	4313      	orrs	r3, r2
 80046a0:	d038      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80046a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ac:	d00e      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80046ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b2:	d815      	bhi.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d017      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80046b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046bc:	d110      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046be:	4b2d      	ldr	r3, [pc, #180]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80046c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c2:	4a2c      	ldr	r2, [pc, #176]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80046c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046c8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80046ca:	e00e      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046d0:	3308      	adds	r3, #8
 80046d2:	4618      	mov	r0, r3
 80046d4:	f001 fa82 	bl	8005bdc <RCCEx_PLL2_Config>
 80046d8:	4603      	mov	r3, r0
 80046da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80046de:	e004      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80046e6:	e000      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80046e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10c      	bne.n	800470c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80046f2:	4b20      	ldr	r3, [pc, #128]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80046f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004702:	491c      	ldr	r1, [pc, #112]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800470a:	e003      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800470c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004710:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471c:	2100      	movs	r1, #0
 800471e:	6039      	str	r1, [r7, #0]
 8004720:	f003 0310 	and.w	r3, r3, #16
 8004724:	607b      	str	r3, [r7, #4]
 8004726:	e9d7 1200 	ldrd	r1, r2, [r7]
 800472a:	460b      	mov	r3, r1
 800472c:	4313      	orrs	r3, r2
 800472e:	d039      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004730:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004734:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004736:	2b30      	cmp	r3, #48	@ 0x30
 8004738:	d01e      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800473a:	2b30      	cmp	r3, #48	@ 0x30
 800473c:	d815      	bhi.n	800476a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800473e:	2b10      	cmp	r3, #16
 8004740:	d002      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8004742:	2b20      	cmp	r3, #32
 8004744:	d007      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8004746:	e010      	b.n	800476a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004748:	4b0a      	ldr	r3, [pc, #40]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800474a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474c:	4a09      	ldr	r2, [pc, #36]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800474e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004752:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004754:	e011      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004756:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800475a:	3308      	adds	r3, #8
 800475c:	4618      	mov	r0, r3
 800475e:	f001 fa3d 	bl	8005bdc <RCCEx_PLL2_Config>
 8004762:	4603      	mov	r3, r0
 8004764:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004768:	e007      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004770:	e003      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004772:	bf00      	nop
 8004774:	44020c00 	.word	0x44020c00
        break;
 8004778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800477a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10c      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004782:	4b0c      	ldr	r3, [pc, #48]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004784:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004788:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800478c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004790:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004792:	4908      	ldr	r1, [pc, #32]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800479a:	e003      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80047a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80047a4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	37a8      	adds	r7, #168	@ 0xa8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047b2:	bf00      	nop
 80047b4:	44020c00 	.word	0x44020c00

080047b8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b08b      	sub	sp, #44	@ 0x2c
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80047c0:	4bad      	ldr	r3, [pc, #692]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80047c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80047ca:	4bab      	ldr	r3, [pc, #684]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80047cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ce:	f003 0303 	and.w	r3, r3, #3
 80047d2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80047d4:	4ba8      	ldr	r3, [pc, #672]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80047d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d8:	0a1b      	lsrs	r3, r3, #8
 80047da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047de:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 80047e0:	4ba5      	ldr	r3, [pc, #660]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80047e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80047ea:	4ba3      	ldr	r3, [pc, #652]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	08db      	lsrs	r3, r3, #3
 80047f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	fb02 f303 	mul.w	r3, r2, r3
 80047fa:	ee07 3a90 	vmov	s15, r3
 80047fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004802:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 8126 	beq.w	8004a5a <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	2b03      	cmp	r3, #3
 8004812:	d053      	beq.n	80048bc <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	2b03      	cmp	r3, #3
 8004818:	d86f      	bhi.n	80048fa <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d003      	beq.n	8004828 <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d02b      	beq.n	800487e <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 8004826:	e068      	b.n	80048fa <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004828:	4b93      	ldr	r3, [pc, #588]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	08db      	lsrs	r3, r3, #3
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	4a92      	ldr	r2, [pc, #584]	@ (8004a7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
 8004838:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	ee07 3a90 	vmov	s15, r3
 8004840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800484e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	ee07 3a90 	vmov	s15, r3
 8004858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004860:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8004a80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8004864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800486c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004878:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800487c:	e068      	b.n	8004950 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	ee07 3a90 	vmov	s15, r3
 8004884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004888:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8004a84 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800488c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800489a:	ed97 6a04 	vldr	s12, [r7, #16]
 800489e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80048a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80048ba:	e049      	b.n	8004950 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c6:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004a88 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80048ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	ee07 3a90 	vmov	s15, r3
 80048d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048d8:	ed97 6a04 	vldr	s12, [r7, #16]
 80048dc:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8004a80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80048e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80048f8:	e02a      	b.n	8004950 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	08db      	lsrs	r3, r3, #3
 8004900:	f003 0303 	and.w	r3, r3, #3
 8004904:	4a5d      	ldr	r2, [pc, #372]	@ (8004a7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	ee07 3a90 	vmov	s15, r3
 8004912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	ee07 3a90 	vmov	s15, r3
 800491c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004920:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004924:	6a3b      	ldr	r3, [r7, #32]
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004932:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004a80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8004936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800493a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800493e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800494a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800494e:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004950:	4b49      	ldr	r3, [pc, #292]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800495c:	d121      	bne.n	80049a2 <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800495e:	4b46      	ldr	r3, [pc, #280]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8004960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004962:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d017      	beq.n	800499a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800496a:	4b43      	ldr	r3, [pc, #268]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800496c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800496e:	0a5b      	lsrs	r3, r3, #9
 8004970:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004974:	ee07 3a90 	vmov	s15, r3
 8004978:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800497c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004980:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004984:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004988:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800498c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004990:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	e006      	b.n	80049a8 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e002      	b.n	80049a8 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80049a8:	4b33      	ldr	r3, [pc, #204]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049b4:	d121      	bne.n	80049fa <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80049b6:	4b30      	ldr	r3, [pc, #192]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80049b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d017      	beq.n	80049f2 <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80049c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80049c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049c6:	0c1b      	lsrs	r3, r3, #16
 80049c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049cc:	ee07 3a90 	vmov	s15, r3
 80049d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80049d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049d8:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80049dc:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80049e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049e8:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	605a      	str	r2, [r3, #4]
 80049f0:	e006      	b.n	8004a00 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	605a      	str	r2, [r3, #4]
 80049f8:	e002      	b.n	8004a00 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a00:	4b1d      	ldr	r3, [pc, #116]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a0c:	d121      	bne.n	8004a52 <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8004a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d017      	beq.n	8004a4a <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004a1a:	4b17      	ldr	r3, [pc, #92]	@ (8004a78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a1e:	0e1b      	lsrs	r3, r3, #24
 8004a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a24:	ee07 3a90 	vmov	s15, r3
 8004a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004a2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a30:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004a34:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a40:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004a48:	e010      	b.n	8004a6c <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	609a      	str	r2, [r3, #8]
}
 8004a50:	e00c      	b.n	8004a6c <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	609a      	str	r2, [r3, #8]
}
 8004a58:	e008      	b.n	8004a6c <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	609a      	str	r2, [r3, #8]
}
 8004a6c:	bf00      	nop
 8004a6e:	372c      	adds	r7, #44	@ 0x2c
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	44020c00 	.word	0x44020c00
 8004a7c:	03d09000 	.word	0x03d09000
 8004a80:	46000000 	.word	0x46000000
 8004a84:	4a742400 	.word	0x4a742400
 8004a88:	4bb71b00 	.word	0x4bb71b00

08004a8c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b08b      	sub	sp, #44	@ 0x2c
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004a94:	4bad      	ldr	r3, [pc, #692]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004a9e:	4bab      	ldr	r3, [pc, #684]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8004aa8:	4ba8      	ldr	r3, [pc, #672]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aac:	0a1b      	lsrs	r3, r3, #8
 8004aae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ab2:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8004ab4:	4ba5      	ldr	r3, [pc, #660]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab8:	f003 0310 	and.w	r3, r3, #16
 8004abc:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004abe:	4ba3      	ldr	r3, [pc, #652]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	08db      	lsrs	r3, r3, #3
 8004ac4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	ee07 3a90 	vmov	s15, r3
 8004ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad6:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8126 	beq.w	8004d2e <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	2b03      	cmp	r3, #3
 8004ae6:	d053      	beq.n	8004b90 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	d86f      	bhi.n	8004bce <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d003      	beq.n	8004afc <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d02b      	beq.n	8004b52 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 8004afa:	e068      	b.n	8004bce <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004afc:	4b93      	ldr	r3, [pc, #588]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	08db      	lsrs	r3, r3, #3
 8004b02:	f003 0303 	and.w	r3, r3, #3
 8004b06:	4a92      	ldr	r2, [pc, #584]	@ (8004d50 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004b08:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	ee07 3a90 	vmov	s15, r3
 8004b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	ee07 3a90 	vmov	s15, r3
 8004b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	ee07 3a90 	vmov	s15, r3
 8004b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b30:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b34:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8004d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8004b38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004b50:	e068      	b.n	8004c24 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	ee07 3a90 	vmov	s15, r3
 8004b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b5c:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8004d58 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	ee07 3a90 	vmov	s15, r3
 8004b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8004b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004b8e:	e049      	b.n	8004c24 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9a:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8004b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	ee07 3a90 	vmov	s15, r3
 8004ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bac:	ed97 6a04 	vldr	s12, [r7, #16]
 8004bb0:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8004d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8004bb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004bcc:	e02a      	b.n	8004c24 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bce:	4b5f      	ldr	r3, [pc, #380]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	08db      	lsrs	r3, r3, #3
 8004bd4:	f003 0303 	and.w	r3, r3, #3
 8004bd8:	4a5d      	ldr	r2, [pc, #372]	@ (8004d50 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004bda:	fa22 f303 	lsr.w	r3, r2, r3
 8004bde:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	ee07 3a90 	vmov	s15, r3
 8004bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bf8:	6a3b      	ldr	r3, [r7, #32]
 8004bfa:	ee07 3a90 	vmov	s15, r3
 8004bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c02:	ed97 6a04 	vldr	s12, [r7, #16]
 8004c06:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8004c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004c22:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c24:	4b49      	ldr	r3, [pc, #292]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c30:	d121      	bne.n	8004c76 <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004c32:	4b46      	ldr	r3, [pc, #280]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d017      	beq.n	8004c6e <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004c3e:	4b43      	ldr	r3, [pc, #268]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c42:	0a5b      	lsrs	r3, r3, #9
 8004c44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c48:	ee07 3a90 	vmov	s15, r3
 8004c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8004c50:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c54:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004c58:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c64:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	e006      	b.n	8004c7c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]
 8004c74:	e002      	b.n	8004c7c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c7c:	4b33      	ldr	r3, [pc, #204]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c88:	d121      	bne.n	8004cce <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004c8a:	4b30      	ldr	r3, [pc, #192]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d017      	beq.n	8004cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004c96:	4b2d      	ldr	r3, [pc, #180]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c9a:	0c1b      	lsrs	r3, r3, #16
 8004c9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004ca8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cac:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004cb0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cbc:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	605a      	str	r2, [r3, #4]
 8004cc4:	e006      	b.n	8004cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	605a      	str	r2, [r3, #4]
 8004ccc:	e002      	b.n	8004cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ce0:	d121      	bne.n	8004d26 <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d017      	beq.n	8004d1e <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004cee:	4b17      	ldr	r3, [pc, #92]	@ (8004d4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8004cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cf2:	0e1b      	lsrs	r3, r3, #24
 8004cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cf8:	ee07 3a90 	vmov	s15, r3
 8004cfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8004d00:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d04:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004d08:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d14:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004d1c:	e010      	b.n	8004d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	609a      	str	r2, [r3, #8]
}
 8004d24:	e00c      	b.n	8004d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	609a      	str	r2, [r3, #8]
}
 8004d2c:	e008      	b.n	8004d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	609a      	str	r2, [r3, #8]
}
 8004d40:	bf00      	nop
 8004d42:	372c      	adds	r7, #44	@ 0x2c
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr
 8004d4c:	44020c00 	.word	0x44020c00
 8004d50:	03d09000 	.word	0x03d09000
 8004d54:	46000000 	.word	0x46000000
 8004d58:	4a742400 	.word	0x4a742400
 8004d5c:	4bb71b00 	.word	0x4bb71b00

08004d60 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08c      	sub	sp, #48	@ 0x30
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004d6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d6e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004d72:	430b      	orrs	r3, r1
 8004d74:	d14b      	bne.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004d76:	4bc4      	ldr	r3, [pc, #784]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d80:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004d82:	4bc1      	ldr	r3, [pc, #772]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d108      	bne.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d96:	d104      	bne.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004d98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d9e:	f000 bf14 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004da2:	4bb9      	ldr	r3, [pc, #740]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004db0:	d108      	bne.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db8:	d104      	bne.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004dba:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dc0:	f000 bf03 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004dc4:	4bb0      	ldr	r3, [pc, #704]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd0:	d119      	bne.n	8004e06 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dd8:	d115      	bne.n	8004e06 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004dda:	4bab      	ldr	r3, [pc, #684]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004de6:	d30a      	bcc.n	8004dfe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004de8:	4ba7      	ldr	r3, [pc, #668]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004df2:	4aa6      	ldr	r2, [pc, #664]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004dfa:	f000 bee6 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004e02:	f000 bee2 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e0a:	f000 bede 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004e0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e12:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004e16:	ea52 0301 	orrs.w	r3, r2, r1
 8004e1a:	f000 838e 	beq.w	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8004e1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e22:	2a01      	cmp	r2, #1
 8004e24:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004e28:	f080 86cc 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e30:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004e34:	ea52 0301 	orrs.w	r3, r2, r1
 8004e38:	f000 82aa 	beq.w	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e40:	2a01      	cmp	r2, #1
 8004e42:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004e46:	f080 86bd 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e4e:	f1a3 0110 	sub.w	r1, r3, #16
 8004e52:	ea52 0301 	orrs.w	r3, r2, r1
 8004e56:	f000 8681 	beq.w	8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e5e:	2a01      	cmp	r2, #1
 8004e60:	f173 0310 	sbcs.w	r3, r3, #16
 8004e64:	f080 86ae 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e6c:	1f19      	subs	r1, r3, #4
 8004e6e:	ea52 0301 	orrs.w	r3, r2, r1
 8004e72:	f000 84b1 	beq.w	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004e76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e7a:	2a01      	cmp	r2, #1
 8004e7c:	f173 0304 	sbcs.w	r3, r3, #4
 8004e80:	f080 86a0 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e88:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	f000 85aa 	beq.w	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8004e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e96:	497e      	ldr	r1, [pc, #504]	@ (8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8004e98:	428a      	cmp	r2, r1
 8004e9a:	f173 0300 	sbcs.w	r3, r3, #0
 8004e9e:	f080 8691 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ea6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004eaa:	430b      	orrs	r3, r1
 8004eac:	f000 8532 	beq.w	8005914 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8004eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eb4:	4977      	ldr	r1, [pc, #476]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8004eb6:	428a      	cmp	r2, r1
 8004eb8:	f173 0300 	sbcs.w	r3, r3, #0
 8004ebc:	f080 8682 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ec4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	f000 84bc 	beq.w	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8004ece:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ed2:	4971      	ldr	r1, [pc, #452]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004ed4:	428a      	cmp	r2, r1
 8004ed6:	f173 0300 	sbcs.w	r3, r3, #0
 8004eda:	f080 8673 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ede:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ee2:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004ee6:	430b      	orrs	r3, r1
 8004ee8:	f000 85f2 	beq.w	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ef0:	496a      	ldr	r1, [pc, #424]	@ (800509c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004ef2:	428a      	cmp	r2, r1
 8004ef4:	f173 0300 	sbcs.w	r3, r3, #0
 8004ef8:	f080 8664 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f00:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004f04:	430b      	orrs	r3, r1
 8004f06:	f000 81e5 	beq.w	80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004f0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f0e:	4964      	ldr	r1, [pc, #400]	@ (80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004f10:	428a      	cmp	r2, r1
 8004f12:	f173 0300 	sbcs.w	r3, r3, #0
 8004f16:	f080 8655 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004f1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f1e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004f22:	430b      	orrs	r3, r1
 8004f24:	f000 83cc 	beq.w	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f2c:	495d      	ldr	r1, [pc, #372]	@ (80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004f2e:	428a      	cmp	r2, r1
 8004f30:	f173 0300 	sbcs.w	r3, r3, #0
 8004f34:	f080 8646 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004f38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f3c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004f40:	430b      	orrs	r3, r1
 8004f42:	f000 8331 	beq.w	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f4a:	4957      	ldr	r1, [pc, #348]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004f4c:	428a      	cmp	r2, r1
 8004f4e:	f173 0300 	sbcs.w	r3, r3, #0
 8004f52:	f080 8637 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f5a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004f5e:	430b      	orrs	r3, r1
 8004f60:	f000 82bb 	beq.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004f64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f68:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004f6c:	f173 0300 	sbcs.w	r3, r3, #0
 8004f70:	f080 8628 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f78:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004f7c:	430b      	orrs	r3, r1
 8004f7e:	f000 826d 	beq.w	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004f82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f86:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004f8a:	428a      	cmp	r2, r1
 8004f8c:	f173 0300 	sbcs.w	r3, r3, #0
 8004f90:	f080 8618 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004f94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f98:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	f000 821e 	beq.w	80053de <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004fa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fa6:	f242 0101 	movw	r1, #8193	@ 0x2001
 8004faa:	428a      	cmp	r2, r1
 8004fac:	f173 0300 	sbcs.w	r3, r3, #0
 8004fb0:	f080 8608 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fb8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004fbc:	430b      	orrs	r3, r1
 8004fbe:	f000 8137 	beq.w	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fc6:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004fca:	428a      	cmp	r2, r1
 8004fcc:	f173 0300 	sbcs.w	r3, r3, #0
 8004fd0:	f080 85f8 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fd8:	1f11      	subs	r1, r2, #4
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	f000 80d2 	beq.w	8005184 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fe4:	2a05      	cmp	r2, #5
 8004fe6:	f173 0300 	sbcs.w	r3, r3, #0
 8004fea:	f080 85eb 	bcs.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ff2:	1e51      	subs	r1, r2, #1
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	d006      	beq.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ffc:	1e91      	subs	r1, r2, #2
 8004ffe:	430b      	orrs	r3, r1
 8005000:	d06c      	beq.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8005002:	f000 bddf 	b.w	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005006:	4b20      	ldr	r3, [pc, #128]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005008:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005014:	2b00      	cmp	r3, #0
 8005016:	d104      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8005018:	f7fe fd7e 	bl	8003b18 <HAL_RCC_GetPCLK2Freq>
 800501c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800501e:	f000 bdd4 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8005022:	4b19      	ldr	r3, [pc, #100]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800502a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800502e:	d10a      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8005030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005032:	2b01      	cmp	r3, #1
 8005034:	d107      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005036:	f107 030c 	add.w	r3, r7, #12
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff fd26 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005044:	e048      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005046:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b02      	cmp	r3, #2
 8005050:	d10c      	bne.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8005052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005054:	2b03      	cmp	r3, #3
 8005056:	d109      	bne.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005058:	4b0b      	ldr	r3, [pc, #44]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	08db      	lsrs	r3, r3, #3
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	4a12      	ldr	r2, [pc, #72]	@ (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
 8005068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800506a:	e035      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005078:	d11c      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800507a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507c:	2b04      	cmp	r3, #4
 800507e:	d119      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8005080:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8005082:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005084:	e028      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8005086:	bf00      	nop
 8005088:	44020c00 	.word	0x44020c00
 800508c:	016e3600 	.word	0x016e3600
 8005090:	20000001 	.word	0x20000001
 8005094:	10000001 	.word	0x10000001
 8005098:	08000001 	.word	0x08000001
 800509c:	04000001 	.word	0x04000001
 80050a0:	00200001 	.word	0x00200001
 80050a4:	00040001 	.word	0x00040001
 80050a8:	00020001 	.word	0x00020001
 80050ac:	03d09000 	.word	0x03d09000
 80050b0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80050b4:	4b9f      	ldr	r3, [pc, #636]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80050b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d106      	bne.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80050c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c4:	2b05      	cmp	r3, #5
 80050c6:	d103      	bne.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80050c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050ce:	e003      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050d4:	f000 bd79 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80050d8:	f000 bd77 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80050dc:	4b95      	ldr	r3, [pc, #596]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80050de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80050e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050e6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80050e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d104      	bne.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80050ee:	f7fe fcfd 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 80050f2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80050f4:	f000 bd69 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80050f8:	4b8e      	ldr	r3, [pc, #568]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005100:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005104:	d10a      	bne.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8005106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005108:	2b08      	cmp	r3, #8
 800510a:	d107      	bne.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800510c:	f107 030c 	add.w	r3, r7, #12
 8005110:	4618      	mov	r0, r3
 8005112:	f7ff fcbb 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800511a:	e031      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800511c:	4b85      	ldr	r3, [pc, #532]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b02      	cmp	r3, #2
 8005126:	d10c      	bne.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512a:	2b18      	cmp	r3, #24
 800512c:	d109      	bne.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800512e:	4b81      	ldr	r3, [pc, #516]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	08db      	lsrs	r3, r3, #3
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	4a7f      	ldr	r2, [pc, #508]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800513a:	fa22 f303 	lsr.w	r3, r2, r3
 800513e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005140:	e01e      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8005142:	4b7c      	ldr	r3, [pc, #496]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800514a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800514e:	d105      	bne.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8005150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005152:	2b20      	cmp	r3, #32
 8005154:	d102      	bne.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8005156:	4b79      	ldr	r3, [pc, #484]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8005158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800515a:	e011      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800515c:	4b75      	ldr	r3, [pc, #468]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800515e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b02      	cmp	r3, #2
 8005168:	d106      	bne.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	2b28      	cmp	r3, #40	@ 0x28
 800516e:	d103      	bne.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8005170:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005176:	e003      	b.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8005178:	2300      	movs	r3, #0
 800517a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800517c:	f000 bd25 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005180:	f000 bd23 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8005184:	4b6b      	ldr	r3, [pc, #428]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005186:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800518a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800518e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005192:	2b00      	cmp	r3, #0
 8005194:	d104      	bne.n	80051a0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005196:	f7fe fca9 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 800519a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800519c:	f000 bd15 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80051a0:	4b64      	ldr	r3, [pc, #400]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051ac:	d10a      	bne.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80051ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b0:	2b40      	cmp	r3, #64	@ 0x40
 80051b2:	d107      	bne.n	80051c4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051b4:	f107 030c 	add.w	r3, r7, #12
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff fc67 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051c2:	e033      	b.n	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80051c4:	4b5b      	ldr	r3, [pc, #364]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d10c      	bne.n	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80051d4:	d109      	bne.n	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051d6:	4b57      	ldr	r3, [pc, #348]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	08db      	lsrs	r3, r3, #3
 80051dc:	f003 0303 	and.w	r3, r3, #3
 80051e0:	4a55      	ldr	r2, [pc, #340]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80051e2:	fa22 f303 	lsr.w	r3, r2, r3
 80051e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051e8:	e020      	b.n	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80051ea:	4b52      	ldr	r3, [pc, #328]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051f6:	d106      	bne.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80051f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051fe:	d102      	bne.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8005200:	4b4e      	ldr	r3, [pc, #312]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8005202:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005204:	e012      	b.n	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8005206:	4b4b      	ldr	r3, [pc, #300]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005208:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800520c:	f003 0302 	and.w	r3, r3, #2
 8005210:	2b02      	cmp	r3, #2
 8005212:	d107      	bne.n	8005224 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800521a:	d103      	bne.n	8005224 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 800521c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005222:	e003      	b.n	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005228:	f000 bccf 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800522c:	f000 bccd 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005230:	4b40      	ldr	r3, [pc, #256]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005236:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800523a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800523c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d104      	bne.n	800524c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005242:	f7fe fc7f 	bl	8003b44 <HAL_RCC_GetPCLK3Freq>
 8005246:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005248:	f000 bcbf 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005252:	d108      	bne.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005254:	f107 030c 	add.w	r3, r7, #12
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff fc17 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005262:	f000 bcb2 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005266:	4b33      	ldr	r3, [pc, #204]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b02      	cmp	r3, #2
 8005270:	d10d      	bne.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8005272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005274:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005278:	d109      	bne.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800527a:	4b2e      	ldr	r3, [pc, #184]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	08db      	lsrs	r3, r3, #3
 8005280:	f003 0303 	and.w	r3, r3, #3
 8005284:	4a2c      	ldr	r2, [pc, #176]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8005286:	fa22 f303 	lsr.w	r3, r2, r3
 800528a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800528c:	e020      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800528e:	4b29      	ldr	r3, [pc, #164]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800529a:	d106      	bne.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 800529c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052a2:	d102      	bne.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80052a4:	4b25      	ldr	r3, [pc, #148]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80052a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052a8:	e012      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80052aa:	4b22      	ldr	r3, [pc, #136]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80052ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d107      	bne.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80052b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052be:	d103      	bne.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80052c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052c6:	e003      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052cc:	f000 bc7d 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80052d0:	f000 bc7b 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80052d4:	4b17      	ldr	r3, [pc, #92]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80052d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052da:	f003 0307 	and.w	r3, r3, #7
 80052de:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80052e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d104      	bne.n	80052f0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80052e6:	f7fe fbe5 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 80052ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80052ec:	f000 bc6d 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80052f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d104      	bne.n	8005300 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80052f6:	f7fe fab1 	bl	800385c <HAL_RCC_GetSysClockFreq>
 80052fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 80052fc:	f000 bc65 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8005300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005302:	2b02      	cmp	r3, #2
 8005304:	d108      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005306:	f107 030c 	add.w	r3, r7, #12
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff fbbe 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005314:	f000 bc59 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005318:	4b06      	ldr	r3, [pc, #24]	@ (8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005320:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005324:	d10e      	bne.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	2b03      	cmp	r3, #3
 800532a:	d10b      	bne.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800532c:	4b04      	ldr	r3, [pc, #16]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800532e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005330:	e02c      	b.n	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8005332:	bf00      	nop
 8005334:	44020c00 	.word	0x44020c00
 8005338:	03d09000 	.word	0x03d09000
 800533c:	003d0900 	.word	0x003d0900
 8005340:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8005344:	4b95      	ldr	r3, [pc, #596]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b02      	cmp	r3, #2
 800534e:	d10c      	bne.n	800536a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8005350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005352:	2b04      	cmp	r3, #4
 8005354:	d109      	bne.n	800536a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005356:	4b91      	ldr	r3, [pc, #580]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	08db      	lsrs	r3, r3, #3
 800535c:	f003 0303 	and.w	r3, r3, #3
 8005360:	4a8f      	ldr	r2, [pc, #572]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005362:	fa22 f303 	lsr.w	r3, r2, r3
 8005366:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005368:	e010      	b.n	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800536a:	4b8c      	ldr	r3, [pc, #560]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005376:	d105      	bne.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	2b05      	cmp	r3, #5
 800537c:	d102      	bne.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800537e:	4b89      	ldr	r3, [pc, #548]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005382:	e003      	b.n	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005388:	f000 bc1f 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800538c:	f000 bc1d 	b.w	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8005390:	4b82      	ldr	r3, [pc, #520]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005392:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800539c:	4b7f      	ldr	r3, [pc, #508]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800539e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d106      	bne.n	80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d103      	bne.n	80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80053b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053b6:	e011      	b.n	80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80053b8:	4b78      	ldr	r3, [pc, #480]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80053ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053c6:	d106      	bne.n	80053d6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80053c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d103      	bne.n	80053d6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80053ce:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80053d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053d4:	e002      	b.n	80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80053da:	e3f6      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80053dc:	e3f5      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80053de:	4b6f      	ldr	r3, [pc, #444]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80053e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80053e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053e8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80053ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d103      	bne.n	80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80053f0:	f7fe fb7c 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 80053f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80053f6:	e3e8      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 80053f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053fe:	d107      	bne.n	8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005400:	f107 030c 	add.w	r3, r7, #12
 8005404:	4618      	mov	r0, r3
 8005406:	f7ff fb41 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800540e:	e3dc      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005410:	4b62      	ldr	r3, [pc, #392]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b02      	cmp	r3, #2
 800541a:	d10d      	bne.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005422:	d109      	bne.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005424:	4b5d      	ldr	r3, [pc, #372]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	08db      	lsrs	r3, r3, #3
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	4a5c      	ldr	r2, [pc, #368]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005430:	fa22 f303 	lsr.w	r3, r2, r3
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005436:	e010      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8005438:	4b58      	ldr	r3, [pc, #352]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005444:	d106      	bne.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800544c:	d102      	bne.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800544e:	4b55      	ldr	r3, [pc, #340]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005450:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005452:	e002      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005458:	e3b7      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800545a:	e3b6      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800545c:	4b4f      	ldr	r3, [pc, #316]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800545e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005462:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005466:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	2b00      	cmp	r3, #0
 800546c:	d103      	bne.n	8005476 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800546e:	f7fe fb3d 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 8005472:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005474:	e3a9      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8005476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005478:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800547c:	d107      	bne.n	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800547e:	f107 030c 	add.w	r3, r7, #12
 8005482:	4618      	mov	r0, r3
 8005484:	f7ff fb02 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800548c:	e39d      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800548e:	4b43      	ldr	r3, [pc, #268]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b02      	cmp	r3, #2
 8005498:	d10d      	bne.n	80054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 800549a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054a0:	d109      	bne.n	80054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054a2:	4b3e      	ldr	r3, [pc, #248]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	08db      	lsrs	r3, r3, #3
 80054a8:	f003 0303 	and.w	r3, r3, #3
 80054ac:	4a3c      	ldr	r2, [pc, #240]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80054ae:	fa22 f303 	lsr.w	r3, r2, r3
 80054b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054b4:	e010      	b.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80054b6:	4b39      	ldr	r3, [pc, #228]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c2:	d106      	bne.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80054c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054ca:	d102      	bne.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80054cc:	4b35      	ldr	r3, [pc, #212]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054d0:	e002      	b.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054d6:	e378      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80054d8:	e377      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80054da:	4b30      	ldr	r3, [pc, #192]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80054dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054e0:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80054e4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80054e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d103      	bne.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80054ec:	f7fe fafe 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 80054f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80054f2:	e36a      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 80054f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054fa:	d107      	bne.n	800550c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054fc:	f107 030c 	add.w	r3, r7, #12
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fac3 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800550a:	e35e      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800550c:	4b23      	ldr	r3, [pc, #140]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b02      	cmp	r3, #2
 8005516:	d10d      	bne.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8005518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800551e:	d109      	bne.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005520:	4b1e      	ldr	r3, [pc, #120]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	08db      	lsrs	r3, r3, #3
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	4a1d      	ldr	r2, [pc, #116]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800552c:	fa22 f303 	lsr.w	r3, r2, r3
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005532:	e34a      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005538:	e347      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800553a:	4b18      	ldr	r3, [pc, #96]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800553c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005540:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005548:	2b00      	cmp	r3, #0
 800554a:	d103      	bne.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800554c:	f7fe fafa 	bl	8003b44 <HAL_RCC_GetPCLK3Freq>
 8005550:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005552:	e33a      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8005554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005556:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800555a:	d107      	bne.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800555c:	f107 030c 	add.w	r3, r7, #12
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff fa93 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800556a:	e32e      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 800556c:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b02      	cmp	r3, #2
 8005576:	d10d      	bne.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800557e:	d109      	bne.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005580:	4b06      	ldr	r3, [pc, #24]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	08db      	lsrs	r3, r3, #3
 8005586:	f003 0303 	and.w	r3, r3, #3
 800558a:	4a05      	ldr	r2, [pc, #20]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800558c:	fa22 f303 	lsr.w	r3, r2, r3
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005592:	e31a      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005598:	e317      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800559a:	bf00      	nop
 800559c:	44020c00 	.word	0x44020c00
 80055a0:	03d09000 	.word	0x03d09000
 80055a4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80055a8:	4b9b      	ldr	r3, [pc, #620]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80055aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80055ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80055ba:	d044      	beq.n	8005646 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80055bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055be:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80055c2:	d879      	bhi.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80055c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ca:	d02d      	beq.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80055cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d2:	d871      	bhi.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80055d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055da:	d017      	beq.n	800560c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80055dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055e2:	d869      	bhi.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80055e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d004      	beq.n	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80055ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055f0:	d004      	beq.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80055f2:	e061      	b.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80055f4:	f7fe faa6 	bl	8003b44 <HAL_RCC_GetPCLK3Freq>
 80055f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80055fa:	e060      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055fc:	f107 030c 	add.w	r3, r7, #12
 8005600:	4618      	mov	r0, r3
 8005602:	f7ff fa43 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800560a:	e058      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800560c:	4b82      	ldr	r3, [pc, #520]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800560e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b02      	cmp	r3, #2
 8005618:	d103      	bne.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800561a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800561e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005620:	e04d      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005622:	2300      	movs	r3, #0
 8005624:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005626:	e04a      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005628:	4b7b      	ldr	r3, [pc, #492]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800562a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800562e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005636:	d103      	bne.n	8005640 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005638:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800563c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800563e:	e03e      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005640:	2300      	movs	r3, #0
 8005642:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005644:	e03b      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005646:	4b74      	ldr	r3, [pc, #464]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005648:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800564c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005650:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005652:	4b71      	ldr	r3, [pc, #452]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b02      	cmp	r3, #2
 800565c:	d10c      	bne.n	8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005660:	2b00      	cmp	r3, #0
 8005662:	d109      	bne.n	8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005664:	4b6c      	ldr	r3, [pc, #432]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	08db      	lsrs	r3, r3, #3
 800566a:	f003 0303 	and.w	r3, r3, #3
 800566e:	4a6b      	ldr	r2, [pc, #428]	@ (800581c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005670:	fa22 f303 	lsr.w	r3, r2, r3
 8005674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005676:	e01e      	b.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005678:	4b67      	ldr	r3, [pc, #412]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005684:	d106      	bne.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8005686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800568c:	d102      	bne.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800568e:	4b64      	ldr	r3, [pc, #400]	@ (8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8005690:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005692:	e010      	b.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005694:	4b60      	ldr	r3, [pc, #384]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056a0:	d106      	bne.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056a8:	d102      	bne.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80056aa:	4b5e      	ldr	r3, [pc, #376]	@ (8005824 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80056ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056ae:	e002      	b.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80056b4:	e003      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80056b6:	e002      	b.n	80056be <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80056bc:	bf00      	nop
          }
        }
        break;
 80056be:	e284      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80056c0:	4b55      	ldr	r3, [pc, #340]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80056c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80056c6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80056ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80056d2:	d044      	beq.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80056da:	d879      	bhi.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056e2:	d02d      	beq.n	8005740 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056ea:	d871      	bhi.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80056ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056f2:	d017      	beq.n	8005724 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80056f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056fa:	d869      	bhi.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80056fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d004      	beq.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005708:	d004      	beq.n	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800570a:	e061      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800570c:	f7fe f9ee 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 8005710:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005712:	e060      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005714:	f107 030c 	add.w	r3, r7, #12
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff f9b7 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005722:	e058      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005724:	4b3c      	ldr	r3, [pc, #240]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005726:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b02      	cmp	r3, #2
 8005730:	d103      	bne.n	800573a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8005732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005736:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005738:	e04d      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800573a:	2300      	movs	r3, #0
 800573c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800573e:	e04a      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005740:	4b35      	ldr	r3, [pc, #212]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005746:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800574a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800574e:	d103      	bne.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8005750:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005756:	e03e      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005758:	2300      	movs	r3, #0
 800575a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800575c:	e03b      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800575e:	4b2e      	ldr	r3, [pc, #184]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005760:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005764:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800576a:	4b2b      	ldr	r3, [pc, #172]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b02      	cmp	r3, #2
 8005774:	d10c      	bne.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	2b00      	cmp	r3, #0
 800577a:	d109      	bne.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800577c:	4b26      	ldr	r3, [pc, #152]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	08db      	lsrs	r3, r3, #3
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	4a25      	ldr	r2, [pc, #148]	@ (800581c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
 800578c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800578e:	e01e      	b.n	80057ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005790:	4b21      	ldr	r3, [pc, #132]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800579c:	d106      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800579e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a4:	d102      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80057a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80057a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057aa:	e010      	b.n	80057ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057b8:	d106      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057c0:	d102      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80057c2:	4b18      	ldr	r3, [pc, #96]	@ (8005824 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80057c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c6:	e002      	b.n	80057ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80057cc:	e003      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80057ce:	e002      	b.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80057d0:	2300      	movs	r3, #0
 80057d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80057d4:	bf00      	nop
          }
        }
        break;
 80057d6:	e1f8      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80057d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80057da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057e2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80057e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057f0:	d105      	bne.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d102      	bne.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 80057f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005824 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80057fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80057fc:	e1e5      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80057fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005800:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005804:	d110      	bne.n	8005828 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005806:	f107 0318 	add.w	r3, r7, #24
 800580a:	4618      	mov	r0, r3
 800580c:	f7fe ffd4 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005814:	e1d9      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005816:	bf00      	nop
 8005818:	44020c00 	.word	0x44020c00
 800581c:	03d09000 	.word	0x03d09000
 8005820:	003d0900 	.word	0x003d0900
 8005824:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800582e:	d107      	bne.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005830:	f107 030c 	add.w	r3, r7, #12
 8005834:	4618      	mov	r0, r3
 8005836:	f7ff f929 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800583e:	e1c4      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005844:	e1c1      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005846:	4b9d      	ldr	r3, [pc, #628]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800584c:	f003 0307 	and.w	r3, r3, #7
 8005850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005854:	2b04      	cmp	r3, #4
 8005856:	d859      	bhi.n	800590c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005858:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800585a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585e:	bf00      	nop
 8005860:	08005875 	.word	0x08005875
 8005864:	08005885 	.word	0x08005885
 8005868:	0800590d 	.word	0x0800590d
 800586c:	08005895 	.word	0x08005895
 8005870:	0800589b 	.word	0x0800589b
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005874:	f107 0318 	add.w	r3, r7, #24
 8005878:	4618      	mov	r0, r3
 800587a:	f7fe ff9d 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005882:	e046      	b.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005884:	f107 030c 	add.w	r3, r7, #12
 8005888:	4618      	mov	r0, r3
 800588a:	f7ff f8ff 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005892:	e03e      	b.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005894:	4b8a      	ldr	r3, [pc, #552]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005896:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005898:	e03b      	b.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800589a:	4b88      	ldr	r3, [pc, #544]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800589c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058a0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80058a4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80058a6:	4b85      	ldr	r3, [pc, #532]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d10c      	bne.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d109      	bne.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80058b8:	4b80      	ldr	r3, [pc, #512]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	08db      	lsrs	r3, r3, #3
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	4a80      	ldr	r2, [pc, #512]	@ (8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80058c4:	fa22 f303 	lsr.w	r3, r2, r3
 80058c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058ca:	e01e      	b.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80058cc:	4b7b      	ldr	r3, [pc, #492]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058d8:	d106      	bne.n	80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e0:	d102      	bne.n	80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80058e2:	4b79      	ldr	r3, [pc, #484]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80058e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058e6:	e010      	b.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058e8:	4b74      	ldr	r3, [pc, #464]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058f4:	d106      	bne.n	8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80058f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058fc:	d102      	bne.n	8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80058fe:	4b73      	ldr	r3, [pc, #460]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005902:	e002      	b.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005904:	2300      	movs	r3, #0
 8005906:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005908:	e003      	b.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 800590a:	e002      	b.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 800590c:	2300      	movs	r3, #0
 800590e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005910:	bf00      	nop
          }
        }
        break;
 8005912:	e15a      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005914:	4b69      	ldr	r3, [pc, #420]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800591a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800591e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005922:	2b20      	cmp	r3, #32
 8005924:	d022      	beq.n	800596c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005928:	2b20      	cmp	r3, #32
 800592a:	d858      	bhi.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	2b18      	cmp	r3, #24
 8005930:	d019      	beq.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8005932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005934:	2b18      	cmp	r3, #24
 8005936:	d852      	bhi.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800593e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005940:	2b08      	cmp	r3, #8
 8005942:	d008      	beq.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005944:	e04b      	b.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005946:	f107 0318 	add.w	r3, r7, #24
 800594a:	4618      	mov	r0, r3
 800594c:	f7fe ff34 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005954:	e046      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005956:	f107 030c 	add.w	r3, r7, #12
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff f896 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005964:	e03e      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005966:	4b56      	ldr	r3, [pc, #344]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005968:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800596a:	e03b      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800596c:	4b53      	ldr	r3, [pc, #332]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800596e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005972:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005976:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005978:	4b50      	ldr	r3, [pc, #320]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b02      	cmp	r3, #2
 8005982:	d10c      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	2b00      	cmp	r3, #0
 8005988:	d109      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800598a:	4b4c      	ldr	r3, [pc, #304]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	08db      	lsrs	r3, r3, #3
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	4a4b      	ldr	r2, [pc, #300]	@ (8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005996:	fa22 f303 	lsr.w	r3, r2, r3
 800599a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800599c:	e01e      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800599e:	4b47      	ldr	r3, [pc, #284]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059aa:	d106      	bne.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b2:	d102      	bne.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80059b4:	4b44      	ldr	r3, [pc, #272]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80059b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059b8:	e010      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059ba:	4b40      	ldr	r3, [pc, #256]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059c6:	d106      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80059c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059ce:	d102      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80059d0:	4b3e      	ldr	r3, [pc, #248]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80059d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059d4:	e002      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80059da:	e003      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80059dc:	e002      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80059de:	2300      	movs	r3, #0
 80059e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80059e2:	bf00      	nop
          }
        }
        break;
 80059e4:	e0f1      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80059e6:	4b35      	ldr	r3, [pc, #212]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059ec:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80059f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059f8:	d023      	beq.n	8005a42 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80059fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a00:	d858      	bhi.n	8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a04:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a06:	d019      	beq.n	8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a0c:	d852      	bhi.n	8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d003      	beq.n	8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a16:	2b40      	cmp	r3, #64	@ 0x40
 8005a18:	d008      	beq.n	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8005a1a:	e04b      	b.n	8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a1c:	f107 0318 	add.w	r3, r7, #24
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fe fec9 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005a2a:	e046      	b.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a2c:	f107 030c 	add.w	r3, r7, #12
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff f82b 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005a3a:	e03e      	b.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005a3c:	4b20      	ldr	r3, [pc, #128]	@ (8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005a40:	e03b      	b.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a42:	4b1e      	ldr	r3, [pc, #120]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a48:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005a4c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d10c      	bne.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a60:	4b16      	ldr	r3, [pc, #88]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	08db      	lsrs	r3, r3, #3
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	4a16      	ldr	r2, [pc, #88]	@ (8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a72:	e01e      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a74:	4b11      	ldr	r3, [pc, #68]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a80:	d106      	bne.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a88:	d102      	bne.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a8e:	e010      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a90:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9c:	d106      	bne.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aa4:	d102      	bne.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005aa6:	4b09      	ldr	r3, [pc, #36]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aaa:	e002      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005ab0:	e003      	b.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8005ab2:	e002      	b.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005ab8:	bf00      	nop
          }
        }
        break;
 8005aba:	e086      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005abc:	44020c00 	.word	0x44020c00
 8005ac0:	00bb8000 	.word	0x00bb8000
 8005ac4:	03d09000 	.word	0x03d09000
 8005ac8:	003d0900 	.word	0x003d0900
 8005acc:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005ad0:	4b40      	ldr	r3, [pc, #256]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005ad2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ad6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005ada:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005adc:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ae4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae8:	d105      	bne.n	8005af6 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d102      	bne.n	8005af6 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005af0:	4b39      	ldr	r3, [pc, #228]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005af4:	e031      	b.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005af6:	4b37      	ldr	r3, [pc, #220]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005afe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b02:	d10a      	bne.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b06:	2b10      	cmp	r3, #16
 8005b08:	d107      	bne.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b0a:	f107 0318 	add.w	r3, r7, #24
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fe fe52 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b18:	e01f      	b.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8005b1a:	4b2e      	ldr	r3, [pc, #184]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d106      	bne.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2a:	2b20      	cmp	r3, #32
 8005b2c:	d103      	bne.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8005b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b34:	e011      	b.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005b36:	4b27      	ldr	r3, [pc, #156]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005b38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b44:	d106      	bne.n	8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b48:	2b30      	cmp	r3, #48	@ 0x30
 8005b4a:	d103      	bne.n	8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8005b4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b52:	e002      	b.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005b58:	e037      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005b5a:	e036      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005b5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b62:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b66:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6a:	2b10      	cmp	r3, #16
 8005b6c:	d107      	bne.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b6e:	f107 0318 	add.w	r3, r7, #24
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fe fe20 	bl	80047b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005b7c:	e025      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8005b7e:	4b15      	ldr	r3, [pc, #84]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b8a:	d10a      	bne.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	2b20      	cmp	r3, #32
 8005b90:	d107      	bne.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b92:	f107 030c 	add.w	r3, r7, #12
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fe ff78 	bl	8004a8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ba0:	e00f      	b.n	8005bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8005ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bae:	d105      	bne.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8005bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb2:	2b30      	cmp	r3, #48	@ 0x30
 8005bb4:	d102      	bne.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8005bb6:	4b08      	ldr	r3, [pc, #32]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bba:	e002      	b.n	8005bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8005bc0:	e003      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005bc2:	e002      	b.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005bc8:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
 8005bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3730      	adds	r7, #48	@ 0x30
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	44020c00 	.word	0x44020c00
 8005bd8:	02dc6c00 	.word	0x02dc6c00

08005bdc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005be4:	4b48      	ldr	r3, [pc, #288]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a47      	ldr	r2, [pc, #284]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005bea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005bf0:	f7fc fb36 	bl	8002260 <HAL_GetTick>
 8005bf4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bf6:	e008      	b.n	8005c0a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bf8:	f7fc fb32 	bl	8002260 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d901      	bls.n	8005c0a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e07a      	b.n	8005d00 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1f0      	bne.n	8005bf8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005c16:	4b3c      	ldr	r3, [pc, #240]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005c1e:	f023 0303 	bic.w	r3, r3, #3
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6811      	ldr	r1, [r2, #0]
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6852      	ldr	r2, [r2, #4]
 8005c2a:	0212      	lsls	r2, r2, #8
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	4936      	ldr	r1, [pc, #216]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	025b      	lsls	r3, r3, #9
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	431a      	orrs	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c56:	431a      	orrs	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	061b      	lsls	r3, r3, #24
 8005c60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c64:	4928      	ldr	r1, [pc, #160]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005c6a:	4b27      	ldr	r3, [pc, #156]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6e:	f023 020c 	bic.w	r2, r3, #12
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	4924      	ldr	r1, [pc, #144]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005c7c:	4b22      	ldr	r3, [pc, #136]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	f023 0220 	bic.w	r2, r3, #32
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	491f      	ldr	r1, [pc, #124]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c96:	491c      	ldr	r1, [pc, #112]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca0:	4a19      	ldr	r2, [pc, #100]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005ca2:	f023 0310 	bic.w	r3, r3, #16
 8005ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8005ca8:	4b17      	ldr	r3, [pc, #92]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cb0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6a12      	ldr	r2, [r2, #32]
 8005cb8:	00d2      	lsls	r2, r2, #3
 8005cba:	4913      	ldr	r1, [pc, #76]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005cc0:	4b11      	ldr	r3, [pc, #68]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc4:	4a10      	ldr	r2, [pc, #64]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cc6:	f043 0310 	orr.w	r3, r3, #16
 8005cca:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8005ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cd6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005cd8:	f7fc fac2 	bl	8002260 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cde:	e008      	b.n	8005cf2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ce0:	f7fc fabe 	bl	8002260 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d901      	bls.n	8005cf2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e006      	b.n	8005d00 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cf2:	4b05      	ldr	r3, [pc, #20]	@ (8005d08 <RCCEx_PLL2_Config+0x12c>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0f0      	beq.n	8005ce0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8005cfe:	2300      	movs	r3, #0

}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	44020c00 	.word	0x44020c00

08005d0c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e0e7      	b.n	8005eee <HAL_SPI_Init+0x1e2>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d105      	bne.n	8005d38 <HAL_SPI_Init+0x2c>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	2b0f      	cmp	r3, #15
 8005d32:	d901      	bls.n	8005d38 <HAL_SPI_Init+0x2c>
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0da      	b.n	8005eee <HAL_SPI_Init+0x1e2>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 fd47 	bl	80067cc <SPI_GetPacketSize>
 8005d3e:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d102      	bne.n	8005d4e <HAL_SPI_Init+0x42>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d811      	bhi.n	8005d72 <HAL_SPI_Init+0x66>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005d52:	4a69      	ldr	r2, [pc, #420]	@ (8005ef8 <HAL_SPI_Init+0x1ec>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d009      	beq.n	8005d6c <HAL_SPI_Init+0x60>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a67      	ldr	r2, [pc, #412]	@ (8005efc <HAL_SPI_Init+0x1f0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d004      	beq.n	8005d6c <HAL_SPI_Init+0x60>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a66      	ldr	r2, [pc, #408]	@ (8005f00 <HAL_SPI_Init+0x1f4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d104      	bne.n	8005d76 <HAL_SPI_Init+0x6a>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2b10      	cmp	r3, #16
 8005d70:	d901      	bls.n	8005d76 <HAL_SPI_Init+0x6a>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e0bb      	b.n	8005eee <HAL_SPI_Init+0x1e2>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d106      	bne.n	8005d90 <HAL_SPI_Init+0x84>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7fb fecc 	bl	8001b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 0201 	bic.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005db2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005dbc:	d119      	bne.n	8005df2 <HAL_SPI_Init+0xe6>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dc6:	d103      	bne.n	8005dd0 <HAL_SPI_Init+0xc4>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d008      	beq.n	8005de2 <HAL_SPI_Init+0xd6>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10c      	bne.n	8005df2 <HAL_SPI_Init+0xe6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005ddc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005de0:	d107      	bne.n	8005df2 <HAL_SPI_Init+0xe6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005df0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00f      	beq.n	8005e1e <HAL_SPI_Init+0x112>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	2b06      	cmp	r3, #6
 8005e04:	d90b      	bls.n	8005e1e <HAL_SPI_Init+0x112>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	e007      	b.n	8005e2e <HAL_SPI_Init+0x122>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e2c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	69da      	ldr	r2, [r3, #28]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e36:	431a      	orrs	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	ea42 0103 	orr.w	r1, r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	431a      	orrs	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	431a      	orrs	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	431a      	orrs	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e94:	431a      	orrs	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e9a:	ea42 0103 	orr.w	r1, r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0201 	bic.w	r2, r2, #1
 8005eb8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_SPI_Init+0x1d0>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40013000 	.word	0x40013000
 8005efc:	40003800 	.word	0x40003800
 8005f00:	40003c00 	.word	0x40003c00

08005f04 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	603b      	str	r3, [r7, #0]
 8005f10:	4613      	mov	r3, r2
 8005f12:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	3320      	adds	r3, #32
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f1c:	f7fc f9a0 	bl	8002260 <HAL_GetTick>
 8005f20:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d001      	beq.n	8005f32 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e1e5      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d002      	beq.n	8005f3e <HAL_SPI_Transmit+0x3a>
 8005f38:	88fb      	ldrh	r3, [r7, #6]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e1dd      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d101      	bne.n	8005f50 <HAL_SPI_Transmit+0x4c>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	e1d6      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2203      	movs	r2, #3
 8005f5c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	88fa      	ldrh	r2, [r7, #6]
 8005f72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	88fa      	ldrh	r2, [r7, #6]
 8005f7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005fa8:	d108      	bne.n	8005fbc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	e009      	b.n	8005fd0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005fce:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	0c1b      	lsrs	r3, r3, #16
 8005fd8:	041b      	lsls	r3, r3, #16
 8005fda:	88f9      	ldrh	r1, [r7, #6]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	6812      	ldr	r2, [r2, #0]
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0201 	orr.w	r2, r2, #1
 8005ff2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ffc:	d107      	bne.n	800600e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800600c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	2b0f      	cmp	r3, #15
 8006014:	d956      	bls.n	80060c4 <HAL_SPI_Transmit+0x1c0>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a8d      	ldr	r2, [pc, #564]	@ (8006250 <HAL_SPI_Transmit+0x34c>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d04a      	beq.n	80060b6 <HAL_SPI_Transmit+0x1b2>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a8b      	ldr	r2, [pc, #556]	@ (8006254 <HAL_SPI_Transmit+0x350>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d045      	beq.n	80060b6 <HAL_SPI_Transmit+0x1b2>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a8a      	ldr	r2, [pc, #552]	@ (8006258 <HAL_SPI_Transmit+0x354>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d147      	bne.n	80060c4 <HAL_SPI_Transmit+0x1c0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006034:	e03f      	b.n	80060b6 <HAL_SPI_Transmit+0x1b2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b02      	cmp	r3, #2
 8006042:	d114      	bne.n	800606e <HAL_SPI_Transmit+0x16a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6812      	ldr	r2, [r2, #0]
 800604e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006054:	1d1a      	adds	r2, r3, #4
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006060:	b29b      	uxth	r3, r3
 8006062:	3b01      	subs	r3, #1
 8006064:	b29a      	uxth	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800606c:	e023      	b.n	80060b6 <HAL_SPI_Transmit+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800606e:	f7fc f8f7 	bl	8002260 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d803      	bhi.n	8006086 <HAL_SPI_Transmit+0x182>
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006084:	d102      	bne.n	800608c <HAL_SPI_Transmit+0x188>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d114      	bne.n	80060b6 <HAL_SPI_Transmit+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 facf 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006098:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e123      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80060bc:	b29b      	uxth	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1b9      	bne.n	8006036 <HAL_SPI_Transmit+0x132>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80060c2:	e0f6      	b.n	80062b2 <HAL_SPI_Transmit+0x3ae>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b07      	cmp	r3, #7
 80060ca:	f240 80eb 	bls.w	80062a4 <HAL_SPI_Transmit+0x3a0>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80060ce:	e05d      	b.n	800618c <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d132      	bne.n	8006144 <HAL_SPI_Transmit+0x240>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d918      	bls.n	800611c <HAL_SPI_Transmit+0x218>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d014      	beq.n	800611c <HAL_SPI_Transmit+0x218>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6812      	ldr	r2, [r2, #0]
 80060fc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006102:	1d1a      	adds	r2, r3, #4
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800610e:	b29b      	uxth	r3, r3
 8006110:	3b02      	subs	r3, #2
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800611a:	e037      	b.n	800618c <HAL_SPI_Transmit+0x288>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006120:	881a      	ldrh	r2, [r3, #0]
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800612a:	1c9a      	adds	r2, r3, #2
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b01      	subs	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006142:	e023      	b.n	800618c <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006144:	f7fc f88c 	bl	8002260 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d803      	bhi.n	800615c <HAL_SPI_Transmit+0x258>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615a:	d102      	bne.n	8006162 <HAL_SPI_Transmit+0x25e>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d114      	bne.n	800618c <HAL_SPI_Transmit+0x288>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006162:	68f8      	ldr	r0, [r7, #12]
 8006164:	f000 fa64 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800616e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e0b8      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006192:	b29b      	uxth	r3, r3
 8006194:	2b00      	cmp	r3, #0
 8006196:	d19b      	bne.n	80060d0 <HAL_SPI_Transmit+0x1cc>
 8006198:	e08b      	b.n	80062b2 <HAL_SPI_Transmit+0x3ae>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d159      	bne.n	800625c <HAL_SPI_Transmit+0x358>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	2b03      	cmp	r3, #3
 80061b2:	d918      	bls.n	80061e6 <HAL_SPI_Transmit+0x2e2>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	2b40      	cmp	r3, #64	@ 0x40
 80061ba:	d914      	bls.n	80061e6 <HAL_SPI_Transmit+0x2e2>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6812      	ldr	r2, [r2, #0]
 80061c6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061cc:	1d1a      	adds	r2, r3, #4
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061d8:	b29b      	uxth	r3, r3
 80061da:	3b04      	subs	r3, #4
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80061e4:	e05e      	b.n	80062a4 <HAL_SPI_Transmit+0x3a0>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d917      	bls.n	8006222 <HAL_SPI_Transmit+0x31e>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d013      	beq.n	8006222 <HAL_SPI_Transmit+0x31e>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061fe:	881a      	ldrh	r2, [r3, #0]
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006208:	1c9a      	adds	r2, r3, #2
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b02      	subs	r3, #2
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006220:	e040      	b.n	80062a4 <HAL_SPI_Transmit+0x3a0>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3320      	adds	r3, #32
 800622c:	7812      	ldrb	r2, [r2, #0]
 800622e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006240:	b29b      	uxth	r3, r3
 8006242:	3b01      	subs	r3, #1
 8006244:	b29a      	uxth	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800624c:	e02a      	b.n	80062a4 <HAL_SPI_Transmit+0x3a0>
 800624e:	bf00      	nop
 8006250:	40013000 	.word	0x40013000
 8006254:	40003800 	.word	0x40003800
 8006258:	40003c00 	.word	0x40003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800625c:	f7fc f800 	bl	8002260 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	429a      	cmp	r2, r3
 800626a:	d803      	bhi.n	8006274 <HAL_SPI_Transmit+0x370>
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006272:	d102      	bne.n	800627a <HAL_SPI_Transmit+0x376>
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d114      	bne.n	80062a4 <HAL_SPI_Transmit+0x3a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 f9d8 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006286:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e02c      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f47f af74 	bne.w	800619a <HAL_SPI_Transmit+0x296>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	2200      	movs	r2, #0
 80062ba:	2108      	movs	r1, #8
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 fa57 	bl	8006770 <SPI_WaitOnFlagUntilTimeout>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d007      	beq.n	80062d8 <HAL_SPI_Transmit+0x3d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062ce:	f043 0220 	orr.w	r2, r3, #32
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 f9a9 	bl	8006630 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <HAL_SPI_Transmit+0x3f8>
  {
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e000      	b.n	80062fe <HAL_SPI_Transmit+0x3fa>
  }
  else
  {
    return HAL_OK;
 80062fc:	2300      	movs	r3, #0
  }
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop

08006308 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3330      	adds	r3, #48	@ 0x30
 800631e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006320:	f7fb ff9e 	bl	8002260 <HAL_GetTick>
 8006324:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	d001      	beq.n	8006336 <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 8006332:	2302      	movs	r3, #2
 8006334:	e172      	b.n	800661c <HAL_SPI_Receive+0x314>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d002      	beq.n	8006342 <HAL_SPI_Receive+0x3a>
 800633c:	88fb      	ldrh	r3, [r7, #6]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e16a      	b.n	800661c <HAL_SPI_Receive+0x314>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800634c:	2b01      	cmp	r3, #1
 800634e:	d101      	bne.n	8006354 <HAL_SPI_Receive+0x4c>
 8006350:	2302      	movs	r3, #2
 8006352:	e163      	b.n	800661c <HAL_SPI_Receive+0x314>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2204      	movs	r2, #4
 8006360:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	88fa      	ldrh	r2, [r7, #6]
 8006376:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	88fa      	ldrh	r2, [r7, #6]
 800637e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80063ac:	d108      	bne.n	80063c0 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	e009      	b.n	80063d4 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80063d2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	0c1b      	lsrs	r3, r3, #16
 80063dc:	041b      	lsls	r3, r3, #16
 80063de:	88f9      	ldrh	r1, [r7, #6]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	430b      	orrs	r3, r1
 80063e6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0201 	orr.w	r2, r2, #1
 80063f6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006400:	d107      	bne.n	8006412 <HAL_SPI_Receive+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006410:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	2b0f      	cmp	r3, #15
 8006418:	d957      	bls.n	80064ca <HAL_SPI_Receive+0x1c2>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a81      	ldr	r2, [pc, #516]	@ (8006624 <HAL_SPI_Receive+0x31c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d04b      	beq.n	80064bc <HAL_SPI_Receive+0x1b4>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a7f      	ldr	r2, [pc, #508]	@ (8006628 <HAL_SPI_Receive+0x320>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d046      	beq.n	80064bc <HAL_SPI_Receive+0x1b4>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a7e      	ldr	r2, [pc, #504]	@ (800662c <HAL_SPI_Receive+0x324>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d148      	bne.n	80064ca <HAL_SPI_Receive+0x1c2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006438:	e040      	b.n	80064bc <HAL_SPI_Receive+0x1b4>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695a      	ldr	r2, [r3, #20]
 8006440:	f248 0308 	movw	r3, #32776	@ 0x8008
 8006444:	4013      	ands	r3, r2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d014      	beq.n	8006474 <HAL_SPI_Receive+0x16c>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006452:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006454:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800645a:	1d1a      	adds	r2, r3, #4
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006466:	b29b      	uxth	r3, r3
 8006468:	3b01      	subs	r3, #1
 800646a:	b29a      	uxth	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8006472:	e023      	b.n	80064bc <HAL_SPI_Receive+0x1b4>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006474:	f7fb fef4 	bl	8002260 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	429a      	cmp	r2, r3
 8006482:	d803      	bhi.n	800648c <HAL_SPI_Receive+0x184>
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800648a:	d102      	bne.n	8006492 <HAL_SPI_Receive+0x18a>
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d114      	bne.n	80064bc <HAL_SPI_Receive+0x1b4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 f8cc 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800649e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e0af      	b.n	800661c <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1b8      	bne.n	800643a <HAL_SPI_Receive+0x132>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80064c8:	e095      	b.n	80065f6 <HAL_SPI_Receive+0x2ee>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	2b07      	cmp	r3, #7
 80064d0:	f240 808b 	bls.w	80065ea <HAL_SPI_Receive+0x2e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80064d4:	e03f      	b.n	8006556 <HAL_SPI_Receive+0x24e>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d114      	bne.n	800650e <HAL_SPI_Receive+0x206>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	8812      	ldrh	r2, [r2, #0]
 80064ec:	b292      	uxth	r2, r2
 80064ee:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006500:	b29b      	uxth	r3, r3
 8006502:	3b01      	subs	r3, #1
 8006504:	b29a      	uxth	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800650c:	e023      	b.n	8006556 <HAL_SPI_Receive+0x24e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800650e:	f7fb fea7 	bl	8002260 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	429a      	cmp	r2, r3
 800651c:	d803      	bhi.n	8006526 <HAL_SPI_Receive+0x21e>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006524:	d102      	bne.n	800652c <HAL_SPI_Receive+0x224>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d114      	bne.n	8006556 <HAL_SPI_Receive+0x24e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 f87f 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006538:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e062      	b.n	800661c <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800655c:	b29b      	uxth	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1b9      	bne.n	80064d6 <HAL_SPI_Receive+0x1ce>
 8006562:	e048      	b.n	80065f6 <HAL_SPI_Receive+0x2ee>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b01      	cmp	r3, #1
 8006570:	d117      	bne.n	80065a2 <HAL_SPI_Receive+0x29a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800657e:	7812      	ldrb	r2, [r2, #0]
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006594:	b29b      	uxth	r3, r3
 8006596:	3b01      	subs	r3, #1
 8006598:	b29a      	uxth	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80065a0:	e023      	b.n	80065ea <HAL_SPI_Receive+0x2e2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065a2:	f7fb fe5d 	bl	8002260 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d803      	bhi.n	80065ba <HAL_SPI_Receive+0x2b2>
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d102      	bne.n	80065c0 <HAL_SPI_Receive+0x2b8>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d114      	bne.n	80065ea <HAL_SPI_Receive+0x2e2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f000 f835 	bl	8006630 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e018      	b.n	800661c <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1b6      	bne.n	8006564 <HAL_SPI_Receive+0x25c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 f81a 	bl	8006630 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <HAL_SPI_Receive+0x312>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e000      	b.n	800661c <HAL_SPI_Receive+0x314>
  }
  else
  {
    return HAL_OK;
 800661a:	2300      	movs	r3, #0
  }
}
 800661c:	4618      	mov	r0, r3
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	40013000 	.word	0x40013000
 8006628:	40003800 	.word	0x40003800
 800662c:	40003c00 	.word	0x40003c00

08006630 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	699a      	ldr	r2, [r3, #24]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0208 	orr.w	r2, r2, #8
 800664e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	699a      	ldr	r2, [r3, #24]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f042 0210 	orr.w	r2, r2, #16
 800665e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0201 	bic.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6812      	ldr	r2, [r2, #0]
 800667a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800667e:	f023 0303 	bic.w	r3, r3, #3
 8006682:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006692:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b04      	cmp	r3, #4
 800669e:	d014      	beq.n	80066ca <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f003 0320 	and.w	r3, r3, #32
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00f      	beq.n	80066ca <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	699a      	ldr	r2, [r3, #24]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f042 0220 	orr.w	r2, r2, #32
 80066c8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d014      	beq.n	8006700 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00f      	beq.n	8006700 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066e6:	f043 0204 	orr.w	r2, r3, #4
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	699a      	ldr	r2, [r3, #24]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066fe:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00f      	beq.n	800672a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006710:	f043 0201 	orr.w	r2, r3, #1
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	699a      	ldr	r2, [r3, #24]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006728:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00f      	beq.n	8006754 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800673a:	f043 0208 	orr.w	r2, r3, #8
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006752:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8006764:	bf00      	nop
 8006766:	3714      	adds	r7, #20
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	603b      	str	r3, [r7, #0]
 800677c:	4613      	mov	r3, r2
 800677e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006780:	e010      	b.n	80067a4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006782:	f7fb fd6d 	bl	8002260 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	429a      	cmp	r2, r3
 8006790:	d803      	bhi.n	800679a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006798:	d102      	bne.n	80067a0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e00f      	b.n	80067c4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	695a      	ldr	r2, [r3, #20]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	4013      	ands	r3, r2
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	bf0c      	ite	eq
 80067b4:	2301      	moveq	r3, #1
 80067b6:	2300      	movne	r3, #0
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	461a      	mov	r2, r3
 80067bc:	79fb      	ldrb	r3, [r7, #7]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d0df      	beq.n	8006782 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	3301      	adds	r3, #1
 80067dc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	3301      	adds	r3, #1
 80067e4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	3307      	adds	r3, #7
 80067ea:	08db      	lsrs	r3, r3, #3
 80067ec:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	fb02 f303 	mul.w	r3, r2, r3
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b082      	sub	sp, #8
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e042      	b.n	800689a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800681a:	2b00      	cmp	r3, #0
 800681c:	d106      	bne.n	800682c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7fb f9fc 	bl	8001c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2224      	movs	r2, #36	@ 0x24
 8006830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0201 	bic.w	r2, r2, #1
 8006842:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006848:	2b00      	cmp	r3, #0
 800684a:	d002      	beq.n	8006852 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 fa45 	bl	8006cdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f8c4 	bl	80069e0 <UART_SetConfig>
 8006858:	4603      	mov	r3, r0
 800685a:	2b01      	cmp	r3, #1
 800685c:	d101      	bne.n	8006862 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e01b      	b.n	800689a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006870:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006880:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0201 	orr.w	r2, r2, #1
 8006890:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fac4 	bl	8006e20 <UART_CheckIdleState>
 8006898:	4603      	mov	r3, r0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b08a      	sub	sp, #40	@ 0x28
 80068a6:	af02      	add	r7, sp, #8
 80068a8:	60f8      	str	r0, [r7, #12]
 80068aa:	60b9      	str	r1, [r7, #8]
 80068ac:	603b      	str	r3, [r7, #0]
 80068ae:	4613      	mov	r3, r2
 80068b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	f040 808b 	bne.w	80069d4 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <HAL_UART_Transmit+0x28>
 80068c4:	88fb      	ldrh	r3, [r7, #6]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d101      	bne.n	80068ce <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e083      	b.n	80069d6 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d8:	2b80      	cmp	r3, #128	@ 0x80
 80068da:	d107      	bne.n	80068ec <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068ea:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2221      	movs	r2, #33	@ 0x21
 80068f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068fc:	f7fb fcb0 	bl	8002260 <HAL_GetTick>
 8006900:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	88fa      	ldrh	r2, [r7, #6]
 8006906:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	88fa      	ldrh	r2, [r7, #6]
 800690e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800691a:	d108      	bne.n	800692e <HAL_UART_Transmit+0x8c>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d104      	bne.n	800692e <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006924:	2300      	movs	r3, #0
 8006926:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	61bb      	str	r3, [r7, #24]
 800692c:	e003      	b.n	8006936 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006936:	e030      	b.n	800699a <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	2200      	movs	r2, #0
 8006940:	2180      	movs	r1, #128	@ 0x80
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f000 fb16 	bl	8006f74 <UART_WaitOnFlagUntilTimeout>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d005      	beq.n	800695a <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2220      	movs	r2, #32
 8006952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e03d      	b.n	80069d6 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10b      	bne.n	8006978 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	461a      	mov	r2, r3
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800696e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	3302      	adds	r3, #2
 8006974:	61bb      	str	r3, [r7, #24]
 8006976:	e007      	b.n	8006988 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	781a      	ldrb	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	3301      	adds	r3, #1
 8006986:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800698e:	b29b      	uxth	r3, r3
 8006990:	3b01      	subs	r3, #1
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1c8      	bne.n	8006938 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2200      	movs	r2, #0
 80069ae:	2140      	movs	r1, #64	@ 0x40
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f000 fadf 	bl	8006f74 <UART_WaitOnFlagUntilTimeout>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d005      	beq.n	80069c8 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2220      	movs	r2, #32
 80069c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e006      	b.n	80069d6 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	e000      	b.n	80069d6 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80069d4:	2302      	movs	r3, #2
  }
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3720      	adds	r7, #32
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
	...

080069e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069e4:	b094      	sub	sp, #80	@ 0x50
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069ea:	2300      	movs	r3, #0
 80069ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f2:	689a      	ldr	r2, [r3, #8]
 80069f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	431a      	orrs	r2, r3
 80069fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	431a      	orrs	r2, r3
 8006a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a02:	69db      	ldr	r3, [r3, #28]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	498a      	ldr	r1, [pc, #552]	@ (8006c38 <UART_SetConfig+0x258>)
 8006a10:	4019      	ands	r1, r3
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a18:	430b      	orrs	r3, r1
 8006a1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a28:	68d9      	ldr	r1, [r3, #12]
 8006a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	ea40 0301 	orr.w	r3, r0, r1
 8006a32:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	4b7f      	ldr	r3, [pc, #508]	@ (8006c3c <UART_SetConfig+0x25c>)
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d004      	beq.n	8006a4e <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a46:	6a1a      	ldr	r2, [r3, #32]
 8006a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006a58:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8006a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a62:	430b      	orrs	r3, r1
 8006a64:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6c:	f023 000f 	bic.w	r0, r3, #15
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	ea40 0301 	orr.w	r3, r0, r1
 8006a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	4b6f      	ldr	r3, [pc, #444]	@ (8006c40 <UART_SetConfig+0x260>)
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d102      	bne.n	8006a8e <UART_SetConfig+0xae>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a8c:	e01a      	b.n	8006ac4 <UART_SetConfig+0xe4>
 8006a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	4b6c      	ldr	r3, [pc, #432]	@ (8006c44 <UART_SetConfig+0x264>)
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d102      	bne.n	8006a9e <UART_SetConfig+0xbe>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a9c:	e012      	b.n	8006ac4 <UART_SetConfig+0xe4>
 8006a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	4b69      	ldr	r3, [pc, #420]	@ (8006c48 <UART_SetConfig+0x268>)
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d102      	bne.n	8006aae <UART_SetConfig+0xce>
 8006aa8:	2304      	movs	r3, #4
 8006aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006aac:	e00a      	b.n	8006ac4 <UART_SetConfig+0xe4>
 8006aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	4b62      	ldr	r3, [pc, #392]	@ (8006c3c <UART_SetConfig+0x25c>)
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d103      	bne.n	8006ac0 <UART_SetConfig+0xe0>
 8006ab8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006abc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006abe:	e001      	b.n	8006ac4 <UART_SetConfig+0xe4>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	4b5c      	ldr	r3, [pc, #368]	@ (8006c3c <UART_SetConfig+0x25c>)
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d171      	bne.n	8006bb2 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006ace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	623b      	str	r3, [r7, #32]
 8006ad4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ad6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006ada:	f7fe f941 	bl	8004d60 <HAL_RCCEx_GetPeriphCLKFreq>
 8006ade:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ae0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f000 80e2 	beq.w	8006cac <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aec:	4a57      	ldr	r2, [pc, #348]	@ (8006c4c <UART_SetConfig+0x26c>)
 8006aee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006af2:	461a      	mov	r2, r3
 8006af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006afa:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	4613      	mov	r3, r2
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	4413      	add	r3, r2
 8006b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d305      	bcc.n	8006b18 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d903      	bls.n	8006b20 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006b1e:	e0c5      	b.n	8006cac <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b22:	2200      	movs	r2, #0
 8006b24:	61bb      	str	r3, [r7, #24]
 8006b26:	61fa      	str	r2, [r7, #28]
 8006b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2c:	4a47      	ldr	r2, [pc, #284]	@ (8006c4c <UART_SetConfig+0x26c>)
 8006b2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	2200      	movs	r2, #0
 8006b36:	613b      	str	r3, [r7, #16]
 8006b38:	617a      	str	r2, [r7, #20]
 8006b3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006b3e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006b42:	f7fa f8b5 	bl	8000cb0 <__aeabi_uldivmod>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4610      	mov	r0, r2
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	020b      	lsls	r3, r1, #8
 8006b58:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b5c:	0202      	lsls	r2, r0, #8
 8006b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b60:	6849      	ldr	r1, [r1, #4]
 8006b62:	0849      	lsrs	r1, r1, #1
 8006b64:	2000      	movs	r0, #0
 8006b66:	460c      	mov	r4, r1
 8006b68:	4605      	mov	r5, r0
 8006b6a:	eb12 0804 	adds.w	r8, r2, r4
 8006b6e:	eb43 0905 	adc.w	r9, r3, r5
 8006b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	60bb      	str	r3, [r7, #8]
 8006b7a:	60fa      	str	r2, [r7, #12]
 8006b7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b80:	4640      	mov	r0, r8
 8006b82:	4649      	mov	r1, r9
 8006b84:	f7fa f894 	bl	8000cb0 <__aeabi_uldivmod>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b96:	d308      	bcc.n	8006baa <UART_SetConfig+0x1ca>
 8006b98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b9e:	d204      	bcs.n	8006baa <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8006ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006ba6:	60da      	str	r2, [r3, #12]
 8006ba8:	e080      	b.n	8006cac <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006bb0:	e07c      	b.n	8006cac <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bba:	d149      	bne.n	8006c50 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	603b      	str	r3, [r7, #0]
 8006bc2:	607a      	str	r2, [r7, #4]
 8006bc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bc8:	f7fe f8ca 	bl	8004d60 <HAL_RCCEx_GetPeriphCLKFreq>
 8006bcc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d06b      	beq.n	8006cac <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8006c4c <UART_SetConfig+0x26c>)
 8006bda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bde:	461a      	mov	r2, r3
 8006be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006be2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006be6:	005a      	lsls	r2, r3, #1
 8006be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	085b      	lsrs	r3, r3, #1
 8006bee:	441a      	add	r2, r3
 8006bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bfc:	2b0f      	cmp	r3, #15
 8006bfe:	d916      	bls.n	8006c2e <UART_SetConfig+0x24e>
 8006c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c06:	d212      	bcs.n	8006c2e <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	f023 030f 	bic.w	r3, r3, #15
 8006c10:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c14:	085b      	lsrs	r3, r3, #1
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	f003 0307 	and.w	r3, r3, #7
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c20:	4313      	orrs	r3, r2
 8006c22:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006c2a:	60da      	str	r2, [r3, #12]
 8006c2c:	e03e      	b.n	8006cac <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006c34:	e03a      	b.n	8006cac <UART_SetConfig+0x2cc>
 8006c36:	bf00      	nop
 8006c38:	cfff69f3 	.word	0xcfff69f3
 8006c3c:	44002400 	.word	0x44002400
 8006c40:	40013800 	.word	0x40013800
 8006c44:	40004400 	.word	0x40004400
 8006c48:	40004800 	.word	0x40004800
 8006c4c:	0800c3ec 	.word	0x0800c3ec
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006c50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c52:	2200      	movs	r2, #0
 8006c54:	469a      	mov	sl, r3
 8006c56:	4693      	mov	fp, r2
 8006c58:	4650      	mov	r0, sl
 8006c5a:	4659      	mov	r1, fp
 8006c5c:	f7fe f880 	bl	8004d60 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c60:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006c62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d021      	beq.n	8006cac <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6c:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd8 <UART_SetConfig+0x2f8>)
 8006c6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c72:	461a      	mov	r2, r3
 8006c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c76:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	085b      	lsrs	r3, r3, #1
 8006c80:	441a      	add	r2, r3
 8006c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8e:	2b0f      	cmp	r3, #15
 8006c90:	d909      	bls.n	8006ca6 <UART_SetConfig+0x2c6>
 8006c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d205      	bcs.n	8006ca6 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	60da      	str	r2, [r3, #12]
 8006ca4:	e002      	b.n	8006cac <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006cc8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3750      	adds	r7, #80	@ 0x50
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cd6:	bf00      	nop
 8006cd8:	0800c3ec 	.word	0x0800c3ec

08006cdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	f003 0308 	and.w	r3, r3, #8
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00a      	beq.n	8006d4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d4e:	f003 0304 	and.w	r3, r3, #4
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00a      	beq.n	8006d6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d70:	f003 0310 	and.w	r3, r3, #16
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00a      	beq.n	8006d8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d92:	f003 0320 	and.w	r3, r3, #32
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00a      	beq.n	8006db0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01a      	beq.n	8006df2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dda:	d10a      	bne.n	8006df2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00a      	beq.n	8006e14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	605a      	str	r2, [r3, #4]
  }
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b098      	sub	sp, #96	@ 0x60
 8006e24:	af02      	add	r7, sp, #8
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e30:	f7fb fa16 	bl	8002260 <HAL_GetTick>
 8006e34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 0308 	and.w	r3, r3, #8
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d12f      	bne.n	8006ea4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f88e 	bl	8006f74 <UART_WaitOnFlagUntilTimeout>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d022      	beq.n	8006ea4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e84:	e841 2300 	strex	r3, r2, [r1]
 8006e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1e6      	bne.n	8006e5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e063      	b.n	8006f6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d149      	bne.n	8006f46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f857 	bl	8006f74 <UART_WaitOnFlagUntilTimeout>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d03c      	beq.n	8006f46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	e853 3f00 	ldrex	r3, [r3]
 8006ed8:	623b      	str	r3, [r7, #32]
   return(result);
 8006eda:	6a3b      	ldr	r3, [r7, #32]
 8006edc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ee0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ef0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1e6      	bne.n	8006ecc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3308      	adds	r3, #8
 8006f04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	e853 3f00 	ldrex	r3, [r3]
 8006f0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f023 0301 	bic.w	r3, r3, #1
 8006f14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3308      	adds	r3, #8
 8006f1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f1e:	61fa      	str	r2, [r7, #28]
 8006f20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f22:	69b9      	ldr	r1, [r7, #24]
 8006f24:	69fa      	ldr	r2, [r7, #28]
 8006f26:	e841 2300 	strex	r3, r2, [r1]
 8006f2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1e5      	bne.n	8006efe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e012      	b.n	8006f6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2220      	movs	r2, #32
 8006f4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2220      	movs	r2, #32
 8006f52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3758      	adds	r7, #88	@ 0x58
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	603b      	str	r3, [r7, #0]
 8006f80:	4613      	mov	r3, r2
 8006f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f84:	e04f      	b.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8c:	d04b      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f8e:	f7fb f967 	bl	8002260 <HAL_GetTick>
 8006f92:	4602      	mov	r2, r0
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	69ba      	ldr	r2, [r7, #24]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d302      	bcc.n	8006fa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e04e      	b.n	8007046 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 0304 	and.w	r3, r3, #4
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d037      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b80      	cmp	r3, #128	@ 0x80
 8006fba:	d034      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	2b40      	cmp	r3, #64	@ 0x40
 8006fc0:	d031      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	69db      	ldr	r3, [r3, #28]
 8006fc8:	f003 0308 	and.w	r3, r3, #8
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d110      	bne.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2208      	movs	r2, #8
 8006fd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f000 f838 	bl	800704e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2208      	movs	r2, #8
 8006fe2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e029      	b.n	8007046 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ffc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007000:	d111      	bne.n	8007026 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800700a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800700c:	68f8      	ldr	r0, [r7, #12]
 800700e:	f000 f81e 	bl	800704e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2220      	movs	r2, #32
 8007016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e00f      	b.n	8007046 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	4013      	ands	r3, r2
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	429a      	cmp	r2, r3
 8007034:	bf0c      	ite	eq
 8007036:	2301      	moveq	r3, #1
 8007038:	2300      	movne	r3, #0
 800703a:	b2db      	uxtb	r3, r3
 800703c:	461a      	mov	r2, r3
 800703e:	79fb      	ldrb	r3, [r7, #7]
 8007040:	429a      	cmp	r2, r3
 8007042:	d0a0      	beq.n	8006f86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3710      	adds	r7, #16
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800704e:	b480      	push	{r7}
 8007050:	b095      	sub	sp, #84	@ 0x54
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007066:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800706a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	461a      	mov	r2, r3
 8007072:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007074:	643b      	str	r3, [r7, #64]	@ 0x40
 8007076:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007078:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800707a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800707c:	e841 2300 	strex	r3, r2, [r1]
 8007080:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1e6      	bne.n	8007056 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3308      	adds	r3, #8
 800708e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	e853 3f00 	ldrex	r3, [r3]
 8007096:	61fb      	str	r3, [r7, #28]
   return(result);
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800709e:	f023 0301 	bic.w	r3, r3, #1
 80070a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	3308      	adds	r3, #8
 80070aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070b4:	e841 2300 	strex	r3, r2, [r1]
 80070b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1e3      	bne.n	8007088 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d118      	bne.n	80070fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	e853 3f00 	ldrex	r3, [r3]
 80070d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f023 0310 	bic.w	r3, r3, #16
 80070dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	461a      	mov	r2, r3
 80070e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070e6:	61bb      	str	r3, [r7, #24]
 80070e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ea:	6979      	ldr	r1, [r7, #20]
 80070ec:	69ba      	ldr	r2, [r7, #24]
 80070ee:	e841 2300 	strex	r3, r2, [r1]
 80070f2:	613b      	str	r3, [r7, #16]
   return(result);
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1e6      	bne.n	80070c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800710e:	bf00      	nop
 8007110:	3754      	adds	r7, #84	@ 0x54
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr

0800711a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800711a:	b480      	push	{r7}
 800711c:	b085      	sub	sp, #20
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007128:	2b01      	cmp	r3, #1
 800712a:	d101      	bne.n	8007130 <HAL_UARTEx_DisableFifoMode+0x16>
 800712c:	2302      	movs	r3, #2
 800712e:	e027      	b.n	8007180 <HAL_UARTEx_DisableFifoMode+0x66>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2224      	movs	r2, #36	@ 0x24
 800713c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f022 0201 	bic.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800715e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2220      	movs	r2, #32
 8007172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3714      	adds	r7, #20
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800719c:	2b01      	cmp	r3, #1
 800719e:	d101      	bne.n	80071a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071a0:	2302      	movs	r3, #2
 80071a2:	e02d      	b.n	8007200 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2224      	movs	r2, #36	@ 0x24
 80071b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f022 0201 	bic.w	r2, r2, #1
 80071ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	430a      	orrs	r2, r1
 80071de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 f84f 	bl	8007284 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68fa      	ldr	r2, [r7, #12]
 80071ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2220      	movs	r2, #32
 80071f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e02d      	b.n	800727c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2224      	movs	r2, #36	@ 0x24
 800722c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0201 	bic.w	r2, r2, #1
 8007246:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	683a      	ldr	r2, [r7, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f811 	bl	8007284 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2220      	movs	r2, #32
 800726e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007290:	2b00      	cmp	r3, #0
 8007292:	d108      	bne.n	80072a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072a4:	e031      	b.n	800730a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072a6:	2308      	movs	r3, #8
 80072a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072aa:	2308      	movs	r3, #8
 80072ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	0e5b      	lsrs	r3, r3, #25
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	f003 0307 	and.w	r3, r3, #7
 80072bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	0f5b      	lsrs	r3, r3, #29
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	f003 0307 	and.w	r3, r3, #7
 80072cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072ce:	7bbb      	ldrb	r3, [r7, #14]
 80072d0:	7b3a      	ldrb	r2, [r7, #12]
 80072d2:	4911      	ldr	r1, [pc, #68]	@ (8007318 <UARTEx_SetNbDataToProcess+0x94>)
 80072d4:	5c8a      	ldrb	r2, [r1, r2]
 80072d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80072da:	7b3a      	ldrb	r2, [r7, #12]
 80072dc:	490f      	ldr	r1, [pc, #60]	@ (800731c <UARTEx_SetNbDataToProcess+0x98>)
 80072de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ec:	7bfb      	ldrb	r3, [r7, #15]
 80072ee:	7b7a      	ldrb	r2, [r7, #13]
 80072f0:	4909      	ldr	r1, [pc, #36]	@ (8007318 <UARTEx_SetNbDataToProcess+0x94>)
 80072f2:	5c8a      	ldrb	r2, [r1, r2]
 80072f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80072f8:	7b7a      	ldrb	r2, [r7, #13]
 80072fa:	4908      	ldr	r1, [pc, #32]	@ (800731c <UARTEx_SetNbDataToProcess+0x98>)
 80072fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8007302:	b29a      	uxth	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800730a:	bf00      	nop
 800730c:	3714      	adds	r7, #20
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	0800c404 	.word	0x0800c404
 800731c:	0800c40c 	.word	0x0800c40c

08007320 <__cvt>:
 8007320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	ec57 6b10 	vmov	r6, r7, d0
 8007328:	2f00      	cmp	r7, #0
 800732a:	460c      	mov	r4, r1
 800732c:	4619      	mov	r1, r3
 800732e:	463b      	mov	r3, r7
 8007330:	bfb4      	ite	lt
 8007332:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007336:	2300      	movge	r3, #0
 8007338:	4691      	mov	r9, r2
 800733a:	bfbf      	itttt	lt
 800733c:	4632      	movlt	r2, r6
 800733e:	461f      	movlt	r7, r3
 8007340:	232d      	movlt	r3, #45	@ 0x2d
 8007342:	4616      	movlt	r6, r2
 8007344:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007348:	700b      	strb	r3, [r1, #0]
 800734a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800734c:	f023 0820 	bic.w	r8, r3, #32
 8007350:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007354:	d005      	beq.n	8007362 <__cvt+0x42>
 8007356:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800735a:	d100      	bne.n	800735e <__cvt+0x3e>
 800735c:	3401      	adds	r4, #1
 800735e:	2102      	movs	r1, #2
 8007360:	e000      	b.n	8007364 <__cvt+0x44>
 8007362:	2103      	movs	r1, #3
 8007364:	ab03      	add	r3, sp, #12
 8007366:	4622      	mov	r2, r4
 8007368:	9301      	str	r3, [sp, #4]
 800736a:	ab02      	add	r3, sp, #8
 800736c:	ec47 6b10 	vmov	d0, r6, r7
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	4653      	mov	r3, sl
 8007374:	f001 f98c 	bl	8008690 <_dtoa_r>
 8007378:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800737c:	4605      	mov	r5, r0
 800737e:	d119      	bne.n	80073b4 <__cvt+0x94>
 8007380:	f019 0f01 	tst.w	r9, #1
 8007384:	d00e      	beq.n	80073a4 <__cvt+0x84>
 8007386:	eb00 0904 	add.w	r9, r0, r4
 800738a:	2200      	movs	r2, #0
 800738c:	2300      	movs	r3, #0
 800738e:	4630      	mov	r0, r6
 8007390:	4639      	mov	r1, r7
 8007392:	f7f9 fbad 	bl	8000af0 <__aeabi_dcmpeq>
 8007396:	b108      	cbz	r0, 800739c <__cvt+0x7c>
 8007398:	f8cd 900c 	str.w	r9, [sp, #12]
 800739c:	2230      	movs	r2, #48	@ 0x30
 800739e:	9b03      	ldr	r3, [sp, #12]
 80073a0:	454b      	cmp	r3, r9
 80073a2:	d31e      	bcc.n	80073e2 <__cvt+0xc2>
 80073a4:	9b03      	ldr	r3, [sp, #12]
 80073a6:	4628      	mov	r0, r5
 80073a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073aa:	1b5b      	subs	r3, r3, r5
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	b004      	add	sp, #16
 80073b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073b8:	eb00 0904 	add.w	r9, r0, r4
 80073bc:	d1e5      	bne.n	800738a <__cvt+0x6a>
 80073be:	7803      	ldrb	r3, [r0, #0]
 80073c0:	2b30      	cmp	r3, #48	@ 0x30
 80073c2:	d10a      	bne.n	80073da <__cvt+0xba>
 80073c4:	2200      	movs	r2, #0
 80073c6:	2300      	movs	r3, #0
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f9 fb90 	bl	8000af0 <__aeabi_dcmpeq>
 80073d0:	b918      	cbnz	r0, 80073da <__cvt+0xba>
 80073d2:	f1c4 0401 	rsb	r4, r4, #1
 80073d6:	f8ca 4000 	str.w	r4, [sl]
 80073da:	f8da 3000 	ldr.w	r3, [sl]
 80073de:	4499      	add	r9, r3
 80073e0:	e7d3      	b.n	800738a <__cvt+0x6a>
 80073e2:	1c59      	adds	r1, r3, #1
 80073e4:	9103      	str	r1, [sp, #12]
 80073e6:	701a      	strb	r2, [r3, #0]
 80073e8:	e7d9      	b.n	800739e <__cvt+0x7e>

080073ea <__exponent>:
 80073ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073ec:	2900      	cmp	r1, #0
 80073ee:	7002      	strb	r2, [r0, #0]
 80073f0:	bfba      	itte	lt
 80073f2:	4249      	neglt	r1, r1
 80073f4:	232d      	movlt	r3, #45	@ 0x2d
 80073f6:	232b      	movge	r3, #43	@ 0x2b
 80073f8:	2909      	cmp	r1, #9
 80073fa:	7043      	strb	r3, [r0, #1]
 80073fc:	dd28      	ble.n	8007450 <__exponent+0x66>
 80073fe:	f10d 0307 	add.w	r3, sp, #7
 8007402:	270a      	movs	r7, #10
 8007404:	461d      	mov	r5, r3
 8007406:	461a      	mov	r2, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	fbb1 f6f7 	udiv	r6, r1, r7
 800740e:	fb07 1416 	mls	r4, r7, r6, r1
 8007412:	3430      	adds	r4, #48	@ 0x30
 8007414:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007418:	460c      	mov	r4, r1
 800741a:	4631      	mov	r1, r6
 800741c:	2c63      	cmp	r4, #99	@ 0x63
 800741e:	dcf2      	bgt.n	8007406 <__exponent+0x1c>
 8007420:	3130      	adds	r1, #48	@ 0x30
 8007422:	1e94      	subs	r4, r2, #2
 8007424:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007428:	1c41      	adds	r1, r0, #1
 800742a:	4623      	mov	r3, r4
 800742c:	42ab      	cmp	r3, r5
 800742e:	d30a      	bcc.n	8007446 <__exponent+0x5c>
 8007430:	f10d 0309 	add.w	r3, sp, #9
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	42ac      	cmp	r4, r5
 8007438:	bf88      	it	hi
 800743a:	2300      	movhi	r3, #0
 800743c:	3302      	adds	r3, #2
 800743e:	4403      	add	r3, r0
 8007440:	1a18      	subs	r0, r3, r0
 8007442:	b003      	add	sp, #12
 8007444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007446:	f813 6b01 	ldrb.w	r6, [r3], #1
 800744a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800744e:	e7ed      	b.n	800742c <__exponent+0x42>
 8007450:	2330      	movs	r3, #48	@ 0x30
 8007452:	3130      	adds	r1, #48	@ 0x30
 8007454:	7083      	strb	r3, [r0, #2]
 8007456:	1d03      	adds	r3, r0, #4
 8007458:	70c1      	strb	r1, [r0, #3]
 800745a:	e7f1      	b.n	8007440 <__exponent+0x56>

0800745c <_printf_float>:
 800745c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007460:	b08d      	sub	sp, #52	@ 0x34
 8007462:	460c      	mov	r4, r1
 8007464:	4616      	mov	r6, r2
 8007466:	461f      	mov	r7, r3
 8007468:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800746c:	4605      	mov	r5, r0
 800746e:	f000 fff5 	bl	800845c <_localeconv_r>
 8007472:	6803      	ldr	r3, [r0, #0]
 8007474:	4618      	mov	r0, r3
 8007476:	9304      	str	r3, [sp, #16]
 8007478:	f7f8 ff0e 	bl	8000298 <strlen>
 800747c:	2300      	movs	r3, #0
 800747e:	9005      	str	r0, [sp, #20]
 8007480:	930a      	str	r3, [sp, #40]	@ 0x28
 8007482:	f8d8 3000 	ldr.w	r3, [r8]
 8007486:	f894 a018 	ldrb.w	sl, [r4, #24]
 800748a:	3307      	adds	r3, #7
 800748c:	f8d4 b000 	ldr.w	fp, [r4]
 8007490:	f023 0307 	bic.w	r3, r3, #7
 8007494:	f103 0208 	add.w	r2, r3, #8
 8007498:	f8c8 2000 	str.w	r2, [r8]
 800749c:	f04f 32ff 	mov.w	r2, #4294967295
 80074a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80074a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80074ac:	9307      	str	r3, [sp, #28]
 80074ae:	4b9d      	ldr	r3, [pc, #628]	@ (8007724 <_printf_float+0x2c8>)
 80074b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074b4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80074b8:	f7f9 fb4c 	bl	8000b54 <__aeabi_dcmpun>
 80074bc:	bb70      	cbnz	r0, 800751c <_printf_float+0xc0>
 80074be:	f04f 32ff 	mov.w	r2, #4294967295
 80074c2:	4b98      	ldr	r3, [pc, #608]	@ (8007724 <_printf_float+0x2c8>)
 80074c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074c8:	f7f9 fb26 	bl	8000b18 <__aeabi_dcmple>
 80074cc:	bb30      	cbnz	r0, 800751c <_printf_float+0xc0>
 80074ce:	2200      	movs	r2, #0
 80074d0:	2300      	movs	r3, #0
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	f7f9 fb15 	bl	8000b04 <__aeabi_dcmplt>
 80074da:	b110      	cbz	r0, 80074e2 <_printf_float+0x86>
 80074dc:	232d      	movs	r3, #45	@ 0x2d
 80074de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074e2:	4a91      	ldr	r2, [pc, #580]	@ (8007728 <_printf_float+0x2cc>)
 80074e4:	4b91      	ldr	r3, [pc, #580]	@ (800772c <_printf_float+0x2d0>)
 80074e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80074ea:	bf94      	ite	ls
 80074ec:	4690      	movls	r8, r2
 80074ee:	4698      	movhi	r8, r3
 80074f0:	2303      	movs	r3, #3
 80074f2:	f04f 0900 	mov.w	r9, #0
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	f02b 0304 	bic.w	r3, fp, #4
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	4633      	mov	r3, r6
 8007500:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007502:	4621      	mov	r1, r4
 8007504:	4628      	mov	r0, r5
 8007506:	9700      	str	r7, [sp, #0]
 8007508:	f000 f9d2 	bl	80078b0 <_printf_common>
 800750c:	3001      	adds	r0, #1
 800750e:	f040 808d 	bne.w	800762c <_printf_float+0x1d0>
 8007512:	f04f 30ff 	mov.w	r0, #4294967295
 8007516:	b00d      	add	sp, #52	@ 0x34
 8007518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751c:	4642      	mov	r2, r8
 800751e:	464b      	mov	r3, r9
 8007520:	4640      	mov	r0, r8
 8007522:	4649      	mov	r1, r9
 8007524:	f7f9 fb16 	bl	8000b54 <__aeabi_dcmpun>
 8007528:	b140      	cbz	r0, 800753c <_printf_float+0xe0>
 800752a:	464b      	mov	r3, r9
 800752c:	4a80      	ldr	r2, [pc, #512]	@ (8007730 <_printf_float+0x2d4>)
 800752e:	2b00      	cmp	r3, #0
 8007530:	bfbc      	itt	lt
 8007532:	232d      	movlt	r3, #45	@ 0x2d
 8007534:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007538:	4b7e      	ldr	r3, [pc, #504]	@ (8007734 <_printf_float+0x2d8>)
 800753a:	e7d4      	b.n	80074e6 <_printf_float+0x8a>
 800753c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007540:	6863      	ldr	r3, [r4, #4]
 8007542:	9206      	str	r2, [sp, #24]
 8007544:	1c5a      	adds	r2, r3, #1
 8007546:	d13b      	bne.n	80075c0 <_printf_float+0x164>
 8007548:	2306      	movs	r3, #6
 800754a:	6063      	str	r3, [r4, #4]
 800754c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007550:	2300      	movs	r3, #0
 8007552:	4628      	mov	r0, r5
 8007554:	6022      	str	r2, [r4, #0]
 8007556:	9303      	str	r3, [sp, #12]
 8007558:	ab0a      	add	r3, sp, #40	@ 0x28
 800755a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800755e:	ab09      	add	r3, sp, #36	@ 0x24
 8007560:	ec49 8b10 	vmov	d0, r8, r9
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800756a:	6861      	ldr	r1, [r4, #4]
 800756c:	f7ff fed8 	bl	8007320 <__cvt>
 8007570:	9b06      	ldr	r3, [sp, #24]
 8007572:	4680      	mov	r8, r0
 8007574:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007576:	2b47      	cmp	r3, #71	@ 0x47
 8007578:	d129      	bne.n	80075ce <_printf_float+0x172>
 800757a:	1cc8      	adds	r0, r1, #3
 800757c:	db02      	blt.n	8007584 <_printf_float+0x128>
 800757e:	6863      	ldr	r3, [r4, #4]
 8007580:	4299      	cmp	r1, r3
 8007582:	dd41      	ble.n	8007608 <_printf_float+0x1ac>
 8007584:	f1aa 0a02 	sub.w	sl, sl, #2
 8007588:	fa5f fa8a 	uxtb.w	sl, sl
 800758c:	3901      	subs	r1, #1
 800758e:	4652      	mov	r2, sl
 8007590:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007594:	9109      	str	r1, [sp, #36]	@ 0x24
 8007596:	f7ff ff28 	bl	80073ea <__exponent>
 800759a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800759c:	4681      	mov	r9, r0
 800759e:	1813      	adds	r3, r2, r0
 80075a0:	2a01      	cmp	r2, #1
 80075a2:	6123      	str	r3, [r4, #16]
 80075a4:	dc02      	bgt.n	80075ac <_printf_float+0x150>
 80075a6:	6822      	ldr	r2, [r4, #0]
 80075a8:	07d2      	lsls	r2, r2, #31
 80075aa:	d501      	bpl.n	80075b0 <_printf_float+0x154>
 80075ac:	3301      	adds	r3, #1
 80075ae:	6123      	str	r3, [r4, #16]
 80075b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d0a2      	beq.n	80074fe <_printf_float+0xa2>
 80075b8:	232d      	movs	r3, #45	@ 0x2d
 80075ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075be:	e79e      	b.n	80074fe <_printf_float+0xa2>
 80075c0:	9a06      	ldr	r2, [sp, #24]
 80075c2:	2a47      	cmp	r2, #71	@ 0x47
 80075c4:	d1c2      	bne.n	800754c <_printf_float+0xf0>
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1c0      	bne.n	800754c <_printf_float+0xf0>
 80075ca:	2301      	movs	r3, #1
 80075cc:	e7bd      	b.n	800754a <_printf_float+0xee>
 80075ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80075d2:	d9db      	bls.n	800758c <_printf_float+0x130>
 80075d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80075d8:	d118      	bne.n	800760c <_printf_float+0x1b0>
 80075da:	2900      	cmp	r1, #0
 80075dc:	6863      	ldr	r3, [r4, #4]
 80075de:	dd0b      	ble.n	80075f8 <_printf_float+0x19c>
 80075e0:	6121      	str	r1, [r4, #16]
 80075e2:	b913      	cbnz	r3, 80075ea <_printf_float+0x18e>
 80075e4:	6822      	ldr	r2, [r4, #0]
 80075e6:	07d0      	lsls	r0, r2, #31
 80075e8:	d502      	bpl.n	80075f0 <_printf_float+0x194>
 80075ea:	3301      	adds	r3, #1
 80075ec:	440b      	add	r3, r1
 80075ee:	6123      	str	r3, [r4, #16]
 80075f0:	f04f 0900 	mov.w	r9, #0
 80075f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80075f6:	e7db      	b.n	80075b0 <_printf_float+0x154>
 80075f8:	b913      	cbnz	r3, 8007600 <_printf_float+0x1a4>
 80075fa:	6822      	ldr	r2, [r4, #0]
 80075fc:	07d2      	lsls	r2, r2, #31
 80075fe:	d501      	bpl.n	8007604 <_printf_float+0x1a8>
 8007600:	3302      	adds	r3, #2
 8007602:	e7f4      	b.n	80075ee <_printf_float+0x192>
 8007604:	2301      	movs	r3, #1
 8007606:	e7f2      	b.n	80075ee <_printf_float+0x192>
 8007608:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800760c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800760e:	4299      	cmp	r1, r3
 8007610:	db05      	blt.n	800761e <_printf_float+0x1c2>
 8007612:	6823      	ldr	r3, [r4, #0]
 8007614:	6121      	str	r1, [r4, #16]
 8007616:	07d8      	lsls	r0, r3, #31
 8007618:	d5ea      	bpl.n	80075f0 <_printf_float+0x194>
 800761a:	1c4b      	adds	r3, r1, #1
 800761c:	e7e7      	b.n	80075ee <_printf_float+0x192>
 800761e:	2900      	cmp	r1, #0
 8007620:	bfd4      	ite	le
 8007622:	f1c1 0202 	rsble	r2, r1, #2
 8007626:	2201      	movgt	r2, #1
 8007628:	4413      	add	r3, r2
 800762a:	e7e0      	b.n	80075ee <_printf_float+0x192>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	055a      	lsls	r2, r3, #21
 8007630:	d407      	bmi.n	8007642 <_printf_float+0x1e6>
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	4642      	mov	r2, r8
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	d12b      	bne.n	8007698 <_printf_float+0x23c>
 8007640:	e767      	b.n	8007512 <_printf_float+0xb6>
 8007642:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007646:	f240 80dd 	bls.w	8007804 <_printf_float+0x3a8>
 800764a:	2200      	movs	r2, #0
 800764c:	2300      	movs	r3, #0
 800764e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007652:	f7f9 fa4d 	bl	8000af0 <__aeabi_dcmpeq>
 8007656:	2800      	cmp	r0, #0
 8007658:	d033      	beq.n	80076c2 <_printf_float+0x266>
 800765a:	2301      	movs	r3, #1
 800765c:	4a36      	ldr	r2, [pc, #216]	@ (8007738 <_printf_float+0x2dc>)
 800765e:	4631      	mov	r1, r6
 8007660:	4628      	mov	r0, r5
 8007662:	47b8      	blx	r7
 8007664:	3001      	adds	r0, #1
 8007666:	f43f af54 	beq.w	8007512 <_printf_float+0xb6>
 800766a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800766e:	4543      	cmp	r3, r8
 8007670:	db02      	blt.n	8007678 <_printf_float+0x21c>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	07d8      	lsls	r0, r3, #31
 8007676:	d50f      	bpl.n	8007698 <_printf_float+0x23c>
 8007678:	4631      	mov	r1, r6
 800767a:	4628      	mov	r0, r5
 800767c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007680:	47b8      	blx	r7
 8007682:	3001      	adds	r0, #1
 8007684:	f43f af45 	beq.w	8007512 <_printf_float+0xb6>
 8007688:	f04f 0900 	mov.w	r9, #0
 800768c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007690:	f104 0a1a 	add.w	sl, r4, #26
 8007694:	45c8      	cmp	r8, r9
 8007696:	dc09      	bgt.n	80076ac <_printf_float+0x250>
 8007698:	6823      	ldr	r3, [r4, #0]
 800769a:	079b      	lsls	r3, r3, #30
 800769c:	f100 8103 	bmi.w	80078a6 <_printf_float+0x44a>
 80076a0:	68e0      	ldr	r0, [r4, #12]
 80076a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076a4:	4298      	cmp	r0, r3
 80076a6:	bfb8      	it	lt
 80076a8:	4618      	movlt	r0, r3
 80076aa:	e734      	b.n	8007516 <_printf_float+0xba>
 80076ac:	2301      	movs	r3, #1
 80076ae:	4652      	mov	r2, sl
 80076b0:	4631      	mov	r1, r6
 80076b2:	4628      	mov	r0, r5
 80076b4:	47b8      	blx	r7
 80076b6:	3001      	adds	r0, #1
 80076b8:	f43f af2b 	beq.w	8007512 <_printf_float+0xb6>
 80076bc:	f109 0901 	add.w	r9, r9, #1
 80076c0:	e7e8      	b.n	8007694 <_printf_float+0x238>
 80076c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	dc39      	bgt.n	800773c <_printf_float+0x2e0>
 80076c8:	2301      	movs	r3, #1
 80076ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007738 <_printf_float+0x2dc>)
 80076cc:	4631      	mov	r1, r6
 80076ce:	4628      	mov	r0, r5
 80076d0:	47b8      	blx	r7
 80076d2:	3001      	adds	r0, #1
 80076d4:	f43f af1d 	beq.w	8007512 <_printf_float+0xb6>
 80076d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80076dc:	ea59 0303 	orrs.w	r3, r9, r3
 80076e0:	d102      	bne.n	80076e8 <_printf_float+0x28c>
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	07d9      	lsls	r1, r3, #31
 80076e6:	d5d7      	bpl.n	8007698 <_printf_float+0x23c>
 80076e8:	4631      	mov	r1, r6
 80076ea:	4628      	mov	r0, r5
 80076ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076f0:	47b8      	blx	r7
 80076f2:	3001      	adds	r0, #1
 80076f4:	f43f af0d 	beq.w	8007512 <_printf_float+0xb6>
 80076f8:	f04f 0a00 	mov.w	sl, #0
 80076fc:	f104 0b1a 	add.w	fp, r4, #26
 8007700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007702:	425b      	negs	r3, r3
 8007704:	4553      	cmp	r3, sl
 8007706:	dc01      	bgt.n	800770c <_printf_float+0x2b0>
 8007708:	464b      	mov	r3, r9
 800770a:	e793      	b.n	8007634 <_printf_float+0x1d8>
 800770c:	2301      	movs	r3, #1
 800770e:	465a      	mov	r2, fp
 8007710:	4631      	mov	r1, r6
 8007712:	4628      	mov	r0, r5
 8007714:	47b8      	blx	r7
 8007716:	3001      	adds	r0, #1
 8007718:	f43f aefb 	beq.w	8007512 <_printf_float+0xb6>
 800771c:	f10a 0a01 	add.w	sl, sl, #1
 8007720:	e7ee      	b.n	8007700 <_printf_float+0x2a4>
 8007722:	bf00      	nop
 8007724:	7fefffff 	.word	0x7fefffff
 8007728:	0800c414 	.word	0x0800c414
 800772c:	0800c418 	.word	0x0800c418
 8007730:	0800c41c 	.word	0x0800c41c
 8007734:	0800c420 	.word	0x0800c420
 8007738:	0800c424 	.word	0x0800c424
 800773c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800773e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007742:	4553      	cmp	r3, sl
 8007744:	bfa8      	it	ge
 8007746:	4653      	movge	r3, sl
 8007748:	2b00      	cmp	r3, #0
 800774a:	4699      	mov	r9, r3
 800774c:	dc36      	bgt.n	80077bc <_printf_float+0x360>
 800774e:	f04f 0b00 	mov.w	fp, #0
 8007752:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007756:	f104 021a 	add.w	r2, r4, #26
 800775a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800775c:	9306      	str	r3, [sp, #24]
 800775e:	eba3 0309 	sub.w	r3, r3, r9
 8007762:	455b      	cmp	r3, fp
 8007764:	dc31      	bgt.n	80077ca <_printf_float+0x36e>
 8007766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007768:	459a      	cmp	sl, r3
 800776a:	dc3a      	bgt.n	80077e2 <_printf_float+0x386>
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	07da      	lsls	r2, r3, #31
 8007770:	d437      	bmi.n	80077e2 <_printf_float+0x386>
 8007772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007774:	ebaa 0903 	sub.w	r9, sl, r3
 8007778:	9b06      	ldr	r3, [sp, #24]
 800777a:	ebaa 0303 	sub.w	r3, sl, r3
 800777e:	4599      	cmp	r9, r3
 8007780:	bfa8      	it	ge
 8007782:	4699      	movge	r9, r3
 8007784:	f1b9 0f00 	cmp.w	r9, #0
 8007788:	dc33      	bgt.n	80077f2 <_printf_float+0x396>
 800778a:	f04f 0800 	mov.w	r8, #0
 800778e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007792:	f104 0b1a 	add.w	fp, r4, #26
 8007796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007798:	ebaa 0303 	sub.w	r3, sl, r3
 800779c:	eba3 0309 	sub.w	r3, r3, r9
 80077a0:	4543      	cmp	r3, r8
 80077a2:	f77f af79 	ble.w	8007698 <_printf_float+0x23c>
 80077a6:	2301      	movs	r3, #1
 80077a8:	465a      	mov	r2, fp
 80077aa:	4631      	mov	r1, r6
 80077ac:	4628      	mov	r0, r5
 80077ae:	47b8      	blx	r7
 80077b0:	3001      	adds	r0, #1
 80077b2:	f43f aeae 	beq.w	8007512 <_printf_float+0xb6>
 80077b6:	f108 0801 	add.w	r8, r8, #1
 80077ba:	e7ec      	b.n	8007796 <_printf_float+0x33a>
 80077bc:	4642      	mov	r2, r8
 80077be:	4631      	mov	r1, r6
 80077c0:	4628      	mov	r0, r5
 80077c2:	47b8      	blx	r7
 80077c4:	3001      	adds	r0, #1
 80077c6:	d1c2      	bne.n	800774e <_printf_float+0x2f2>
 80077c8:	e6a3      	b.n	8007512 <_printf_float+0xb6>
 80077ca:	2301      	movs	r3, #1
 80077cc:	4631      	mov	r1, r6
 80077ce:	4628      	mov	r0, r5
 80077d0:	9206      	str	r2, [sp, #24]
 80077d2:	47b8      	blx	r7
 80077d4:	3001      	adds	r0, #1
 80077d6:	f43f ae9c 	beq.w	8007512 <_printf_float+0xb6>
 80077da:	f10b 0b01 	add.w	fp, fp, #1
 80077de:	9a06      	ldr	r2, [sp, #24]
 80077e0:	e7bb      	b.n	800775a <_printf_float+0x2fe>
 80077e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077e6:	4631      	mov	r1, r6
 80077e8:	4628      	mov	r0, r5
 80077ea:	47b8      	blx	r7
 80077ec:	3001      	adds	r0, #1
 80077ee:	d1c0      	bne.n	8007772 <_printf_float+0x316>
 80077f0:	e68f      	b.n	8007512 <_printf_float+0xb6>
 80077f2:	9a06      	ldr	r2, [sp, #24]
 80077f4:	464b      	mov	r3, r9
 80077f6:	4631      	mov	r1, r6
 80077f8:	4628      	mov	r0, r5
 80077fa:	4442      	add	r2, r8
 80077fc:	47b8      	blx	r7
 80077fe:	3001      	adds	r0, #1
 8007800:	d1c3      	bne.n	800778a <_printf_float+0x32e>
 8007802:	e686      	b.n	8007512 <_printf_float+0xb6>
 8007804:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007808:	f1ba 0f01 	cmp.w	sl, #1
 800780c:	dc01      	bgt.n	8007812 <_printf_float+0x3b6>
 800780e:	07db      	lsls	r3, r3, #31
 8007810:	d536      	bpl.n	8007880 <_printf_float+0x424>
 8007812:	2301      	movs	r3, #1
 8007814:	4642      	mov	r2, r8
 8007816:	4631      	mov	r1, r6
 8007818:	4628      	mov	r0, r5
 800781a:	47b8      	blx	r7
 800781c:	3001      	adds	r0, #1
 800781e:	f43f ae78 	beq.w	8007512 <_printf_float+0xb6>
 8007822:	4631      	mov	r1, r6
 8007824:	4628      	mov	r0, r5
 8007826:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800782a:	47b8      	blx	r7
 800782c:	3001      	adds	r0, #1
 800782e:	f43f ae70 	beq.w	8007512 <_printf_float+0xb6>
 8007832:	2200      	movs	r2, #0
 8007834:	2300      	movs	r3, #0
 8007836:	f10a 3aff 	add.w	sl, sl, #4294967295
 800783a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800783e:	f7f9 f957 	bl	8000af0 <__aeabi_dcmpeq>
 8007842:	b9c0      	cbnz	r0, 8007876 <_printf_float+0x41a>
 8007844:	4653      	mov	r3, sl
 8007846:	f108 0201 	add.w	r2, r8, #1
 800784a:	4631      	mov	r1, r6
 800784c:	4628      	mov	r0, r5
 800784e:	47b8      	blx	r7
 8007850:	3001      	adds	r0, #1
 8007852:	d10c      	bne.n	800786e <_printf_float+0x412>
 8007854:	e65d      	b.n	8007512 <_printf_float+0xb6>
 8007856:	2301      	movs	r3, #1
 8007858:	465a      	mov	r2, fp
 800785a:	4631      	mov	r1, r6
 800785c:	4628      	mov	r0, r5
 800785e:	47b8      	blx	r7
 8007860:	3001      	adds	r0, #1
 8007862:	f43f ae56 	beq.w	8007512 <_printf_float+0xb6>
 8007866:	f108 0801 	add.w	r8, r8, #1
 800786a:	45d0      	cmp	r8, sl
 800786c:	dbf3      	blt.n	8007856 <_printf_float+0x3fa>
 800786e:	464b      	mov	r3, r9
 8007870:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007874:	e6df      	b.n	8007636 <_printf_float+0x1da>
 8007876:	f04f 0800 	mov.w	r8, #0
 800787a:	f104 0b1a 	add.w	fp, r4, #26
 800787e:	e7f4      	b.n	800786a <_printf_float+0x40e>
 8007880:	2301      	movs	r3, #1
 8007882:	4642      	mov	r2, r8
 8007884:	e7e1      	b.n	800784a <_printf_float+0x3ee>
 8007886:	2301      	movs	r3, #1
 8007888:	464a      	mov	r2, r9
 800788a:	4631      	mov	r1, r6
 800788c:	4628      	mov	r0, r5
 800788e:	47b8      	blx	r7
 8007890:	3001      	adds	r0, #1
 8007892:	f43f ae3e 	beq.w	8007512 <_printf_float+0xb6>
 8007896:	f108 0801 	add.w	r8, r8, #1
 800789a:	68e3      	ldr	r3, [r4, #12]
 800789c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800789e:	1a5b      	subs	r3, r3, r1
 80078a0:	4543      	cmp	r3, r8
 80078a2:	dcf0      	bgt.n	8007886 <_printf_float+0x42a>
 80078a4:	e6fc      	b.n	80076a0 <_printf_float+0x244>
 80078a6:	f04f 0800 	mov.w	r8, #0
 80078aa:	f104 0919 	add.w	r9, r4, #25
 80078ae:	e7f4      	b.n	800789a <_printf_float+0x43e>

080078b0 <_printf_common>:
 80078b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b4:	4616      	mov	r6, r2
 80078b6:	4698      	mov	r8, r3
 80078b8:	688a      	ldr	r2, [r1, #8]
 80078ba:	4607      	mov	r7, r0
 80078bc:	690b      	ldr	r3, [r1, #16]
 80078be:	460c      	mov	r4, r1
 80078c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078c4:	4293      	cmp	r3, r2
 80078c6:	bfb8      	it	lt
 80078c8:	4613      	movlt	r3, r2
 80078ca:	6033      	str	r3, [r6, #0]
 80078cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80078d0:	b10a      	cbz	r2, 80078d6 <_printf_common+0x26>
 80078d2:	3301      	adds	r3, #1
 80078d4:	6033      	str	r3, [r6, #0]
 80078d6:	6823      	ldr	r3, [r4, #0]
 80078d8:	0699      	lsls	r1, r3, #26
 80078da:	bf42      	ittt	mi
 80078dc:	6833      	ldrmi	r3, [r6, #0]
 80078de:	3302      	addmi	r3, #2
 80078e0:	6033      	strmi	r3, [r6, #0]
 80078e2:	6825      	ldr	r5, [r4, #0]
 80078e4:	f015 0506 	ands.w	r5, r5, #6
 80078e8:	d106      	bne.n	80078f8 <_printf_common+0x48>
 80078ea:	f104 0a19 	add.w	sl, r4, #25
 80078ee:	68e3      	ldr	r3, [r4, #12]
 80078f0:	6832      	ldr	r2, [r6, #0]
 80078f2:	1a9b      	subs	r3, r3, r2
 80078f4:	42ab      	cmp	r3, r5
 80078f6:	dc2b      	bgt.n	8007950 <_printf_common+0xa0>
 80078f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80078fc:	6822      	ldr	r2, [r4, #0]
 80078fe:	3b00      	subs	r3, #0
 8007900:	bf18      	it	ne
 8007902:	2301      	movne	r3, #1
 8007904:	0692      	lsls	r2, r2, #26
 8007906:	d430      	bmi.n	800796a <_printf_common+0xba>
 8007908:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800790c:	4641      	mov	r1, r8
 800790e:	4638      	mov	r0, r7
 8007910:	47c8      	blx	r9
 8007912:	3001      	adds	r0, #1
 8007914:	d023      	beq.n	800795e <_printf_common+0xae>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	341a      	adds	r4, #26
 800791a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800791e:	f003 0306 	and.w	r3, r3, #6
 8007922:	2b04      	cmp	r3, #4
 8007924:	bf0a      	itet	eq
 8007926:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800792a:	2500      	movne	r5, #0
 800792c:	6833      	ldreq	r3, [r6, #0]
 800792e:	f04f 0600 	mov.w	r6, #0
 8007932:	bf08      	it	eq
 8007934:	1aed      	subeq	r5, r5, r3
 8007936:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800793a:	bf08      	it	eq
 800793c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007940:	4293      	cmp	r3, r2
 8007942:	bfc4      	itt	gt
 8007944:	1a9b      	subgt	r3, r3, r2
 8007946:	18ed      	addgt	r5, r5, r3
 8007948:	42b5      	cmp	r5, r6
 800794a:	d11a      	bne.n	8007982 <_printf_common+0xd2>
 800794c:	2000      	movs	r0, #0
 800794e:	e008      	b.n	8007962 <_printf_common+0xb2>
 8007950:	2301      	movs	r3, #1
 8007952:	4652      	mov	r2, sl
 8007954:	4641      	mov	r1, r8
 8007956:	4638      	mov	r0, r7
 8007958:	47c8      	blx	r9
 800795a:	3001      	adds	r0, #1
 800795c:	d103      	bne.n	8007966 <_printf_common+0xb6>
 800795e:	f04f 30ff 	mov.w	r0, #4294967295
 8007962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007966:	3501      	adds	r5, #1
 8007968:	e7c1      	b.n	80078ee <_printf_common+0x3e>
 800796a:	18e1      	adds	r1, r4, r3
 800796c:	1c5a      	adds	r2, r3, #1
 800796e:	2030      	movs	r0, #48	@ 0x30
 8007970:	3302      	adds	r3, #2
 8007972:	4422      	add	r2, r4
 8007974:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800797c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007980:	e7c2      	b.n	8007908 <_printf_common+0x58>
 8007982:	2301      	movs	r3, #1
 8007984:	4622      	mov	r2, r4
 8007986:	4641      	mov	r1, r8
 8007988:	4638      	mov	r0, r7
 800798a:	47c8      	blx	r9
 800798c:	3001      	adds	r0, #1
 800798e:	d0e6      	beq.n	800795e <_printf_common+0xae>
 8007990:	3601      	adds	r6, #1
 8007992:	e7d9      	b.n	8007948 <_printf_common+0x98>

08007994 <_printf_i>:
 8007994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007998:	7e0f      	ldrb	r7, [r1, #24]
 800799a:	4691      	mov	r9, r2
 800799c:	4680      	mov	r8, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	2f78      	cmp	r7, #120	@ 0x78
 80079a2:	469a      	mov	sl, r3
 80079a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079aa:	d807      	bhi.n	80079bc <_printf_i+0x28>
 80079ac:	2f62      	cmp	r7, #98	@ 0x62
 80079ae:	d80a      	bhi.n	80079c6 <_printf_i+0x32>
 80079b0:	2f00      	cmp	r7, #0
 80079b2:	f000 80d2 	beq.w	8007b5a <_printf_i+0x1c6>
 80079b6:	2f58      	cmp	r7, #88	@ 0x58
 80079b8:	f000 80b9 	beq.w	8007b2e <_printf_i+0x19a>
 80079bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079c4:	e03a      	b.n	8007a3c <_printf_i+0xa8>
 80079c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079ca:	2b15      	cmp	r3, #21
 80079cc:	d8f6      	bhi.n	80079bc <_printf_i+0x28>
 80079ce:	a101      	add	r1, pc, #4	@ (adr r1, 80079d4 <_printf_i+0x40>)
 80079d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079d4:	08007a2d 	.word	0x08007a2d
 80079d8:	08007a41 	.word	0x08007a41
 80079dc:	080079bd 	.word	0x080079bd
 80079e0:	080079bd 	.word	0x080079bd
 80079e4:	080079bd 	.word	0x080079bd
 80079e8:	080079bd 	.word	0x080079bd
 80079ec:	08007a41 	.word	0x08007a41
 80079f0:	080079bd 	.word	0x080079bd
 80079f4:	080079bd 	.word	0x080079bd
 80079f8:	080079bd 	.word	0x080079bd
 80079fc:	080079bd 	.word	0x080079bd
 8007a00:	08007b41 	.word	0x08007b41
 8007a04:	08007a6b 	.word	0x08007a6b
 8007a08:	08007afb 	.word	0x08007afb
 8007a0c:	080079bd 	.word	0x080079bd
 8007a10:	080079bd 	.word	0x080079bd
 8007a14:	08007b63 	.word	0x08007b63
 8007a18:	080079bd 	.word	0x080079bd
 8007a1c:	08007a6b 	.word	0x08007a6b
 8007a20:	080079bd 	.word	0x080079bd
 8007a24:	080079bd 	.word	0x080079bd
 8007a28:	08007b03 	.word	0x08007b03
 8007a2c:	6833      	ldr	r3, [r6, #0]
 8007a2e:	1d1a      	adds	r2, r3, #4
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	6032      	str	r2, [r6, #0]
 8007a34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e09d      	b.n	8007b7c <_printf_i+0x1e8>
 8007a40:	6833      	ldr	r3, [r6, #0]
 8007a42:	6820      	ldr	r0, [r4, #0]
 8007a44:	1d19      	adds	r1, r3, #4
 8007a46:	6031      	str	r1, [r6, #0]
 8007a48:	0606      	lsls	r6, r0, #24
 8007a4a:	d501      	bpl.n	8007a50 <_printf_i+0xbc>
 8007a4c:	681d      	ldr	r5, [r3, #0]
 8007a4e:	e003      	b.n	8007a58 <_printf_i+0xc4>
 8007a50:	0645      	lsls	r5, r0, #25
 8007a52:	d5fb      	bpl.n	8007a4c <_printf_i+0xb8>
 8007a54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a58:	2d00      	cmp	r5, #0
 8007a5a:	da03      	bge.n	8007a64 <_printf_i+0xd0>
 8007a5c:	232d      	movs	r3, #45	@ 0x2d
 8007a5e:	426d      	negs	r5, r5
 8007a60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a64:	4859      	ldr	r0, [pc, #356]	@ (8007bcc <_printf_i+0x238>)
 8007a66:	230a      	movs	r3, #10
 8007a68:	e011      	b.n	8007a8e <_printf_i+0xfa>
 8007a6a:	6821      	ldr	r1, [r4, #0]
 8007a6c:	6833      	ldr	r3, [r6, #0]
 8007a6e:	0608      	lsls	r0, r1, #24
 8007a70:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a74:	d402      	bmi.n	8007a7c <_printf_i+0xe8>
 8007a76:	0649      	lsls	r1, r1, #25
 8007a78:	bf48      	it	mi
 8007a7a:	b2ad      	uxthmi	r5, r5
 8007a7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a7e:	6033      	str	r3, [r6, #0]
 8007a80:	4852      	ldr	r0, [pc, #328]	@ (8007bcc <_printf_i+0x238>)
 8007a82:	bf14      	ite	ne
 8007a84:	230a      	movne	r3, #10
 8007a86:	2308      	moveq	r3, #8
 8007a88:	2100      	movs	r1, #0
 8007a8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a8e:	6866      	ldr	r6, [r4, #4]
 8007a90:	2e00      	cmp	r6, #0
 8007a92:	60a6      	str	r6, [r4, #8]
 8007a94:	bfa2      	ittt	ge
 8007a96:	6821      	ldrge	r1, [r4, #0]
 8007a98:	f021 0104 	bicge.w	r1, r1, #4
 8007a9c:	6021      	strge	r1, [r4, #0]
 8007a9e:	b90d      	cbnz	r5, 8007aa4 <_printf_i+0x110>
 8007aa0:	2e00      	cmp	r6, #0
 8007aa2:	d04b      	beq.n	8007b3c <_printf_i+0x1a8>
 8007aa4:	4616      	mov	r6, r2
 8007aa6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007aaa:	fb03 5711 	mls	r7, r3, r1, r5
 8007aae:	5dc7      	ldrb	r7, [r0, r7]
 8007ab0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ab4:	462f      	mov	r7, r5
 8007ab6:	460d      	mov	r5, r1
 8007ab8:	42bb      	cmp	r3, r7
 8007aba:	d9f4      	bls.n	8007aa6 <_printf_i+0x112>
 8007abc:	2b08      	cmp	r3, #8
 8007abe:	d10b      	bne.n	8007ad8 <_printf_i+0x144>
 8007ac0:	6823      	ldr	r3, [r4, #0]
 8007ac2:	07df      	lsls	r7, r3, #31
 8007ac4:	d508      	bpl.n	8007ad8 <_printf_i+0x144>
 8007ac6:	6923      	ldr	r3, [r4, #16]
 8007ac8:	6861      	ldr	r1, [r4, #4]
 8007aca:	4299      	cmp	r1, r3
 8007acc:	bfde      	ittt	le
 8007ace:	2330      	movle	r3, #48	@ 0x30
 8007ad0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ad4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ad8:	1b92      	subs	r2, r2, r6
 8007ada:	6122      	str	r2, [r4, #16]
 8007adc:	464b      	mov	r3, r9
 8007ade:	aa03      	add	r2, sp, #12
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	f8cd a000 	str.w	sl, [sp]
 8007ae8:	f7ff fee2 	bl	80078b0 <_printf_common>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d14a      	bne.n	8007b86 <_printf_i+0x1f2>
 8007af0:	f04f 30ff 	mov.w	r0, #4294967295
 8007af4:	b004      	add	sp, #16
 8007af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	f043 0320 	orr.w	r3, r3, #32
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	2778      	movs	r7, #120	@ 0x78
 8007b04:	4832      	ldr	r0, [pc, #200]	@ (8007bd0 <_printf_i+0x23c>)
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b0c:	061f      	lsls	r7, r3, #24
 8007b0e:	6831      	ldr	r1, [r6, #0]
 8007b10:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b14:	d402      	bmi.n	8007b1c <_printf_i+0x188>
 8007b16:	065f      	lsls	r7, r3, #25
 8007b18:	bf48      	it	mi
 8007b1a:	b2ad      	uxthmi	r5, r5
 8007b1c:	6031      	str	r1, [r6, #0]
 8007b1e:	07d9      	lsls	r1, r3, #31
 8007b20:	bf44      	itt	mi
 8007b22:	f043 0320 	orrmi.w	r3, r3, #32
 8007b26:	6023      	strmi	r3, [r4, #0]
 8007b28:	b11d      	cbz	r5, 8007b32 <_printf_i+0x19e>
 8007b2a:	2310      	movs	r3, #16
 8007b2c:	e7ac      	b.n	8007a88 <_printf_i+0xf4>
 8007b2e:	4827      	ldr	r0, [pc, #156]	@ (8007bcc <_printf_i+0x238>)
 8007b30:	e7e9      	b.n	8007b06 <_printf_i+0x172>
 8007b32:	6823      	ldr	r3, [r4, #0]
 8007b34:	f023 0320 	bic.w	r3, r3, #32
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	e7f6      	b.n	8007b2a <_printf_i+0x196>
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	e7bd      	b.n	8007abc <_printf_i+0x128>
 8007b40:	6833      	ldr	r3, [r6, #0]
 8007b42:	6825      	ldr	r5, [r4, #0]
 8007b44:	1d18      	adds	r0, r3, #4
 8007b46:	6961      	ldr	r1, [r4, #20]
 8007b48:	6030      	str	r0, [r6, #0]
 8007b4a:	062e      	lsls	r6, r5, #24
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	d501      	bpl.n	8007b54 <_printf_i+0x1c0>
 8007b50:	6019      	str	r1, [r3, #0]
 8007b52:	e002      	b.n	8007b5a <_printf_i+0x1c6>
 8007b54:	0668      	lsls	r0, r5, #25
 8007b56:	d5fb      	bpl.n	8007b50 <_printf_i+0x1bc>
 8007b58:	8019      	strh	r1, [r3, #0]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4616      	mov	r6, r2
 8007b5e:	6123      	str	r3, [r4, #16]
 8007b60:	e7bc      	b.n	8007adc <_printf_i+0x148>
 8007b62:	6833      	ldr	r3, [r6, #0]
 8007b64:	2100      	movs	r1, #0
 8007b66:	1d1a      	adds	r2, r3, #4
 8007b68:	6032      	str	r2, [r6, #0]
 8007b6a:	681e      	ldr	r6, [r3, #0]
 8007b6c:	6862      	ldr	r2, [r4, #4]
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f000 fceb 	bl	800854a <memchr>
 8007b74:	b108      	cbz	r0, 8007b7a <_printf_i+0x1e6>
 8007b76:	1b80      	subs	r0, r0, r6
 8007b78:	6060      	str	r0, [r4, #4]
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	6123      	str	r3, [r4, #16]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b84:	e7aa      	b.n	8007adc <_printf_i+0x148>
 8007b86:	6923      	ldr	r3, [r4, #16]
 8007b88:	4632      	mov	r2, r6
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	47d0      	blx	sl
 8007b90:	3001      	adds	r0, #1
 8007b92:	d0ad      	beq.n	8007af0 <_printf_i+0x15c>
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	079b      	lsls	r3, r3, #30
 8007b98:	d413      	bmi.n	8007bc2 <_printf_i+0x22e>
 8007b9a:	68e0      	ldr	r0, [r4, #12]
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	4298      	cmp	r0, r3
 8007ba0:	bfb8      	it	lt
 8007ba2:	4618      	movlt	r0, r3
 8007ba4:	e7a6      	b.n	8007af4 <_printf_i+0x160>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4632      	mov	r2, r6
 8007baa:	4649      	mov	r1, r9
 8007bac:	4640      	mov	r0, r8
 8007bae:	47d0      	blx	sl
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d09d      	beq.n	8007af0 <_printf_i+0x15c>
 8007bb4:	3501      	adds	r5, #1
 8007bb6:	68e3      	ldr	r3, [r4, #12]
 8007bb8:	9903      	ldr	r1, [sp, #12]
 8007bba:	1a5b      	subs	r3, r3, r1
 8007bbc:	42ab      	cmp	r3, r5
 8007bbe:	dcf2      	bgt.n	8007ba6 <_printf_i+0x212>
 8007bc0:	e7eb      	b.n	8007b9a <_printf_i+0x206>
 8007bc2:	2500      	movs	r5, #0
 8007bc4:	f104 0619 	add.w	r6, r4, #25
 8007bc8:	e7f5      	b.n	8007bb6 <_printf_i+0x222>
 8007bca:	bf00      	nop
 8007bcc:	0800c426 	.word	0x0800c426
 8007bd0:	0800c437 	.word	0x0800c437

08007bd4 <_scanf_float>:
 8007bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd8:	b087      	sub	sp, #28
 8007bda:	4617      	mov	r7, r2
 8007bdc:	4680      	mov	r8, r0
 8007bde:	460c      	mov	r4, r1
 8007be0:	9303      	str	r3, [sp, #12]
 8007be2:	688b      	ldr	r3, [r1, #8]
 8007be4:	1e5a      	subs	r2, r3, #1
 8007be6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007bea:	460a      	mov	r2, r1
 8007bec:	bf89      	itett	hi
 8007bee:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007bf2:	f04f 0b00 	movls.w	fp, #0
 8007bf6:	eb03 0b05 	addhi.w	fp, r3, r5
 8007bfa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007bfe:	f04f 0500 	mov.w	r5, #0
 8007c02:	bf88      	it	hi
 8007c04:	608b      	strhi	r3, [r1, #8]
 8007c06:	680b      	ldr	r3, [r1, #0]
 8007c08:	46aa      	mov	sl, r5
 8007c0a:	46a9      	mov	r9, r5
 8007c0c:	9502      	str	r5, [sp, #8]
 8007c0e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007c12:	f842 3b1c 	str.w	r3, [r2], #28
 8007c16:	4616      	mov	r6, r2
 8007c18:	9201      	str	r2, [sp, #4]
 8007c1a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007c1e:	68a2      	ldr	r2, [r4, #8]
 8007c20:	b152      	cbz	r2, 8007c38 <_scanf_float+0x64>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	2b4e      	cmp	r3, #78	@ 0x4e
 8007c28:	d864      	bhi.n	8007cf4 <_scanf_float+0x120>
 8007c2a:	2b40      	cmp	r3, #64	@ 0x40
 8007c2c:	d83c      	bhi.n	8007ca8 <_scanf_float+0xd4>
 8007c2e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007c32:	b2c8      	uxtb	r0, r1
 8007c34:	280e      	cmp	r0, #14
 8007c36:	d93a      	bls.n	8007cae <_scanf_float+0xda>
 8007c38:	f1b9 0f00 	cmp.w	r9, #0
 8007c3c:	d003      	beq.n	8007c46 <_scanf_float+0x72>
 8007c3e:	6823      	ldr	r3, [r4, #0]
 8007c40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c4a:	f1ba 0f01 	cmp.w	sl, #1
 8007c4e:	f200 8117 	bhi.w	8007e80 <_scanf_float+0x2ac>
 8007c52:	9b01      	ldr	r3, [sp, #4]
 8007c54:	429e      	cmp	r6, r3
 8007c56:	f200 8108 	bhi.w	8007e6a <_scanf_float+0x296>
 8007c5a:	2001      	movs	r0, #1
 8007c5c:	b007      	add	sp, #28
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007c66:	2a0d      	cmp	r2, #13
 8007c68:	d8e6      	bhi.n	8007c38 <_scanf_float+0x64>
 8007c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8007c70 <_scanf_float+0x9c>)
 8007c6c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007c70:	08007db7 	.word	0x08007db7
 8007c74:	08007c39 	.word	0x08007c39
 8007c78:	08007c39 	.word	0x08007c39
 8007c7c:	08007c39 	.word	0x08007c39
 8007c80:	08007e17 	.word	0x08007e17
 8007c84:	08007def 	.word	0x08007def
 8007c88:	08007c39 	.word	0x08007c39
 8007c8c:	08007c39 	.word	0x08007c39
 8007c90:	08007dc5 	.word	0x08007dc5
 8007c94:	08007c39 	.word	0x08007c39
 8007c98:	08007c39 	.word	0x08007c39
 8007c9c:	08007c39 	.word	0x08007c39
 8007ca0:	08007c39 	.word	0x08007c39
 8007ca4:	08007d7d 	.word	0x08007d7d
 8007ca8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007cac:	e7db      	b.n	8007c66 <_scanf_float+0x92>
 8007cae:	290e      	cmp	r1, #14
 8007cb0:	d8c2      	bhi.n	8007c38 <_scanf_float+0x64>
 8007cb2:	a001      	add	r0, pc, #4	@ (adr r0, 8007cb8 <_scanf_float+0xe4>)
 8007cb4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007cb8:	08007d6d 	.word	0x08007d6d
 8007cbc:	08007c39 	.word	0x08007c39
 8007cc0:	08007d6d 	.word	0x08007d6d
 8007cc4:	08007e03 	.word	0x08007e03
 8007cc8:	08007c39 	.word	0x08007c39
 8007ccc:	08007d15 	.word	0x08007d15
 8007cd0:	08007d53 	.word	0x08007d53
 8007cd4:	08007d53 	.word	0x08007d53
 8007cd8:	08007d53 	.word	0x08007d53
 8007cdc:	08007d53 	.word	0x08007d53
 8007ce0:	08007d53 	.word	0x08007d53
 8007ce4:	08007d53 	.word	0x08007d53
 8007ce8:	08007d53 	.word	0x08007d53
 8007cec:	08007d53 	.word	0x08007d53
 8007cf0:	08007d53 	.word	0x08007d53
 8007cf4:	2b6e      	cmp	r3, #110	@ 0x6e
 8007cf6:	d809      	bhi.n	8007d0c <_scanf_float+0x138>
 8007cf8:	2b60      	cmp	r3, #96	@ 0x60
 8007cfa:	d8b2      	bhi.n	8007c62 <_scanf_float+0x8e>
 8007cfc:	2b54      	cmp	r3, #84	@ 0x54
 8007cfe:	d07b      	beq.n	8007df8 <_scanf_float+0x224>
 8007d00:	2b59      	cmp	r3, #89	@ 0x59
 8007d02:	d199      	bne.n	8007c38 <_scanf_float+0x64>
 8007d04:	2d07      	cmp	r5, #7
 8007d06:	d197      	bne.n	8007c38 <_scanf_float+0x64>
 8007d08:	2508      	movs	r5, #8
 8007d0a:	e02c      	b.n	8007d66 <_scanf_float+0x192>
 8007d0c:	2b74      	cmp	r3, #116	@ 0x74
 8007d0e:	d073      	beq.n	8007df8 <_scanf_float+0x224>
 8007d10:	2b79      	cmp	r3, #121	@ 0x79
 8007d12:	e7f6      	b.n	8007d02 <_scanf_float+0x12e>
 8007d14:	6821      	ldr	r1, [r4, #0]
 8007d16:	05c8      	lsls	r0, r1, #23
 8007d18:	d51b      	bpl.n	8007d52 <_scanf_float+0x17e>
 8007d1a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007d1e:	f109 0901 	add.w	r9, r9, #1
 8007d22:	6021      	str	r1, [r4, #0]
 8007d24:	f1bb 0f00 	cmp.w	fp, #0
 8007d28:	d003      	beq.n	8007d32 <_scanf_float+0x15e>
 8007d2a:	3201      	adds	r2, #1
 8007d2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d30:	60a2      	str	r2, [r4, #8]
 8007d32:	68a3      	ldr	r3, [r4, #8]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	60a3      	str	r3, [r4, #8]
 8007d38:	6923      	ldr	r3, [r4, #16]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	6123      	str	r3, [r4, #16]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	3b01      	subs	r3, #1
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	607b      	str	r3, [r7, #4]
 8007d46:	f340 8087 	ble.w	8007e58 <_scanf_float+0x284>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	603b      	str	r3, [r7, #0]
 8007d50:	e765      	b.n	8007c1e <_scanf_float+0x4a>
 8007d52:	eb1a 0105 	adds.w	r1, sl, r5
 8007d56:	f47f af6f 	bne.w	8007c38 <_scanf_float+0x64>
 8007d5a:	6822      	ldr	r2, [r4, #0]
 8007d5c:	460d      	mov	r5, r1
 8007d5e:	468a      	mov	sl, r1
 8007d60:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007d64:	6022      	str	r2, [r4, #0]
 8007d66:	f806 3b01 	strb.w	r3, [r6], #1
 8007d6a:	e7e2      	b.n	8007d32 <_scanf_float+0x15e>
 8007d6c:	6822      	ldr	r2, [r4, #0]
 8007d6e:	0610      	lsls	r0, r2, #24
 8007d70:	f57f af62 	bpl.w	8007c38 <_scanf_float+0x64>
 8007d74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007d78:	6022      	str	r2, [r4, #0]
 8007d7a:	e7f4      	b.n	8007d66 <_scanf_float+0x192>
 8007d7c:	f1ba 0f00 	cmp.w	sl, #0
 8007d80:	d10e      	bne.n	8007da0 <_scanf_float+0x1cc>
 8007d82:	f1b9 0f00 	cmp.w	r9, #0
 8007d86:	d10e      	bne.n	8007da6 <_scanf_float+0x1d2>
 8007d88:	6822      	ldr	r2, [r4, #0]
 8007d8a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007d8e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007d92:	d108      	bne.n	8007da6 <_scanf_float+0x1d2>
 8007d94:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007d98:	f04f 0a01 	mov.w	sl, #1
 8007d9c:	6022      	str	r2, [r4, #0]
 8007d9e:	e7e2      	b.n	8007d66 <_scanf_float+0x192>
 8007da0:	f1ba 0f02 	cmp.w	sl, #2
 8007da4:	d055      	beq.n	8007e52 <_scanf_float+0x27e>
 8007da6:	2d01      	cmp	r5, #1
 8007da8:	d002      	beq.n	8007db0 <_scanf_float+0x1dc>
 8007daa:	2d04      	cmp	r5, #4
 8007dac:	f47f af44 	bne.w	8007c38 <_scanf_float+0x64>
 8007db0:	3501      	adds	r5, #1
 8007db2:	b2ed      	uxtb	r5, r5
 8007db4:	e7d7      	b.n	8007d66 <_scanf_float+0x192>
 8007db6:	f1ba 0f01 	cmp.w	sl, #1
 8007dba:	f47f af3d 	bne.w	8007c38 <_scanf_float+0x64>
 8007dbe:	f04f 0a02 	mov.w	sl, #2
 8007dc2:	e7d0      	b.n	8007d66 <_scanf_float+0x192>
 8007dc4:	b97d      	cbnz	r5, 8007de6 <_scanf_float+0x212>
 8007dc6:	f1b9 0f00 	cmp.w	r9, #0
 8007dca:	f47f af38 	bne.w	8007c3e <_scanf_float+0x6a>
 8007dce:	6822      	ldr	r2, [r4, #0]
 8007dd0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007dd4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007dd8:	f040 8107 	bne.w	8007fea <_scanf_float+0x416>
 8007ddc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007de0:	2501      	movs	r5, #1
 8007de2:	6022      	str	r2, [r4, #0]
 8007de4:	e7bf      	b.n	8007d66 <_scanf_float+0x192>
 8007de6:	2d03      	cmp	r5, #3
 8007de8:	d0e2      	beq.n	8007db0 <_scanf_float+0x1dc>
 8007dea:	2d05      	cmp	r5, #5
 8007dec:	e7de      	b.n	8007dac <_scanf_float+0x1d8>
 8007dee:	2d02      	cmp	r5, #2
 8007df0:	f47f af22 	bne.w	8007c38 <_scanf_float+0x64>
 8007df4:	2503      	movs	r5, #3
 8007df6:	e7b6      	b.n	8007d66 <_scanf_float+0x192>
 8007df8:	2d06      	cmp	r5, #6
 8007dfa:	f47f af1d 	bne.w	8007c38 <_scanf_float+0x64>
 8007dfe:	2507      	movs	r5, #7
 8007e00:	e7b1      	b.n	8007d66 <_scanf_float+0x192>
 8007e02:	6822      	ldr	r2, [r4, #0]
 8007e04:	0591      	lsls	r1, r2, #22
 8007e06:	f57f af17 	bpl.w	8007c38 <_scanf_float+0x64>
 8007e0a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007e0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007e12:	6022      	str	r2, [r4, #0]
 8007e14:	e7a7      	b.n	8007d66 <_scanf_float+0x192>
 8007e16:	6822      	ldr	r2, [r4, #0]
 8007e18:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007e1c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007e20:	d006      	beq.n	8007e30 <_scanf_float+0x25c>
 8007e22:	0550      	lsls	r0, r2, #21
 8007e24:	f57f af08 	bpl.w	8007c38 <_scanf_float+0x64>
 8007e28:	f1b9 0f00 	cmp.w	r9, #0
 8007e2c:	f000 80dd 	beq.w	8007fea <_scanf_float+0x416>
 8007e30:	0591      	lsls	r1, r2, #22
 8007e32:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007e36:	bf58      	it	pl
 8007e38:	9902      	ldrpl	r1, [sp, #8]
 8007e3a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007e3e:	bf58      	it	pl
 8007e40:	eba9 0101 	subpl.w	r1, r9, r1
 8007e44:	6022      	str	r2, [r4, #0]
 8007e46:	f04f 0900 	mov.w	r9, #0
 8007e4a:	bf58      	it	pl
 8007e4c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007e50:	e789      	b.n	8007d66 <_scanf_float+0x192>
 8007e52:	f04f 0a03 	mov.w	sl, #3
 8007e56:	e786      	b.n	8007d66 <_scanf_float+0x192>
 8007e58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4798      	blx	r3
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f43f aedb 	beq.w	8007c1e <_scanf_float+0x4a>
 8007e68:	e6e6      	b.n	8007c38 <_scanf_float+0x64>
 8007e6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007e6e:	463a      	mov	r2, r7
 8007e70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007e74:	4640      	mov	r0, r8
 8007e76:	4798      	blx	r3
 8007e78:	6923      	ldr	r3, [r4, #16]
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	6123      	str	r3, [r4, #16]
 8007e7e:	e6e8      	b.n	8007c52 <_scanf_float+0x7e>
 8007e80:	1e6b      	subs	r3, r5, #1
 8007e82:	2b06      	cmp	r3, #6
 8007e84:	d824      	bhi.n	8007ed0 <_scanf_float+0x2fc>
 8007e86:	2d02      	cmp	r5, #2
 8007e88:	d836      	bhi.n	8007ef8 <_scanf_float+0x324>
 8007e8a:	9b01      	ldr	r3, [sp, #4]
 8007e8c:	429e      	cmp	r6, r3
 8007e8e:	f67f aee4 	bls.w	8007c5a <_scanf_float+0x86>
 8007e92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007e96:	463a      	mov	r2, r7
 8007e98:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007e9c:	4640      	mov	r0, r8
 8007e9e:	4798      	blx	r3
 8007ea0:	6923      	ldr	r3, [r4, #16]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	6123      	str	r3, [r4, #16]
 8007ea6:	e7f0      	b.n	8007e8a <_scanf_float+0x2b6>
 8007ea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007eac:	463a      	mov	r2, r7
 8007eae:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007eb2:	4640      	mov	r0, r8
 8007eb4:	4798      	blx	r3
 8007eb6:	6923      	ldr	r3, [r4, #16]
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	6123      	str	r3, [r4, #16]
 8007ebc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ec0:	fa5f fa8a 	uxtb.w	sl, sl
 8007ec4:	f1ba 0f02 	cmp.w	sl, #2
 8007ec8:	d1ee      	bne.n	8007ea8 <_scanf_float+0x2d4>
 8007eca:	3d03      	subs	r5, #3
 8007ecc:	b2ed      	uxtb	r5, r5
 8007ece:	1b76      	subs	r6, r6, r5
 8007ed0:	6823      	ldr	r3, [r4, #0]
 8007ed2:	05da      	lsls	r2, r3, #23
 8007ed4:	d52f      	bpl.n	8007f36 <_scanf_float+0x362>
 8007ed6:	055b      	lsls	r3, r3, #21
 8007ed8:	d511      	bpl.n	8007efe <_scanf_float+0x32a>
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	429e      	cmp	r6, r3
 8007ede:	f67f aebc 	bls.w	8007c5a <_scanf_float+0x86>
 8007ee2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ee6:	463a      	mov	r2, r7
 8007ee8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007eec:	4640      	mov	r0, r8
 8007eee:	4798      	blx	r3
 8007ef0:	6923      	ldr	r3, [r4, #16]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	6123      	str	r3, [r4, #16]
 8007ef6:	e7f0      	b.n	8007eda <_scanf_float+0x306>
 8007ef8:	46aa      	mov	sl, r5
 8007efa:	46b3      	mov	fp, r6
 8007efc:	e7de      	b.n	8007ebc <_scanf_float+0x2e8>
 8007efe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007f02:	1e75      	subs	r5, r6, #1
 8007f04:	6923      	ldr	r3, [r4, #16]
 8007f06:	2965      	cmp	r1, #101	@ 0x65
 8007f08:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f0c:	6123      	str	r3, [r4, #16]
 8007f0e:	d00c      	beq.n	8007f2a <_scanf_float+0x356>
 8007f10:	2945      	cmp	r1, #69	@ 0x45
 8007f12:	d00a      	beq.n	8007f2a <_scanf_float+0x356>
 8007f14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f18:	463a      	mov	r2, r7
 8007f1a:	4640      	mov	r0, r8
 8007f1c:	1eb5      	subs	r5, r6, #2
 8007f1e:	4798      	blx	r3
 8007f20:	6923      	ldr	r3, [r4, #16]
 8007f22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007f26:	3b01      	subs	r3, #1
 8007f28:	6123      	str	r3, [r4, #16]
 8007f2a:	462e      	mov	r6, r5
 8007f2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f30:	463a      	mov	r2, r7
 8007f32:	4640      	mov	r0, r8
 8007f34:	4798      	blx	r3
 8007f36:	6822      	ldr	r2, [r4, #0]
 8007f38:	f012 0210 	ands.w	r2, r2, #16
 8007f3c:	d001      	beq.n	8007f42 <_scanf_float+0x36e>
 8007f3e:	2000      	movs	r0, #0
 8007f40:	e68c      	b.n	8007c5c <_scanf_float+0x88>
 8007f42:	7032      	strb	r2, [r6, #0]
 8007f44:	6823      	ldr	r3, [r4, #0]
 8007f46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f4e:	d11c      	bne.n	8007f8a <_scanf_float+0x3b6>
 8007f50:	9b02      	ldr	r3, [sp, #8]
 8007f52:	454b      	cmp	r3, r9
 8007f54:	eba3 0209 	sub.w	r2, r3, r9
 8007f58:	d123      	bne.n	8007fa2 <_scanf_float+0x3ce>
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	9901      	ldr	r1, [sp, #4]
 8007f5e:	4640      	mov	r0, r8
 8007f60:	f002 fd1a 	bl	800a998 <_strtod_r>
 8007f64:	6821      	ldr	r1, [r4, #0]
 8007f66:	9b03      	ldr	r3, [sp, #12]
 8007f68:	f011 0f02 	tst.w	r1, #2
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	ec57 6b10 	vmov	r6, r7, d0
 8007f72:	f103 0204 	add.w	r2, r3, #4
 8007f76:	d01f      	beq.n	8007fb8 <_scanf_float+0x3e4>
 8007f78:	9903      	ldr	r1, [sp, #12]
 8007f7a:	600a      	str	r2, [r1, #0]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	e9c3 6700 	strd	r6, r7, [r3]
 8007f82:	68e3      	ldr	r3, [r4, #12]
 8007f84:	3301      	adds	r3, #1
 8007f86:	60e3      	str	r3, [r4, #12]
 8007f88:	e7d9      	b.n	8007f3e <_scanf_float+0x36a>
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d0e4      	beq.n	8007f5a <_scanf_float+0x386>
 8007f90:	9905      	ldr	r1, [sp, #20]
 8007f92:	230a      	movs	r3, #10
 8007f94:	4640      	mov	r0, r8
 8007f96:	3101      	adds	r1, #1
 8007f98:	f002 fd7e 	bl	800aa98 <_strtol_r>
 8007f9c:	9b04      	ldr	r3, [sp, #16]
 8007f9e:	9e05      	ldr	r6, [sp, #20]
 8007fa0:	1ac2      	subs	r2, r0, r3
 8007fa2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007fa6:	4912      	ldr	r1, [pc, #72]	@ (8007ff0 <_scanf_float+0x41c>)
 8007fa8:	429e      	cmp	r6, r3
 8007faa:	bf28      	it	cs
 8007fac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	f000 f953 	bl	800825c <siprintf>
 8007fb6:	e7d0      	b.n	8007f5a <_scanf_float+0x386>
 8007fb8:	f011 0f04 	tst.w	r1, #4
 8007fbc:	9903      	ldr	r1, [sp, #12]
 8007fbe:	600a      	str	r2, [r1, #0]
 8007fc0:	d1dc      	bne.n	8007f7c <_scanf_float+0x3a8>
 8007fc2:	681d      	ldr	r5, [r3, #0]
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	463b      	mov	r3, r7
 8007fc8:	4630      	mov	r0, r6
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f7f8 fdc2 	bl	8000b54 <__aeabi_dcmpun>
 8007fd0:	b128      	cbz	r0, 8007fde <_scanf_float+0x40a>
 8007fd2:	4808      	ldr	r0, [pc, #32]	@ (8007ff4 <_scanf_float+0x420>)
 8007fd4:	f000 fac8 	bl	8008568 <nanf>
 8007fd8:	ed85 0a00 	vstr	s0, [r5]
 8007fdc:	e7d1      	b.n	8007f82 <_scanf_float+0x3ae>
 8007fde:	4630      	mov	r0, r6
 8007fe0:	4639      	mov	r1, r7
 8007fe2:	f7f8 fe15 	bl	8000c10 <__aeabi_d2f>
 8007fe6:	6028      	str	r0, [r5, #0]
 8007fe8:	e7cb      	b.n	8007f82 <_scanf_float+0x3ae>
 8007fea:	f04f 0900 	mov.w	r9, #0
 8007fee:	e62a      	b.n	8007c46 <_scanf_float+0x72>
 8007ff0:	0800c448 	.word	0x0800c448
 8007ff4:	0800c7dd 	.word	0x0800c7dd

08007ff8 <std>:
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	b510      	push	{r4, lr}
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	6083      	str	r3, [r0, #8]
 8008000:	8181      	strh	r1, [r0, #12]
 8008002:	4619      	mov	r1, r3
 8008004:	6643      	str	r3, [r0, #100]	@ 0x64
 8008006:	81c2      	strh	r2, [r0, #14]
 8008008:	2208      	movs	r2, #8
 800800a:	6183      	str	r3, [r0, #24]
 800800c:	e9c0 3300 	strd	r3, r3, [r0]
 8008010:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008014:	305c      	adds	r0, #92	@ 0x5c
 8008016:	f000 fa19 	bl	800844c <memset>
 800801a:	4b0d      	ldr	r3, [pc, #52]	@ (8008050 <std+0x58>)
 800801c:	6224      	str	r4, [r4, #32]
 800801e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008020:	4b0c      	ldr	r3, [pc, #48]	@ (8008054 <std+0x5c>)
 8008022:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008024:	4b0c      	ldr	r3, [pc, #48]	@ (8008058 <std+0x60>)
 8008026:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008028:	4b0c      	ldr	r3, [pc, #48]	@ (800805c <std+0x64>)
 800802a:	6323      	str	r3, [r4, #48]	@ 0x30
 800802c:	4b0c      	ldr	r3, [pc, #48]	@ (8008060 <std+0x68>)
 800802e:	429c      	cmp	r4, r3
 8008030:	d006      	beq.n	8008040 <std+0x48>
 8008032:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008036:	4294      	cmp	r4, r2
 8008038:	d002      	beq.n	8008040 <std+0x48>
 800803a:	33d0      	adds	r3, #208	@ 0xd0
 800803c:	429c      	cmp	r4, r3
 800803e:	d105      	bne.n	800804c <std+0x54>
 8008040:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008048:	f000 ba7c 	b.w	8008544 <__retarget_lock_init_recursive>
 800804c:	bd10      	pop	{r4, pc}
 800804e:	bf00      	nop
 8008050:	0800829d 	.word	0x0800829d
 8008054:	080082bf 	.word	0x080082bf
 8008058:	080082f7 	.word	0x080082f7
 800805c:	0800831b 	.word	0x0800831b
 8008060:	200004cc 	.word	0x200004cc

08008064 <stdio_exit_handler>:
 8008064:	4a02      	ldr	r2, [pc, #8]	@ (8008070 <stdio_exit_handler+0xc>)
 8008066:	4903      	ldr	r1, [pc, #12]	@ (8008074 <stdio_exit_handler+0x10>)
 8008068:	4803      	ldr	r0, [pc, #12]	@ (8008078 <stdio_exit_handler+0x14>)
 800806a:	f000 b869 	b.w	8008140 <_fwalk_sglue>
 800806e:	bf00      	nop
 8008070:	20000010 	.word	0x20000010
 8008074:	0800b0d9 	.word	0x0800b0d9
 8008078:	20000020 	.word	0x20000020

0800807c <cleanup_stdio>:
 800807c:	6841      	ldr	r1, [r0, #4]
 800807e:	4b0c      	ldr	r3, [pc, #48]	@ (80080b0 <cleanup_stdio+0x34>)
 8008080:	4299      	cmp	r1, r3
 8008082:	b510      	push	{r4, lr}
 8008084:	4604      	mov	r4, r0
 8008086:	d001      	beq.n	800808c <cleanup_stdio+0x10>
 8008088:	f003 f826 	bl	800b0d8 <_fflush_r>
 800808c:	68a1      	ldr	r1, [r4, #8]
 800808e:	4b09      	ldr	r3, [pc, #36]	@ (80080b4 <cleanup_stdio+0x38>)
 8008090:	4299      	cmp	r1, r3
 8008092:	d002      	beq.n	800809a <cleanup_stdio+0x1e>
 8008094:	4620      	mov	r0, r4
 8008096:	f003 f81f 	bl	800b0d8 <_fflush_r>
 800809a:	68e1      	ldr	r1, [r4, #12]
 800809c:	4b06      	ldr	r3, [pc, #24]	@ (80080b8 <cleanup_stdio+0x3c>)
 800809e:	4299      	cmp	r1, r3
 80080a0:	d004      	beq.n	80080ac <cleanup_stdio+0x30>
 80080a2:	4620      	mov	r0, r4
 80080a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080a8:	f003 b816 	b.w	800b0d8 <_fflush_r>
 80080ac:	bd10      	pop	{r4, pc}
 80080ae:	bf00      	nop
 80080b0:	200004cc 	.word	0x200004cc
 80080b4:	20000534 	.word	0x20000534
 80080b8:	2000059c 	.word	0x2000059c

080080bc <global_stdio_init.part.0>:
 80080bc:	b510      	push	{r4, lr}
 80080be:	4b0b      	ldr	r3, [pc, #44]	@ (80080ec <global_stdio_init.part.0+0x30>)
 80080c0:	2104      	movs	r1, #4
 80080c2:	4c0b      	ldr	r4, [pc, #44]	@ (80080f0 <global_stdio_init.part.0+0x34>)
 80080c4:	4a0b      	ldr	r2, [pc, #44]	@ (80080f4 <global_stdio_init.part.0+0x38>)
 80080c6:	4620      	mov	r0, r4
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f7ff ff94 	bl	8007ff8 <std>
 80080d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80080d4:	2201      	movs	r2, #1
 80080d6:	2109      	movs	r1, #9
 80080d8:	f7ff ff8e 	bl	8007ff8 <std>
 80080dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80080e0:	2202      	movs	r2, #2
 80080e2:	2112      	movs	r1, #18
 80080e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080e8:	f7ff bf86 	b.w	8007ff8 <std>
 80080ec:	20000604 	.word	0x20000604
 80080f0:	200004cc 	.word	0x200004cc
 80080f4:	08008065 	.word	0x08008065

080080f8 <__sfp_lock_acquire>:
 80080f8:	4801      	ldr	r0, [pc, #4]	@ (8008100 <__sfp_lock_acquire+0x8>)
 80080fa:	f000 ba24 	b.w	8008546 <__retarget_lock_acquire_recursive>
 80080fe:	bf00      	nop
 8008100:	2000060d 	.word	0x2000060d

08008104 <__sfp_lock_release>:
 8008104:	4801      	ldr	r0, [pc, #4]	@ (800810c <__sfp_lock_release+0x8>)
 8008106:	f000 ba1f 	b.w	8008548 <__retarget_lock_release_recursive>
 800810a:	bf00      	nop
 800810c:	2000060d 	.word	0x2000060d

08008110 <__sinit>:
 8008110:	b510      	push	{r4, lr}
 8008112:	4604      	mov	r4, r0
 8008114:	f7ff fff0 	bl	80080f8 <__sfp_lock_acquire>
 8008118:	6a23      	ldr	r3, [r4, #32]
 800811a:	b11b      	cbz	r3, 8008124 <__sinit+0x14>
 800811c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008120:	f7ff bff0 	b.w	8008104 <__sfp_lock_release>
 8008124:	4b04      	ldr	r3, [pc, #16]	@ (8008138 <__sinit+0x28>)
 8008126:	6223      	str	r3, [r4, #32]
 8008128:	4b04      	ldr	r3, [pc, #16]	@ (800813c <__sinit+0x2c>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d1f5      	bne.n	800811c <__sinit+0xc>
 8008130:	f7ff ffc4 	bl	80080bc <global_stdio_init.part.0>
 8008134:	e7f2      	b.n	800811c <__sinit+0xc>
 8008136:	bf00      	nop
 8008138:	0800807d 	.word	0x0800807d
 800813c:	20000604 	.word	0x20000604

08008140 <_fwalk_sglue>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	4607      	mov	r7, r0
 8008146:	4688      	mov	r8, r1
 8008148:	4614      	mov	r4, r2
 800814a:	2600      	movs	r6, #0
 800814c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008150:	f1b9 0901 	subs.w	r9, r9, #1
 8008154:	d505      	bpl.n	8008162 <_fwalk_sglue+0x22>
 8008156:	6824      	ldr	r4, [r4, #0]
 8008158:	2c00      	cmp	r4, #0
 800815a:	d1f7      	bne.n	800814c <_fwalk_sglue+0xc>
 800815c:	4630      	mov	r0, r6
 800815e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008162:	89ab      	ldrh	r3, [r5, #12]
 8008164:	2b01      	cmp	r3, #1
 8008166:	d907      	bls.n	8008178 <_fwalk_sglue+0x38>
 8008168:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800816c:	3301      	adds	r3, #1
 800816e:	d003      	beq.n	8008178 <_fwalk_sglue+0x38>
 8008170:	4629      	mov	r1, r5
 8008172:	4638      	mov	r0, r7
 8008174:	47c0      	blx	r8
 8008176:	4306      	orrs	r6, r0
 8008178:	3568      	adds	r5, #104	@ 0x68
 800817a:	e7e9      	b.n	8008150 <_fwalk_sglue+0x10>

0800817c <iprintf>:
 800817c:	b40f      	push	{r0, r1, r2, r3}
 800817e:	b507      	push	{r0, r1, r2, lr}
 8008180:	4906      	ldr	r1, [pc, #24]	@ (800819c <iprintf+0x20>)
 8008182:	ab04      	add	r3, sp, #16
 8008184:	6808      	ldr	r0, [r1, #0]
 8008186:	f853 2b04 	ldr.w	r2, [r3], #4
 800818a:	6881      	ldr	r1, [r0, #8]
 800818c:	9301      	str	r3, [sp, #4]
 800818e:	f002 fe07 	bl	800ada0 <_vfiprintf_r>
 8008192:	b003      	add	sp, #12
 8008194:	f85d eb04 	ldr.w	lr, [sp], #4
 8008198:	b004      	add	sp, #16
 800819a:	4770      	bx	lr
 800819c:	2000001c 	.word	0x2000001c

080081a0 <_puts_r>:
 80081a0:	6a03      	ldr	r3, [r0, #32]
 80081a2:	b570      	push	{r4, r5, r6, lr}
 80081a4:	4605      	mov	r5, r0
 80081a6:	460e      	mov	r6, r1
 80081a8:	6884      	ldr	r4, [r0, #8]
 80081aa:	b90b      	cbnz	r3, 80081b0 <_puts_r+0x10>
 80081ac:	f7ff ffb0 	bl	8008110 <__sinit>
 80081b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081b2:	07db      	lsls	r3, r3, #31
 80081b4:	d405      	bmi.n	80081c2 <_puts_r+0x22>
 80081b6:	89a3      	ldrh	r3, [r4, #12]
 80081b8:	0598      	lsls	r0, r3, #22
 80081ba:	d402      	bmi.n	80081c2 <_puts_r+0x22>
 80081bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081be:	f000 f9c2 	bl	8008546 <__retarget_lock_acquire_recursive>
 80081c2:	89a3      	ldrh	r3, [r4, #12]
 80081c4:	0719      	lsls	r1, r3, #28
 80081c6:	d502      	bpl.n	80081ce <_puts_r+0x2e>
 80081c8:	6923      	ldr	r3, [r4, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d135      	bne.n	800823a <_puts_r+0x9a>
 80081ce:	4621      	mov	r1, r4
 80081d0:	4628      	mov	r0, r5
 80081d2:	f000 f8e5 	bl	80083a0 <__swsetup_r>
 80081d6:	b380      	cbz	r0, 800823a <_puts_r+0x9a>
 80081d8:	f04f 35ff 	mov.w	r5, #4294967295
 80081dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081de:	07da      	lsls	r2, r3, #31
 80081e0:	d405      	bmi.n	80081ee <_puts_r+0x4e>
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	059b      	lsls	r3, r3, #22
 80081e6:	d402      	bmi.n	80081ee <_puts_r+0x4e>
 80081e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ea:	f000 f9ad 	bl	8008548 <__retarget_lock_release_recursive>
 80081ee:	4628      	mov	r0, r5
 80081f0:	bd70      	pop	{r4, r5, r6, pc}
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	da04      	bge.n	8008200 <_puts_r+0x60>
 80081f6:	69a2      	ldr	r2, [r4, #24]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	dc17      	bgt.n	800822c <_puts_r+0x8c>
 80081fc:	290a      	cmp	r1, #10
 80081fe:	d015      	beq.n	800822c <_puts_r+0x8c>
 8008200:	6823      	ldr	r3, [r4, #0]
 8008202:	1c5a      	adds	r2, r3, #1
 8008204:	6022      	str	r2, [r4, #0]
 8008206:	7019      	strb	r1, [r3, #0]
 8008208:	68a3      	ldr	r3, [r4, #8]
 800820a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800820e:	3b01      	subs	r3, #1
 8008210:	60a3      	str	r3, [r4, #8]
 8008212:	2900      	cmp	r1, #0
 8008214:	d1ed      	bne.n	80081f2 <_puts_r+0x52>
 8008216:	2b00      	cmp	r3, #0
 8008218:	da11      	bge.n	800823e <_puts_r+0x9e>
 800821a:	4622      	mov	r2, r4
 800821c:	210a      	movs	r1, #10
 800821e:	4628      	mov	r0, r5
 8008220:	f000 f87f 	bl	8008322 <__swbuf_r>
 8008224:	3001      	adds	r0, #1
 8008226:	d0d7      	beq.n	80081d8 <_puts_r+0x38>
 8008228:	250a      	movs	r5, #10
 800822a:	e7d7      	b.n	80081dc <_puts_r+0x3c>
 800822c:	4622      	mov	r2, r4
 800822e:	4628      	mov	r0, r5
 8008230:	f000 f877 	bl	8008322 <__swbuf_r>
 8008234:	3001      	adds	r0, #1
 8008236:	d1e7      	bne.n	8008208 <_puts_r+0x68>
 8008238:	e7ce      	b.n	80081d8 <_puts_r+0x38>
 800823a:	3e01      	subs	r6, #1
 800823c:	e7e4      	b.n	8008208 <_puts_r+0x68>
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	1c5a      	adds	r2, r3, #1
 8008242:	6022      	str	r2, [r4, #0]
 8008244:	220a      	movs	r2, #10
 8008246:	701a      	strb	r2, [r3, #0]
 8008248:	e7ee      	b.n	8008228 <_puts_r+0x88>
	...

0800824c <puts>:
 800824c:	4b02      	ldr	r3, [pc, #8]	@ (8008258 <puts+0xc>)
 800824e:	4601      	mov	r1, r0
 8008250:	6818      	ldr	r0, [r3, #0]
 8008252:	f7ff bfa5 	b.w	80081a0 <_puts_r>
 8008256:	bf00      	nop
 8008258:	2000001c 	.word	0x2000001c

0800825c <siprintf>:
 800825c:	b40e      	push	{r1, r2, r3}
 800825e:	b500      	push	{lr}
 8008260:	b09c      	sub	sp, #112	@ 0x70
 8008262:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008266:	ab1d      	add	r3, sp, #116	@ 0x74
 8008268:	9002      	str	r0, [sp, #8]
 800826a:	9006      	str	r0, [sp, #24]
 800826c:	9107      	str	r1, [sp, #28]
 800826e:	9104      	str	r1, [sp, #16]
 8008270:	4808      	ldr	r0, [pc, #32]	@ (8008294 <siprintf+0x38>)
 8008272:	4909      	ldr	r1, [pc, #36]	@ (8008298 <siprintf+0x3c>)
 8008274:	f853 2b04 	ldr.w	r2, [r3], #4
 8008278:	9105      	str	r1, [sp, #20]
 800827a:	a902      	add	r1, sp, #8
 800827c:	6800      	ldr	r0, [r0, #0]
 800827e:	9301      	str	r3, [sp, #4]
 8008280:	f002 fc68 	bl	800ab54 <_svfiprintf_r>
 8008284:	9b02      	ldr	r3, [sp, #8]
 8008286:	2200      	movs	r2, #0
 8008288:	701a      	strb	r2, [r3, #0]
 800828a:	b01c      	add	sp, #112	@ 0x70
 800828c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008290:	b003      	add	sp, #12
 8008292:	4770      	bx	lr
 8008294:	2000001c 	.word	0x2000001c
 8008298:	ffff0208 	.word	0xffff0208

0800829c <__sread>:
 800829c:	b510      	push	{r4, lr}
 800829e:	460c      	mov	r4, r1
 80082a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082a4:	f000 f900 	bl	80084a8 <_read_r>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	bfab      	itete	ge
 80082ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80082ae:	89a3      	ldrhlt	r3, [r4, #12]
 80082b0:	181b      	addge	r3, r3, r0
 80082b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80082b6:	bfac      	ite	ge
 80082b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80082ba:	81a3      	strhlt	r3, [r4, #12]
 80082bc:	bd10      	pop	{r4, pc}

080082be <__swrite>:
 80082be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082c2:	461f      	mov	r7, r3
 80082c4:	898b      	ldrh	r3, [r1, #12]
 80082c6:	4605      	mov	r5, r0
 80082c8:	460c      	mov	r4, r1
 80082ca:	05db      	lsls	r3, r3, #23
 80082cc:	4616      	mov	r6, r2
 80082ce:	d505      	bpl.n	80082dc <__swrite+0x1e>
 80082d0:	2302      	movs	r3, #2
 80082d2:	2200      	movs	r2, #0
 80082d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082d8:	f000 f8d4 	bl	8008484 <_lseek_r>
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	4632      	mov	r2, r6
 80082e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082e4:	4628      	mov	r0, r5
 80082e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	463b      	mov	r3, r7
 80082ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082f2:	f000 b8eb 	b.w	80084cc <_write_r>

080082f6 <__sseek>:
 80082f6:	b510      	push	{r4, lr}
 80082f8:	460c      	mov	r4, r1
 80082fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082fe:	f000 f8c1 	bl	8008484 <_lseek_r>
 8008302:	1c43      	adds	r3, r0, #1
 8008304:	89a3      	ldrh	r3, [r4, #12]
 8008306:	bf15      	itete	ne
 8008308:	6560      	strne	r0, [r4, #84]	@ 0x54
 800830a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800830e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008312:	81a3      	strheq	r3, [r4, #12]
 8008314:	bf18      	it	ne
 8008316:	81a3      	strhne	r3, [r4, #12]
 8008318:	bd10      	pop	{r4, pc}

0800831a <__sclose>:
 800831a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800831e:	f000 b8a1 	b.w	8008464 <_close_r>

08008322 <__swbuf_r>:
 8008322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008324:	460e      	mov	r6, r1
 8008326:	4614      	mov	r4, r2
 8008328:	4605      	mov	r5, r0
 800832a:	b118      	cbz	r0, 8008334 <__swbuf_r+0x12>
 800832c:	6a03      	ldr	r3, [r0, #32]
 800832e:	b90b      	cbnz	r3, 8008334 <__swbuf_r+0x12>
 8008330:	f7ff feee 	bl	8008110 <__sinit>
 8008334:	69a3      	ldr	r3, [r4, #24]
 8008336:	60a3      	str	r3, [r4, #8]
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	071a      	lsls	r2, r3, #28
 800833c:	d501      	bpl.n	8008342 <__swbuf_r+0x20>
 800833e:	6923      	ldr	r3, [r4, #16]
 8008340:	b943      	cbnz	r3, 8008354 <__swbuf_r+0x32>
 8008342:	4621      	mov	r1, r4
 8008344:	4628      	mov	r0, r5
 8008346:	f000 f82b 	bl	80083a0 <__swsetup_r>
 800834a:	b118      	cbz	r0, 8008354 <__swbuf_r+0x32>
 800834c:	f04f 37ff 	mov.w	r7, #4294967295
 8008350:	4638      	mov	r0, r7
 8008352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008354:	6823      	ldr	r3, [r4, #0]
 8008356:	b2f6      	uxtb	r6, r6
 8008358:	6922      	ldr	r2, [r4, #16]
 800835a:	4637      	mov	r7, r6
 800835c:	1a98      	subs	r0, r3, r2
 800835e:	6963      	ldr	r3, [r4, #20]
 8008360:	4283      	cmp	r3, r0
 8008362:	dc05      	bgt.n	8008370 <__swbuf_r+0x4e>
 8008364:	4621      	mov	r1, r4
 8008366:	4628      	mov	r0, r5
 8008368:	f002 feb6 	bl	800b0d8 <_fflush_r>
 800836c:	2800      	cmp	r0, #0
 800836e:	d1ed      	bne.n	800834c <__swbuf_r+0x2a>
 8008370:	68a3      	ldr	r3, [r4, #8]
 8008372:	3b01      	subs	r3, #1
 8008374:	60a3      	str	r3, [r4, #8]
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	6022      	str	r2, [r4, #0]
 800837c:	701e      	strb	r6, [r3, #0]
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	6962      	ldr	r2, [r4, #20]
 8008382:	429a      	cmp	r2, r3
 8008384:	d004      	beq.n	8008390 <__swbuf_r+0x6e>
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	07db      	lsls	r3, r3, #31
 800838a:	d5e1      	bpl.n	8008350 <__swbuf_r+0x2e>
 800838c:	2e0a      	cmp	r6, #10
 800838e:	d1df      	bne.n	8008350 <__swbuf_r+0x2e>
 8008390:	4621      	mov	r1, r4
 8008392:	4628      	mov	r0, r5
 8008394:	f002 fea0 	bl	800b0d8 <_fflush_r>
 8008398:	2800      	cmp	r0, #0
 800839a:	d0d9      	beq.n	8008350 <__swbuf_r+0x2e>
 800839c:	e7d6      	b.n	800834c <__swbuf_r+0x2a>
	...

080083a0 <__swsetup_r>:
 80083a0:	b538      	push	{r3, r4, r5, lr}
 80083a2:	4b29      	ldr	r3, [pc, #164]	@ (8008448 <__swsetup_r+0xa8>)
 80083a4:	4605      	mov	r5, r0
 80083a6:	460c      	mov	r4, r1
 80083a8:	6818      	ldr	r0, [r3, #0]
 80083aa:	b118      	cbz	r0, 80083b4 <__swsetup_r+0x14>
 80083ac:	6a03      	ldr	r3, [r0, #32]
 80083ae:	b90b      	cbnz	r3, 80083b4 <__swsetup_r+0x14>
 80083b0:	f7ff feae 	bl	8008110 <__sinit>
 80083b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083b8:	0719      	lsls	r1, r3, #28
 80083ba:	d422      	bmi.n	8008402 <__swsetup_r+0x62>
 80083bc:	06da      	lsls	r2, r3, #27
 80083be:	d407      	bmi.n	80083d0 <__swsetup_r+0x30>
 80083c0:	2209      	movs	r2, #9
 80083c2:	602a      	str	r2, [r5, #0]
 80083c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083c8:	f04f 30ff 	mov.w	r0, #4294967295
 80083cc:	81a3      	strh	r3, [r4, #12]
 80083ce:	e033      	b.n	8008438 <__swsetup_r+0x98>
 80083d0:	0758      	lsls	r0, r3, #29
 80083d2:	d512      	bpl.n	80083fa <__swsetup_r+0x5a>
 80083d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083d6:	b141      	cbz	r1, 80083ea <__swsetup_r+0x4a>
 80083d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083dc:	4299      	cmp	r1, r3
 80083de:	d002      	beq.n	80083e6 <__swsetup_r+0x46>
 80083e0:	4628      	mov	r0, r5
 80083e2:	f000 ff19 	bl	8009218 <_free_r>
 80083e6:	2300      	movs	r3, #0
 80083e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80083ea:	89a3      	ldrh	r3, [r4, #12]
 80083ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80083f0:	81a3      	strh	r3, [r4, #12]
 80083f2:	2300      	movs	r3, #0
 80083f4:	6063      	str	r3, [r4, #4]
 80083f6:	6923      	ldr	r3, [r4, #16]
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	f043 0308 	orr.w	r3, r3, #8
 8008400:	81a3      	strh	r3, [r4, #12]
 8008402:	6923      	ldr	r3, [r4, #16]
 8008404:	b94b      	cbnz	r3, 800841a <__swsetup_r+0x7a>
 8008406:	89a3      	ldrh	r3, [r4, #12]
 8008408:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800840c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008410:	d003      	beq.n	800841a <__swsetup_r+0x7a>
 8008412:	4621      	mov	r1, r4
 8008414:	4628      	mov	r0, r5
 8008416:	f002 feac 	bl	800b172 <__smakebuf_r>
 800841a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800841e:	f013 0201 	ands.w	r2, r3, #1
 8008422:	d00a      	beq.n	800843a <__swsetup_r+0x9a>
 8008424:	2200      	movs	r2, #0
 8008426:	60a2      	str	r2, [r4, #8]
 8008428:	6962      	ldr	r2, [r4, #20]
 800842a:	4252      	negs	r2, r2
 800842c:	61a2      	str	r2, [r4, #24]
 800842e:	6922      	ldr	r2, [r4, #16]
 8008430:	b942      	cbnz	r2, 8008444 <__swsetup_r+0xa4>
 8008432:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008436:	d1c5      	bne.n	80083c4 <__swsetup_r+0x24>
 8008438:	bd38      	pop	{r3, r4, r5, pc}
 800843a:	0799      	lsls	r1, r3, #30
 800843c:	bf58      	it	pl
 800843e:	6962      	ldrpl	r2, [r4, #20]
 8008440:	60a2      	str	r2, [r4, #8]
 8008442:	e7f4      	b.n	800842e <__swsetup_r+0x8e>
 8008444:	2000      	movs	r0, #0
 8008446:	e7f7      	b.n	8008438 <__swsetup_r+0x98>
 8008448:	2000001c 	.word	0x2000001c

0800844c <memset>:
 800844c:	4402      	add	r2, r0
 800844e:	4603      	mov	r3, r0
 8008450:	4293      	cmp	r3, r2
 8008452:	d100      	bne.n	8008456 <memset+0xa>
 8008454:	4770      	bx	lr
 8008456:	f803 1b01 	strb.w	r1, [r3], #1
 800845a:	e7f9      	b.n	8008450 <memset+0x4>

0800845c <_localeconv_r>:
 800845c:	4800      	ldr	r0, [pc, #0]	@ (8008460 <_localeconv_r+0x4>)
 800845e:	4770      	bx	lr
 8008460:	2000015c 	.word	0x2000015c

08008464 <_close_r>:
 8008464:	b538      	push	{r3, r4, r5, lr}
 8008466:	2300      	movs	r3, #0
 8008468:	4d05      	ldr	r5, [pc, #20]	@ (8008480 <_close_r+0x1c>)
 800846a:	4604      	mov	r4, r0
 800846c:	4608      	mov	r0, r1
 800846e:	602b      	str	r3, [r5, #0]
 8008470:	f7f9 fd3d 	bl	8001eee <_close>
 8008474:	1c43      	adds	r3, r0, #1
 8008476:	d102      	bne.n	800847e <_close_r+0x1a>
 8008478:	682b      	ldr	r3, [r5, #0]
 800847a:	b103      	cbz	r3, 800847e <_close_r+0x1a>
 800847c:	6023      	str	r3, [r4, #0]
 800847e:	bd38      	pop	{r3, r4, r5, pc}
 8008480:	20000608 	.word	0x20000608

08008484 <_lseek_r>:
 8008484:	b538      	push	{r3, r4, r5, lr}
 8008486:	4604      	mov	r4, r0
 8008488:	4d06      	ldr	r5, [pc, #24]	@ (80084a4 <_lseek_r+0x20>)
 800848a:	4608      	mov	r0, r1
 800848c:	4611      	mov	r1, r2
 800848e:	2200      	movs	r2, #0
 8008490:	602a      	str	r2, [r5, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	f7f9 fd52 	bl	8001f3c <_lseek>
 8008498:	1c43      	adds	r3, r0, #1
 800849a:	d102      	bne.n	80084a2 <_lseek_r+0x1e>
 800849c:	682b      	ldr	r3, [r5, #0]
 800849e:	b103      	cbz	r3, 80084a2 <_lseek_r+0x1e>
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	bd38      	pop	{r3, r4, r5, pc}
 80084a4:	20000608 	.word	0x20000608

080084a8 <_read_r>:
 80084a8:	b538      	push	{r3, r4, r5, lr}
 80084aa:	4604      	mov	r4, r0
 80084ac:	4d06      	ldr	r5, [pc, #24]	@ (80084c8 <_read_r+0x20>)
 80084ae:	4608      	mov	r0, r1
 80084b0:	4611      	mov	r1, r2
 80084b2:	2200      	movs	r2, #0
 80084b4:	602a      	str	r2, [r5, #0]
 80084b6:	461a      	mov	r2, r3
 80084b8:	f7f9 fce0 	bl	8001e7c <_read>
 80084bc:	1c43      	adds	r3, r0, #1
 80084be:	d102      	bne.n	80084c6 <_read_r+0x1e>
 80084c0:	682b      	ldr	r3, [r5, #0]
 80084c2:	b103      	cbz	r3, 80084c6 <_read_r+0x1e>
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	bd38      	pop	{r3, r4, r5, pc}
 80084c8:	20000608 	.word	0x20000608

080084cc <_write_r>:
 80084cc:	b538      	push	{r3, r4, r5, lr}
 80084ce:	4604      	mov	r4, r0
 80084d0:	4d06      	ldr	r5, [pc, #24]	@ (80084ec <_write_r+0x20>)
 80084d2:	4608      	mov	r0, r1
 80084d4:	4611      	mov	r1, r2
 80084d6:	2200      	movs	r2, #0
 80084d8:	602a      	str	r2, [r5, #0]
 80084da:	461a      	mov	r2, r3
 80084dc:	f7f9 fceb 	bl	8001eb6 <_write>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_write_r+0x1e>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_write_r+0x1e>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	20000608 	.word	0x20000608

080084f0 <__errno>:
 80084f0:	4b01      	ldr	r3, [pc, #4]	@ (80084f8 <__errno+0x8>)
 80084f2:	6818      	ldr	r0, [r3, #0]
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	2000001c 	.word	0x2000001c

080084fc <__libc_init_array>:
 80084fc:	b570      	push	{r4, r5, r6, lr}
 80084fe:	4d0d      	ldr	r5, [pc, #52]	@ (8008534 <__libc_init_array+0x38>)
 8008500:	2600      	movs	r6, #0
 8008502:	4c0d      	ldr	r4, [pc, #52]	@ (8008538 <__libc_init_array+0x3c>)
 8008504:	1b64      	subs	r4, r4, r5
 8008506:	10a4      	asrs	r4, r4, #2
 8008508:	42a6      	cmp	r6, r4
 800850a:	d109      	bne.n	8008520 <__libc_init_array+0x24>
 800850c:	4d0b      	ldr	r5, [pc, #44]	@ (800853c <__libc_init_array+0x40>)
 800850e:	2600      	movs	r6, #0
 8008510:	4c0b      	ldr	r4, [pc, #44]	@ (8008540 <__libc_init_array+0x44>)
 8008512:	f003 fe71 	bl	800c1f8 <_init>
 8008516:	1b64      	subs	r4, r4, r5
 8008518:	10a4      	asrs	r4, r4, #2
 800851a:	42a6      	cmp	r6, r4
 800851c:	d105      	bne.n	800852a <__libc_init_array+0x2e>
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	f855 3b04 	ldr.w	r3, [r5], #4
 8008524:	3601      	adds	r6, #1
 8008526:	4798      	blx	r3
 8008528:	e7ee      	b.n	8008508 <__libc_init_array+0xc>
 800852a:	f855 3b04 	ldr.w	r3, [r5], #4
 800852e:	3601      	adds	r6, #1
 8008530:	4798      	blx	r3
 8008532:	e7f2      	b.n	800851a <__libc_init_array+0x1e>
 8008534:	0800c8b8 	.word	0x0800c8b8
 8008538:	0800c8b8 	.word	0x0800c8b8
 800853c:	0800c8b8 	.word	0x0800c8b8
 8008540:	0800c8bc 	.word	0x0800c8bc

08008544 <__retarget_lock_init_recursive>:
 8008544:	4770      	bx	lr

08008546 <__retarget_lock_acquire_recursive>:
 8008546:	4770      	bx	lr

08008548 <__retarget_lock_release_recursive>:
 8008548:	4770      	bx	lr

0800854a <memchr>:
 800854a:	b2c9      	uxtb	r1, r1
 800854c:	4603      	mov	r3, r0
 800854e:	4402      	add	r2, r0
 8008550:	b510      	push	{r4, lr}
 8008552:	4293      	cmp	r3, r2
 8008554:	4618      	mov	r0, r3
 8008556:	d101      	bne.n	800855c <memchr+0x12>
 8008558:	2000      	movs	r0, #0
 800855a:	e003      	b.n	8008564 <memchr+0x1a>
 800855c:	7804      	ldrb	r4, [r0, #0]
 800855e:	3301      	adds	r3, #1
 8008560:	428c      	cmp	r4, r1
 8008562:	d1f6      	bne.n	8008552 <memchr+0x8>
 8008564:	bd10      	pop	{r4, pc}
	...

08008568 <nanf>:
 8008568:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008570 <nanf+0x8>
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	7fc00000 	.word	0x7fc00000

08008574 <quorem>:
 8008574:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	6903      	ldr	r3, [r0, #16]
 800857a:	4607      	mov	r7, r0
 800857c:	690c      	ldr	r4, [r1, #16]
 800857e:	42a3      	cmp	r3, r4
 8008580:	f2c0 8083 	blt.w	800868a <quorem+0x116>
 8008584:	3c01      	subs	r4, #1
 8008586:	f100 0514 	add.w	r5, r0, #20
 800858a:	f101 0814 	add.w	r8, r1, #20
 800858e:	00a3      	lsls	r3, r4, #2
 8008590:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008594:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008598:	9300      	str	r3, [sp, #0]
 800859a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085a4:	3301      	adds	r3, #1
 80085a6:	429a      	cmp	r2, r3
 80085a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80085ac:	d331      	bcc.n	8008612 <quorem+0x9e>
 80085ae:	f04f 0a00 	mov.w	sl, #0
 80085b2:	46c4      	mov	ip, r8
 80085b4:	46ae      	mov	lr, r5
 80085b6:	46d3      	mov	fp, sl
 80085b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80085bc:	b298      	uxth	r0, r3
 80085be:	45e1      	cmp	r9, ip
 80085c0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80085c4:	fb06 a000 	mla	r0, r6, r0, sl
 80085c8:	ea4f 4210 	mov.w	r2, r0, lsr #16
 80085cc:	b280      	uxth	r0, r0
 80085ce:	fb06 2303 	mla	r3, r6, r3, r2
 80085d2:	f8de 2000 	ldr.w	r2, [lr]
 80085d6:	b292      	uxth	r2, r2
 80085d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085dc:	eba2 0200 	sub.w	r2, r2, r0
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	f8de 0000 	ldr.w	r0, [lr]
 80085e6:	445a      	add	r2, fp
 80085e8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80085ec:	b292      	uxth	r2, r2
 80085ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80085f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80085f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80085fa:	f84e 2b04 	str.w	r2, [lr], #4
 80085fe:	d2db      	bcs.n	80085b8 <quorem+0x44>
 8008600:	9b00      	ldr	r3, [sp, #0]
 8008602:	58eb      	ldr	r3, [r5, r3]
 8008604:	b92b      	cbnz	r3, 8008612 <quorem+0x9e>
 8008606:	9b01      	ldr	r3, [sp, #4]
 8008608:	3b04      	subs	r3, #4
 800860a:	429d      	cmp	r5, r3
 800860c:	461a      	mov	r2, r3
 800860e:	d330      	bcc.n	8008672 <quorem+0xfe>
 8008610:	613c      	str	r4, [r7, #16]
 8008612:	4638      	mov	r0, r7
 8008614:	f001 f9c6 	bl	80099a4 <__mcmp>
 8008618:	2800      	cmp	r0, #0
 800861a:	db26      	blt.n	800866a <quorem+0xf6>
 800861c:	4629      	mov	r1, r5
 800861e:	2000      	movs	r0, #0
 8008620:	f858 2b04 	ldr.w	r2, [r8], #4
 8008624:	f8d1 c000 	ldr.w	ip, [r1]
 8008628:	fa1f fe82 	uxth.w	lr, r2
 800862c:	45c1      	cmp	r9, r8
 800862e:	fa1f f38c 	uxth.w	r3, ip
 8008632:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8008636:	eba3 030e 	sub.w	r3, r3, lr
 800863a:	4403      	add	r3, r0
 800863c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008640:	b29b      	uxth	r3, r3
 8008642:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008646:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800864a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800864e:	f841 3b04 	str.w	r3, [r1], #4
 8008652:	d2e5      	bcs.n	8008620 <quorem+0xac>
 8008654:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008658:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800865c:	b922      	cbnz	r2, 8008668 <quorem+0xf4>
 800865e:	3b04      	subs	r3, #4
 8008660:	429d      	cmp	r5, r3
 8008662:	461a      	mov	r2, r3
 8008664:	d30b      	bcc.n	800867e <quorem+0x10a>
 8008666:	613c      	str	r4, [r7, #16]
 8008668:	3601      	adds	r6, #1
 800866a:	4630      	mov	r0, r6
 800866c:	b003      	add	sp, #12
 800866e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008672:	6812      	ldr	r2, [r2, #0]
 8008674:	3b04      	subs	r3, #4
 8008676:	2a00      	cmp	r2, #0
 8008678:	d1ca      	bne.n	8008610 <quorem+0x9c>
 800867a:	3c01      	subs	r4, #1
 800867c:	e7c5      	b.n	800860a <quorem+0x96>
 800867e:	6812      	ldr	r2, [r2, #0]
 8008680:	3b04      	subs	r3, #4
 8008682:	2a00      	cmp	r2, #0
 8008684:	d1ef      	bne.n	8008666 <quorem+0xf2>
 8008686:	3c01      	subs	r4, #1
 8008688:	e7ea      	b.n	8008660 <quorem+0xec>
 800868a:	2000      	movs	r0, #0
 800868c:	e7ee      	b.n	800866c <quorem+0xf8>
	...

08008690 <_dtoa_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	69c7      	ldr	r7, [r0, #28]
 8008696:	b099      	sub	sp, #100	@ 0x64
 8008698:	4683      	mov	fp, r0
 800869a:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800869c:	9109      	str	r1, [sp, #36]	@ 0x24
 800869e:	920e      	str	r2, [sp, #56]	@ 0x38
 80086a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086a2:	ec55 4b10 	vmov	r4, r5, d0
 80086a6:	ed8d 0b02 	vstr	d0, [sp, #8]
 80086aa:	b97f      	cbnz	r7, 80086cc <_dtoa_r+0x3c>
 80086ac:	2010      	movs	r0, #16
 80086ae:	f000 fdfd 	bl	80092ac <malloc>
 80086b2:	4602      	mov	r2, r0
 80086b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80086b8:	b920      	cbnz	r0, 80086c4 <_dtoa_r+0x34>
 80086ba:	4ba7      	ldr	r3, [pc, #668]	@ (8008958 <_dtoa_r+0x2c8>)
 80086bc:	21ef      	movs	r1, #239	@ 0xef
 80086be:	48a7      	ldr	r0, [pc, #668]	@ (800895c <_dtoa_r+0x2cc>)
 80086c0:	f002 fe0a 	bl	800b2d8 <__assert_func>
 80086c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80086c8:	6007      	str	r7, [r0, #0]
 80086ca:	60c7      	str	r7, [r0, #12]
 80086cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80086d0:	6819      	ldr	r1, [r3, #0]
 80086d2:	b159      	cbz	r1, 80086ec <_dtoa_r+0x5c>
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	2301      	movs	r3, #1
 80086d8:	4658      	mov	r0, fp
 80086da:	4093      	lsls	r3, r2
 80086dc:	604a      	str	r2, [r1, #4]
 80086de:	608b      	str	r3, [r1, #8]
 80086e0:	f000 feda 	bl	8009498 <_Bfree>
 80086e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80086e8:	2200      	movs	r2, #0
 80086ea:	601a      	str	r2, [r3, #0]
 80086ec:	1e2b      	subs	r3, r5, #0
 80086ee:	bfb7      	itett	lt
 80086f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80086f4:	2300      	movge	r3, #0
 80086f6:	2201      	movlt	r2, #1
 80086f8:	9303      	strlt	r3, [sp, #12]
 80086fa:	bfa8      	it	ge
 80086fc:	6033      	strge	r3, [r6, #0]
 80086fe:	9f03      	ldr	r7, [sp, #12]
 8008700:	4b97      	ldr	r3, [pc, #604]	@ (8008960 <_dtoa_r+0x2d0>)
 8008702:	bfb8      	it	lt
 8008704:	6032      	strlt	r2, [r6, #0]
 8008706:	43bb      	bics	r3, r7
 8008708:	d112      	bne.n	8008730 <_dtoa_r+0xa0>
 800870a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800870e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008710:	6013      	str	r3, [r2, #0]
 8008712:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008716:	4323      	orrs	r3, r4
 8008718:	f000 854c 	beq.w	80091b4 <_dtoa_r+0xb24>
 800871c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800871e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008974 <_dtoa_r+0x2e4>
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 854e 	beq.w	80091c4 <_dtoa_r+0xb34>
 8008728:	f10a 0303 	add.w	r3, sl, #3
 800872c:	f000 bd48 	b.w	80091c0 <_dtoa_r+0xb30>
 8008730:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008734:	2200      	movs	r2, #0
 8008736:	2300      	movs	r3, #0
 8008738:	ec51 0b17 	vmov	r0, r1, d7
 800873c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008740:	f7f8 f9d6 	bl	8000af0 <__aeabi_dcmpeq>
 8008744:	4680      	mov	r8, r0
 8008746:	b158      	cbz	r0, 8008760 <_dtoa_r+0xd0>
 8008748:	2301      	movs	r3, #1
 800874a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800874c:	6013      	str	r3, [r2, #0]
 800874e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008750:	b113      	cbz	r3, 8008758 <_dtoa_r+0xc8>
 8008752:	4b84      	ldr	r3, [pc, #528]	@ (8008964 <_dtoa_r+0x2d4>)
 8008754:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008756:	6013      	str	r3, [r2, #0]
 8008758:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8008978 <_dtoa_r+0x2e8>
 800875c:	f000 bd32 	b.w	80091c4 <_dtoa_r+0xb34>
 8008760:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008764:	aa16      	add	r2, sp, #88	@ 0x58
 8008766:	a917      	add	r1, sp, #92	@ 0x5c
 8008768:	4658      	mov	r0, fp
 800876a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800876e:	f001 fa41 	bl	8009bf4 <__d2b>
 8008772:	4681      	mov	r9, r0
 8008774:	2e00      	cmp	r6, #0
 8008776:	d075      	beq.n	8008864 <_dtoa_r+0x1d4>
 8008778:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800877a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800877e:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008782:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008786:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800878a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800878e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008792:	4619      	mov	r1, r3
 8008794:	2200      	movs	r2, #0
 8008796:	4b74      	ldr	r3, [pc, #464]	@ (8008968 <_dtoa_r+0x2d8>)
 8008798:	f7f7 fd8a 	bl	80002b0 <__aeabi_dsub>
 800879c:	a368      	add	r3, pc, #416	@ (adr r3, 8008940 <_dtoa_r+0x2b0>)
 800879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a2:	f7f7 ff3d 	bl	8000620 <__aeabi_dmul>
 80087a6:	a368      	add	r3, pc, #416	@ (adr r3, 8008948 <_dtoa_r+0x2b8>)
 80087a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ac:	f7f7 fd82 	bl	80002b4 <__adddf3>
 80087b0:	4604      	mov	r4, r0
 80087b2:	460d      	mov	r5, r1
 80087b4:	4630      	mov	r0, r6
 80087b6:	f7f7 fec9 	bl	800054c <__aeabi_i2d>
 80087ba:	a365      	add	r3, pc, #404	@ (adr r3, 8008950 <_dtoa_r+0x2c0>)
 80087bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c0:	f7f7 ff2e 	bl	8000620 <__aeabi_dmul>
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	4620      	mov	r0, r4
 80087ca:	4629      	mov	r1, r5
 80087cc:	f7f7 fd72 	bl	80002b4 <__adddf3>
 80087d0:	4604      	mov	r4, r0
 80087d2:	460d      	mov	r5, r1
 80087d4:	f7f8 f9d4 	bl	8000b80 <__aeabi_d2iz>
 80087d8:	2200      	movs	r2, #0
 80087da:	4607      	mov	r7, r0
 80087dc:	2300      	movs	r3, #0
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f8 f98f 	bl	8000b04 <__aeabi_dcmplt>
 80087e6:	b140      	cbz	r0, 80087fa <_dtoa_r+0x16a>
 80087e8:	4638      	mov	r0, r7
 80087ea:	f7f7 feaf 	bl	800054c <__aeabi_i2d>
 80087ee:	4622      	mov	r2, r4
 80087f0:	462b      	mov	r3, r5
 80087f2:	f7f8 f97d 	bl	8000af0 <__aeabi_dcmpeq>
 80087f6:	b900      	cbnz	r0, 80087fa <_dtoa_r+0x16a>
 80087f8:	3f01      	subs	r7, #1
 80087fa:	2f16      	cmp	r7, #22
 80087fc:	d851      	bhi.n	80088a2 <_dtoa_r+0x212>
 80087fe:	4b5b      	ldr	r3, [pc, #364]	@ (800896c <_dtoa_r+0x2dc>)
 8008800:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f7f8 f97a 	bl	8000b04 <__aeabi_dcmplt>
 8008810:	2800      	cmp	r0, #0
 8008812:	d048      	beq.n	80088a6 <_dtoa_r+0x216>
 8008814:	3f01      	subs	r7, #1
 8008816:	2300      	movs	r3, #0
 8008818:	9312      	str	r3, [sp, #72]	@ 0x48
 800881a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800881c:	1b9b      	subs	r3, r3, r6
 800881e:	1e5a      	subs	r2, r3, #1
 8008820:	bf46      	itte	mi
 8008822:	f1c3 0801 	rsbmi	r8, r3, #1
 8008826:	2300      	movmi	r3, #0
 8008828:	f04f 0800 	movpl.w	r8, #0
 800882c:	9208      	str	r2, [sp, #32]
 800882e:	bf48      	it	mi
 8008830:	9308      	strmi	r3, [sp, #32]
 8008832:	2f00      	cmp	r7, #0
 8008834:	db39      	blt.n	80088aa <_dtoa_r+0x21a>
 8008836:	9b08      	ldr	r3, [sp, #32]
 8008838:	970f      	str	r7, [sp, #60]	@ 0x3c
 800883a:	443b      	add	r3, r7
 800883c:	9308      	str	r3, [sp, #32]
 800883e:	2300      	movs	r3, #0
 8008840:	930a      	str	r3, [sp, #40]	@ 0x28
 8008842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008844:	2b09      	cmp	r3, #9
 8008846:	d864      	bhi.n	8008912 <_dtoa_r+0x282>
 8008848:	2b05      	cmp	r3, #5
 800884a:	bfc5      	ittet	gt
 800884c:	3b04      	subgt	r3, #4
 800884e:	2400      	movgt	r4, #0
 8008850:	2401      	movle	r4, #1
 8008852:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008856:	3b02      	subs	r3, #2
 8008858:	2b03      	cmp	r3, #3
 800885a:	d865      	bhi.n	8008928 <_dtoa_r+0x298>
 800885c:	e8df f003 	tbb	[pc, r3]
 8008860:	5737392c 	.word	0x5737392c
 8008864:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008868:	441e      	add	r6, r3
 800886a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800886e:	2b20      	cmp	r3, #32
 8008870:	bfc9      	itett	gt
 8008872:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008876:	f1c3 0320 	rsble	r3, r3, #32
 800887a:	409f      	lslgt	r7, r3
 800887c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008880:	bfd8      	it	le
 8008882:	fa04 f003 	lslle.w	r0, r4, r3
 8008886:	f106 36ff 	add.w	r6, r6, #4294967295
 800888a:	bfc4      	itt	gt
 800888c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008890:	ea47 0003 	orrgt.w	r0, r7, r3
 8008894:	f7f7 fe4a 	bl	800052c <__aeabi_ui2d>
 8008898:	2201      	movs	r2, #1
 800889a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800889e:	9214      	str	r2, [sp, #80]	@ 0x50
 80088a0:	e777      	b.n	8008792 <_dtoa_r+0x102>
 80088a2:	2301      	movs	r3, #1
 80088a4:	e7b8      	b.n	8008818 <_dtoa_r+0x188>
 80088a6:	9012      	str	r0, [sp, #72]	@ 0x48
 80088a8:	e7b7      	b.n	800881a <_dtoa_r+0x18a>
 80088aa:	427b      	negs	r3, r7
 80088ac:	eba8 0807 	sub.w	r8, r8, r7
 80088b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80088b2:	2300      	movs	r3, #0
 80088b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088b6:	e7c4      	b.n	8008842 <_dtoa_r+0x1b2>
 80088b8:	2300      	movs	r3, #0
 80088ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088be:	2b00      	cmp	r3, #0
 80088c0:	dc35      	bgt.n	800892e <_dtoa_r+0x29e>
 80088c2:	2301      	movs	r3, #1
 80088c4:	461a      	mov	r2, r3
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	9307      	str	r3, [sp, #28]
 80088ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80088cc:	e00b      	b.n	80088e6 <_dtoa_r+0x256>
 80088ce:	2301      	movs	r3, #1
 80088d0:	e7f3      	b.n	80088ba <_dtoa_r+0x22a>
 80088d2:	2300      	movs	r3, #0
 80088d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088d8:	18fb      	adds	r3, r7, r3
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	3301      	adds	r3, #1
 80088de:	2b01      	cmp	r3, #1
 80088e0:	9307      	str	r3, [sp, #28]
 80088e2:	bfb8      	it	lt
 80088e4:	2301      	movlt	r3, #1
 80088e6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80088ea:	2100      	movs	r1, #0
 80088ec:	2204      	movs	r2, #4
 80088ee:	f102 0514 	add.w	r5, r2, #20
 80088f2:	429d      	cmp	r5, r3
 80088f4:	d91f      	bls.n	8008936 <_dtoa_r+0x2a6>
 80088f6:	6041      	str	r1, [r0, #4]
 80088f8:	4658      	mov	r0, fp
 80088fa:	f000 fd8d 	bl	8009418 <_Balloc>
 80088fe:	4682      	mov	sl, r0
 8008900:	2800      	cmp	r0, #0
 8008902:	d13b      	bne.n	800897c <_dtoa_r+0x2ec>
 8008904:	4b1a      	ldr	r3, [pc, #104]	@ (8008970 <_dtoa_r+0x2e0>)
 8008906:	4602      	mov	r2, r0
 8008908:	f240 11af 	movw	r1, #431	@ 0x1af
 800890c:	e6d7      	b.n	80086be <_dtoa_r+0x2e>
 800890e:	2301      	movs	r3, #1
 8008910:	e7e0      	b.n	80088d4 <_dtoa_r+0x244>
 8008912:	2401      	movs	r4, #1
 8008914:	2300      	movs	r3, #0
 8008916:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008918:	9309      	str	r3, [sp, #36]	@ 0x24
 800891a:	f04f 33ff 	mov.w	r3, #4294967295
 800891e:	2200      	movs	r2, #0
 8008920:	9300      	str	r3, [sp, #0]
 8008922:	9307      	str	r3, [sp, #28]
 8008924:	2312      	movs	r3, #18
 8008926:	e7d0      	b.n	80088ca <_dtoa_r+0x23a>
 8008928:	2301      	movs	r3, #1
 800892a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800892c:	e7f5      	b.n	800891a <_dtoa_r+0x28a>
 800892e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	9307      	str	r3, [sp, #28]
 8008934:	e7d7      	b.n	80088e6 <_dtoa_r+0x256>
 8008936:	3101      	adds	r1, #1
 8008938:	0052      	lsls	r2, r2, #1
 800893a:	e7d8      	b.n	80088ee <_dtoa_r+0x25e>
 800893c:	f3af 8000 	nop.w
 8008940:	636f4361 	.word	0x636f4361
 8008944:	3fd287a7 	.word	0x3fd287a7
 8008948:	8b60c8b3 	.word	0x8b60c8b3
 800894c:	3fc68a28 	.word	0x3fc68a28
 8008950:	509f79fb 	.word	0x509f79fb
 8008954:	3fd34413 	.word	0x3fd34413
 8008958:	0800c45a 	.word	0x0800c45a
 800895c:	0800c471 	.word	0x0800c471
 8008960:	7ff00000 	.word	0x7ff00000
 8008964:	0800c425 	.word	0x0800c425
 8008968:	3ff80000 	.word	0x3ff80000
 800896c:	0800c568 	.word	0x0800c568
 8008970:	0800c4c9 	.word	0x0800c4c9
 8008974:	0800c456 	.word	0x0800c456
 8008978:	0800c424 	.word	0x0800c424
 800897c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008980:	6018      	str	r0, [r3, #0]
 8008982:	9b07      	ldr	r3, [sp, #28]
 8008984:	2b0e      	cmp	r3, #14
 8008986:	f200 80a4 	bhi.w	8008ad2 <_dtoa_r+0x442>
 800898a:	2c00      	cmp	r4, #0
 800898c:	f000 80a1 	beq.w	8008ad2 <_dtoa_r+0x442>
 8008990:	2f00      	cmp	r7, #0
 8008992:	dd33      	ble.n	80089fc <_dtoa_r+0x36c>
 8008994:	f007 020f 	and.w	r2, r7, #15
 8008998:	4bac      	ldr	r3, [pc, #688]	@ (8008c4c <_dtoa_r+0x5bc>)
 800899a:	05f8      	lsls	r0, r7, #23
 800899c:	ea4f 1427 	mov.w	r4, r7, asr #4
 80089a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089a4:	ed93 7b00 	vldr	d7, [r3]
 80089a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80089ac:	d516      	bpl.n	80089dc <_dtoa_r+0x34c>
 80089ae:	4ba8      	ldr	r3, [pc, #672]	@ (8008c50 <_dtoa_r+0x5c0>)
 80089b0:	f004 040f 	and.w	r4, r4, #15
 80089b4:	2603      	movs	r6, #3
 80089b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089be:	f7f7 ff59 	bl	8000874 <__aeabi_ddiv>
 80089c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089c6:	4da2      	ldr	r5, [pc, #648]	@ (8008c50 <_dtoa_r+0x5c0>)
 80089c8:	b954      	cbnz	r4, 80089e0 <_dtoa_r+0x350>
 80089ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089d2:	f7f7 ff4f 	bl	8000874 <__aeabi_ddiv>
 80089d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089da:	e028      	b.n	8008a2e <_dtoa_r+0x39e>
 80089dc:	2602      	movs	r6, #2
 80089de:	e7f2      	b.n	80089c6 <_dtoa_r+0x336>
 80089e0:	07e1      	lsls	r1, r4, #31
 80089e2:	d508      	bpl.n	80089f6 <_dtoa_r+0x366>
 80089e4:	3601      	adds	r6, #1
 80089e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089ee:	f7f7 fe17 	bl	8000620 <__aeabi_dmul>
 80089f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089f6:	1064      	asrs	r4, r4, #1
 80089f8:	3508      	adds	r5, #8
 80089fa:	e7e5      	b.n	80089c8 <_dtoa_r+0x338>
 80089fc:	f000 80d2 	beq.w	8008ba4 <_dtoa_r+0x514>
 8008a00:	427c      	negs	r4, r7
 8008a02:	4b92      	ldr	r3, [pc, #584]	@ (8008c4c <_dtoa_r+0x5bc>)
 8008a04:	4d92      	ldr	r5, [pc, #584]	@ (8008c50 <_dtoa_r+0x5c0>)
 8008a06:	2602      	movs	r6, #2
 8008a08:	f004 020f 	and.w	r2, r4, #15
 8008a0c:	1124      	asrs	r4, r4, #4
 8008a0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1a:	f7f7 fe01 	bl	8000620 <__aeabi_dmul>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a24:	2c00      	cmp	r4, #0
 8008a26:	f040 80b2 	bne.w	8008b8e <_dtoa_r+0x4fe>
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1d3      	bne.n	80089d6 <_dtoa_r+0x346>
 8008a2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 80b7 	beq.w	8008ba8 <_dtoa_r+0x518>
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	4b85      	ldr	r3, [pc, #532]	@ (8008c54 <_dtoa_r+0x5c4>)
 8008a3e:	4620      	mov	r0, r4
 8008a40:	4629      	mov	r1, r5
 8008a42:	f7f8 f85f 	bl	8000b04 <__aeabi_dcmplt>
 8008a46:	2800      	cmp	r0, #0
 8008a48:	f000 80ae 	beq.w	8008ba8 <_dtoa_r+0x518>
 8008a4c:	9b07      	ldr	r3, [sp, #28]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	f000 80aa 	beq.w	8008ba8 <_dtoa_r+0x518>
 8008a54:	9b00      	ldr	r3, [sp, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	dd37      	ble.n	8008aca <_dtoa_r+0x43a>
 8008a5a:	1e7b      	subs	r3, r7, #1
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	2200      	movs	r2, #0
 8008a60:	4629      	mov	r1, r5
 8008a62:	9304      	str	r3, [sp, #16]
 8008a64:	3601      	adds	r6, #1
 8008a66:	4b7c      	ldr	r3, [pc, #496]	@ (8008c58 <_dtoa_r+0x5c8>)
 8008a68:	f7f7 fdda 	bl	8000620 <__aeabi_dmul>
 8008a6c:	9c00      	ldr	r4, [sp, #0]
 8008a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7f7 fd6a 	bl	800054c <__aeabi_i2d>
 8008a78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a7c:	f7f7 fdd0 	bl	8000620 <__aeabi_dmul>
 8008a80:	2200      	movs	r2, #0
 8008a82:	4b76      	ldr	r3, [pc, #472]	@ (8008c5c <_dtoa_r+0x5cc>)
 8008a84:	f7f7 fc16 	bl	80002b4 <__adddf3>
 8008a88:	4605      	mov	r5, r0
 8008a8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008a8e:	2c00      	cmp	r4, #0
 8008a90:	f040 808d 	bne.w	8008bae <_dtoa_r+0x51e>
 8008a94:	2200      	movs	r2, #0
 8008a96:	4b72      	ldr	r3, [pc, #456]	@ (8008c60 <_dtoa_r+0x5d0>)
 8008a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a9c:	f7f7 fc08 	bl	80002b0 <__aeabi_dsub>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008aa8:	462a      	mov	r2, r5
 8008aaa:	4633      	mov	r3, r6
 8008aac:	f7f8 f848 	bl	8000b40 <__aeabi_dcmpgt>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f040 828b 	bne.w	8008fcc <_dtoa_r+0x93c>
 8008ab6:	462a      	mov	r2, r5
 8008ab8:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008abc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ac0:	f7f8 f820 	bl	8000b04 <__aeabi_dcmplt>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	f040 8128 	bne.w	8008d1a <_dtoa_r+0x68a>
 8008aca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008ace:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008ad2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f2c0 815a 	blt.w	8008d8e <_dtoa_r+0x6fe>
 8008ada:	2f0e      	cmp	r7, #14
 8008adc:	f300 8157 	bgt.w	8008d8e <_dtoa_r+0x6fe>
 8008ae0:	4b5a      	ldr	r3, [pc, #360]	@ (8008c4c <_dtoa_r+0x5bc>)
 8008ae2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ae6:	ed93 7b00 	vldr	d7, [r3]
 8008aea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	ed8d 7b00 	vstr	d7, [sp]
 8008af2:	da03      	bge.n	8008afc <_dtoa_r+0x46c>
 8008af4:	9b07      	ldr	r3, [sp, #28]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	f340 8101 	ble.w	8008cfe <_dtoa_r+0x66e>
 8008afc:	4656      	mov	r6, sl
 8008afe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008b02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b06:	4620      	mov	r0, r4
 8008b08:	4629      	mov	r1, r5
 8008b0a:	f7f7 feb3 	bl	8000874 <__aeabi_ddiv>
 8008b0e:	f7f8 f837 	bl	8000b80 <__aeabi_d2iz>
 8008b12:	4680      	mov	r8, r0
 8008b14:	f7f7 fd1a 	bl	800054c <__aeabi_i2d>
 8008b18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b1c:	f7f7 fd80 	bl	8000620 <__aeabi_dmul>
 8008b20:	4602      	mov	r2, r0
 8008b22:	4620      	mov	r0, r4
 8008b24:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4629      	mov	r1, r5
 8008b2c:	f7f7 fbc0 	bl	80002b0 <__aeabi_dsub>
 8008b30:	9d07      	ldr	r5, [sp, #28]
 8008b32:	f806 4b01 	strb.w	r4, [r6], #1
 8008b36:	eba6 040a 	sub.w	r4, r6, sl
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	42a5      	cmp	r5, r4
 8008b40:	f040 8117 	bne.w	8008d72 <_dtoa_r+0x6e2>
 8008b44:	f7f7 fbb6 	bl	80002b4 <__adddf3>
 8008b48:	4604      	mov	r4, r0
 8008b4a:	460d      	mov	r5, r1
 8008b4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b50:	f7f7 fff6 	bl	8000b40 <__aeabi_dcmpgt>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	f040 80f9 	bne.w	8008d4c <_dtoa_r+0x6bc>
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b62:	f7f7 ffc5 	bl	8000af0 <__aeabi_dcmpeq>
 8008b66:	b118      	cbz	r0, 8008b70 <_dtoa_r+0x4e0>
 8008b68:	f018 0f01 	tst.w	r8, #1
 8008b6c:	f040 80ee 	bne.w	8008d4c <_dtoa_r+0x6bc>
 8008b70:	4649      	mov	r1, r9
 8008b72:	4658      	mov	r0, fp
 8008b74:	f000 fc90 	bl	8009498 <_Bfree>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	3701      	adds	r7, #1
 8008b7c:	7033      	strb	r3, [r6, #0]
 8008b7e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b80:	601f      	str	r7, [r3, #0]
 8008b82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f000 831d 	beq.w	80091c4 <_dtoa_r+0xb34>
 8008b8a:	601e      	str	r6, [r3, #0]
 8008b8c:	e31a      	b.n	80091c4 <_dtoa_r+0xb34>
 8008b8e:	07e2      	lsls	r2, r4, #31
 8008b90:	d505      	bpl.n	8008b9e <_dtoa_r+0x50e>
 8008b92:	3601      	adds	r6, #1
 8008b94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b98:	f7f7 fd42 	bl	8000620 <__aeabi_dmul>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	1064      	asrs	r4, r4, #1
 8008ba0:	3508      	adds	r5, #8
 8008ba2:	e73f      	b.n	8008a24 <_dtoa_r+0x394>
 8008ba4:	2602      	movs	r6, #2
 8008ba6:	e742      	b.n	8008a2e <_dtoa_r+0x39e>
 8008ba8:	9c07      	ldr	r4, [sp, #28]
 8008baa:	9704      	str	r7, [sp, #16]
 8008bac:	e761      	b.n	8008a72 <_dtoa_r+0x3e2>
 8008bae:	4b27      	ldr	r3, [pc, #156]	@ (8008c4c <_dtoa_r+0x5bc>)
 8008bb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bb6:	4454      	add	r4, sl
 8008bb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bbc:	2900      	cmp	r1, #0
 8008bbe:	d053      	beq.n	8008c68 <_dtoa_r+0x5d8>
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	4928      	ldr	r1, [pc, #160]	@ (8008c64 <_dtoa_r+0x5d4>)
 8008bc4:	f7f7 fe56 	bl	8000874 <__aeabi_ddiv>
 8008bc8:	4633      	mov	r3, r6
 8008bca:	4656      	mov	r6, sl
 8008bcc:	462a      	mov	r2, r5
 8008bce:	f7f7 fb6f 	bl	80002b0 <__aeabi_dsub>
 8008bd2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bda:	f7f7 ffd1 	bl	8000b80 <__aeabi_d2iz>
 8008bde:	4605      	mov	r5, r0
 8008be0:	f7f7 fcb4 	bl	800054c <__aeabi_i2d>
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	3530      	adds	r5, #48	@ 0x30
 8008bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bee:	f7f7 fb5f 	bl	80002b0 <__aeabi_dsub>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	f806 5b01 	strb.w	r5, [r6], #1
 8008bfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008bfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c02:	f7f7 ff7f 	bl	8000b04 <__aeabi_dcmplt>
 8008c06:	2800      	cmp	r0, #0
 8008c08:	d171      	bne.n	8008cee <_dtoa_r+0x65e>
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	4911      	ldr	r1, [pc, #68]	@ (8008c54 <_dtoa_r+0x5c4>)
 8008c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c12:	f7f7 fb4d 	bl	80002b0 <__aeabi_dsub>
 8008c16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c1a:	f7f7 ff73 	bl	8000b04 <__aeabi_dcmplt>
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	f040 8095 	bne.w	8008d4e <_dtoa_r+0x6be>
 8008c24:	42a6      	cmp	r6, r4
 8008c26:	f43f af50 	beq.w	8008aca <_dtoa_r+0x43a>
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c58 <_dtoa_r+0x5c8>)
 8008c2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008c32:	f7f7 fcf5 	bl	8000620 <__aeabi_dmul>
 8008c36:	2200      	movs	r2, #0
 8008c38:	4b07      	ldr	r3, [pc, #28]	@ (8008c58 <_dtoa_r+0x5c8>)
 8008c3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c42:	f7f7 fced 	bl	8000620 <__aeabi_dmul>
 8008c46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c4a:	e7c4      	b.n	8008bd6 <_dtoa_r+0x546>
 8008c4c:	0800c568 	.word	0x0800c568
 8008c50:	0800c540 	.word	0x0800c540
 8008c54:	3ff00000 	.word	0x3ff00000
 8008c58:	40240000 	.word	0x40240000
 8008c5c:	401c0000 	.word	0x401c0000
 8008c60:	40140000 	.word	0x40140000
 8008c64:	3fe00000 	.word	0x3fe00000
 8008c68:	4631      	mov	r1, r6
 8008c6a:	4656      	mov	r6, sl
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f7f7 fcd7 	bl	8000620 <__aeabi_dmul>
 8008c72:	9415      	str	r4, [sp, #84]	@ 0x54
 8008c74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c7c:	f7f7 ff80 	bl	8000b80 <__aeabi_d2iz>
 8008c80:	4605      	mov	r5, r0
 8008c82:	f7f7 fc63 	bl	800054c <__aeabi_i2d>
 8008c86:	4602      	mov	r2, r0
 8008c88:	3530      	adds	r5, #48	@ 0x30
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c90:	f7f7 fb0e 	bl	80002b0 <__aeabi_dsub>
 8008c94:	f806 5b01 	strb.w	r5, [r6], #1
 8008c98:	4602      	mov	r2, r0
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	42a6      	cmp	r6, r4
 8008c9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ca2:	f04f 0200 	mov.w	r2, #0
 8008ca6:	d124      	bne.n	8008cf2 <_dtoa_r+0x662>
 8008ca8:	4bac      	ldr	r3, [pc, #688]	@ (8008f5c <_dtoa_r+0x8cc>)
 8008caa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008cae:	f7f7 fb01 	bl	80002b4 <__adddf3>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cba:	f7f7 ff41 	bl	8000b40 <__aeabi_dcmpgt>
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d145      	bne.n	8008d4e <_dtoa_r+0x6be>
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	49a5      	ldr	r1, [pc, #660]	@ (8008f5c <_dtoa_r+0x8cc>)
 8008cc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008cca:	f7f7 faf1 	bl	80002b0 <__aeabi_dsub>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cd6:	f7f7 ff15 	bl	8000b04 <__aeabi_dcmplt>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	f43f aef5 	beq.w	8008aca <_dtoa_r+0x43a>
 8008ce0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008ce2:	1e73      	subs	r3, r6, #1
 8008ce4:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ce6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008cea:	2b30      	cmp	r3, #48	@ 0x30
 8008cec:	d0f8      	beq.n	8008ce0 <_dtoa_r+0x650>
 8008cee:	9f04      	ldr	r7, [sp, #16]
 8008cf0:	e73e      	b.n	8008b70 <_dtoa_r+0x4e0>
 8008cf2:	4b9b      	ldr	r3, [pc, #620]	@ (8008f60 <_dtoa_r+0x8d0>)
 8008cf4:	f7f7 fc94 	bl	8000620 <__aeabi_dmul>
 8008cf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cfc:	e7bc      	b.n	8008c78 <_dtoa_r+0x5e8>
 8008cfe:	d10c      	bne.n	8008d1a <_dtoa_r+0x68a>
 8008d00:	2200      	movs	r2, #0
 8008d02:	4b98      	ldr	r3, [pc, #608]	@ (8008f64 <_dtoa_r+0x8d4>)
 8008d04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d08:	f7f7 fc8a 	bl	8000620 <__aeabi_dmul>
 8008d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d10:	f7f7 ff0c 	bl	8000b2c <__aeabi_dcmpge>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	f000 8157 	beq.w	8008fc8 <_dtoa_r+0x938>
 8008d1a:	2400      	movs	r4, #0
 8008d1c:	4625      	mov	r5, r4
 8008d1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d20:	4656      	mov	r6, sl
 8008d22:	43db      	mvns	r3, r3
 8008d24:	9304      	str	r3, [sp, #16]
 8008d26:	2700      	movs	r7, #0
 8008d28:	4621      	mov	r1, r4
 8008d2a:	4658      	mov	r0, fp
 8008d2c:	f000 fbb4 	bl	8009498 <_Bfree>
 8008d30:	2d00      	cmp	r5, #0
 8008d32:	d0dc      	beq.n	8008cee <_dtoa_r+0x65e>
 8008d34:	b12f      	cbz	r7, 8008d42 <_dtoa_r+0x6b2>
 8008d36:	42af      	cmp	r7, r5
 8008d38:	d003      	beq.n	8008d42 <_dtoa_r+0x6b2>
 8008d3a:	4639      	mov	r1, r7
 8008d3c:	4658      	mov	r0, fp
 8008d3e:	f000 fbab 	bl	8009498 <_Bfree>
 8008d42:	4629      	mov	r1, r5
 8008d44:	4658      	mov	r0, fp
 8008d46:	f000 fba7 	bl	8009498 <_Bfree>
 8008d4a:	e7d0      	b.n	8008cee <_dtoa_r+0x65e>
 8008d4c:	9704      	str	r7, [sp, #16]
 8008d4e:	4633      	mov	r3, r6
 8008d50:	461e      	mov	r6, r3
 8008d52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d56:	2a39      	cmp	r2, #57	@ 0x39
 8008d58:	d107      	bne.n	8008d6a <_dtoa_r+0x6da>
 8008d5a:	459a      	cmp	sl, r3
 8008d5c:	d1f8      	bne.n	8008d50 <_dtoa_r+0x6c0>
 8008d5e:	9a04      	ldr	r2, [sp, #16]
 8008d60:	3201      	adds	r2, #1
 8008d62:	9204      	str	r2, [sp, #16]
 8008d64:	2230      	movs	r2, #48	@ 0x30
 8008d66:	f88a 2000 	strb.w	r2, [sl]
 8008d6a:	781a      	ldrb	r2, [r3, #0]
 8008d6c:	3201      	adds	r2, #1
 8008d6e:	701a      	strb	r2, [r3, #0]
 8008d70:	e7bd      	b.n	8008cee <_dtoa_r+0x65e>
 8008d72:	2200      	movs	r2, #0
 8008d74:	4b7a      	ldr	r3, [pc, #488]	@ (8008f60 <_dtoa_r+0x8d0>)
 8008d76:	f7f7 fc53 	bl	8000620 <__aeabi_dmul>
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4604      	mov	r4, r0
 8008d80:	460d      	mov	r5, r1
 8008d82:	f7f7 feb5 	bl	8000af0 <__aeabi_dcmpeq>
 8008d86:	2800      	cmp	r0, #0
 8008d88:	f43f aebb 	beq.w	8008b02 <_dtoa_r+0x472>
 8008d8c:	e6f0      	b.n	8008b70 <_dtoa_r+0x4e0>
 8008d8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008d90:	2a00      	cmp	r2, #0
 8008d92:	f000 80db 	beq.w	8008f4c <_dtoa_r+0x8bc>
 8008d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d98:	2a01      	cmp	r2, #1
 8008d9a:	f300 80bf 	bgt.w	8008f1c <_dtoa_r+0x88c>
 8008d9e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008da0:	2a00      	cmp	r2, #0
 8008da2:	f000 80b7 	beq.w	8008f14 <_dtoa_r+0x884>
 8008da6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008daa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008dac:	4646      	mov	r6, r8
 8008dae:	9a08      	ldr	r2, [sp, #32]
 8008db0:	2101      	movs	r1, #1
 8008db2:	4658      	mov	r0, fp
 8008db4:	4498      	add	r8, r3
 8008db6:	441a      	add	r2, r3
 8008db8:	9208      	str	r2, [sp, #32]
 8008dba:	f000 fc6d 	bl	8009698 <__i2b>
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	b15e      	cbz	r6, 8008dda <_dtoa_r+0x74a>
 8008dc2:	9b08      	ldr	r3, [sp, #32]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	dd08      	ble.n	8008dda <_dtoa_r+0x74a>
 8008dc8:	42b3      	cmp	r3, r6
 8008dca:	9a08      	ldr	r2, [sp, #32]
 8008dcc:	bfa8      	it	ge
 8008dce:	4633      	movge	r3, r6
 8008dd0:	eba8 0803 	sub.w	r8, r8, r3
 8008dd4:	1af6      	subs	r6, r6, r3
 8008dd6:	1ad3      	subs	r3, r2, r3
 8008dd8:	9308      	str	r3, [sp, #32]
 8008dda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ddc:	b1f3      	cbz	r3, 8008e1c <_dtoa_r+0x78c>
 8008dde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f000 80b7 	beq.w	8008f54 <_dtoa_r+0x8c4>
 8008de6:	b18c      	cbz	r4, 8008e0c <_dtoa_r+0x77c>
 8008de8:	4629      	mov	r1, r5
 8008dea:	4622      	mov	r2, r4
 8008dec:	4658      	mov	r0, fp
 8008dee:	f000 fd13 	bl	8009818 <__pow5mult>
 8008df2:	464a      	mov	r2, r9
 8008df4:	4601      	mov	r1, r0
 8008df6:	4605      	mov	r5, r0
 8008df8:	4658      	mov	r0, fp
 8008dfa:	f000 fc63 	bl	80096c4 <__multiply>
 8008dfe:	4649      	mov	r1, r9
 8008e00:	9004      	str	r0, [sp, #16]
 8008e02:	4658      	mov	r0, fp
 8008e04:	f000 fb48 	bl	8009498 <_Bfree>
 8008e08:	9b04      	ldr	r3, [sp, #16]
 8008e0a:	4699      	mov	r9, r3
 8008e0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e0e:	1b1a      	subs	r2, r3, r4
 8008e10:	d004      	beq.n	8008e1c <_dtoa_r+0x78c>
 8008e12:	4649      	mov	r1, r9
 8008e14:	4658      	mov	r0, fp
 8008e16:	f000 fcff 	bl	8009818 <__pow5mult>
 8008e1a:	4681      	mov	r9, r0
 8008e1c:	2101      	movs	r1, #1
 8008e1e:	4658      	mov	r0, fp
 8008e20:	f000 fc3a 	bl	8009698 <__i2b>
 8008e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e26:	4604      	mov	r4, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f000 81cf 	beq.w	80091cc <_dtoa_r+0xb3c>
 8008e2e:	461a      	mov	r2, r3
 8008e30:	4601      	mov	r1, r0
 8008e32:	4658      	mov	r0, fp
 8008e34:	f000 fcf0 	bl	8009818 <__pow5mult>
 8008e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	f300 8095 	bgt.w	8008f6c <_dtoa_r+0x8dc>
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f040 8087 	bne.w	8008f58 <_dtoa_r+0x8c8>
 8008e4a:	9b03      	ldr	r3, [sp, #12]
 8008e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f040 8089 	bne.w	8008f68 <_dtoa_r+0x8d8>
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e5c:	0d1b      	lsrs	r3, r3, #20
 8008e5e:	051b      	lsls	r3, r3, #20
 8008e60:	b12b      	cbz	r3, 8008e6e <_dtoa_r+0x7de>
 8008e62:	9b08      	ldr	r3, [sp, #32]
 8008e64:	f108 0801 	add.w	r8, r8, #1
 8008e68:	3301      	adds	r3, #1
 8008e6a:	9308      	str	r3, [sp, #32]
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 81b0 	beq.w	80091d8 <_dtoa_r+0xb48>
 8008e78:	6923      	ldr	r3, [r4, #16]
 8008e7a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e7e:	6918      	ldr	r0, [r3, #16]
 8008e80:	f000 fbbe 	bl	8009600 <__hi0bits>
 8008e84:	f1c0 0020 	rsb	r0, r0, #32
 8008e88:	9b08      	ldr	r3, [sp, #32]
 8008e8a:	4418      	add	r0, r3
 8008e8c:	f010 001f 	ands.w	r0, r0, #31
 8008e90:	d077      	beq.n	8008f82 <_dtoa_r+0x8f2>
 8008e92:	f1c0 0320 	rsb	r3, r0, #32
 8008e96:	2b04      	cmp	r3, #4
 8008e98:	dd6b      	ble.n	8008f72 <_dtoa_r+0x8e2>
 8008e9a:	f1c0 001c 	rsb	r0, r0, #28
 8008e9e:	9b08      	ldr	r3, [sp, #32]
 8008ea0:	4480      	add	r8, r0
 8008ea2:	4403      	add	r3, r0
 8008ea4:	4406      	add	r6, r0
 8008ea6:	9308      	str	r3, [sp, #32]
 8008ea8:	f1b8 0f00 	cmp.w	r8, #0
 8008eac:	dd05      	ble.n	8008eba <_dtoa_r+0x82a>
 8008eae:	4649      	mov	r1, r9
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	4658      	mov	r0, fp
 8008eb4:	f000 fd0a 	bl	80098cc <__lshift>
 8008eb8:	4681      	mov	r9, r0
 8008eba:	9b08      	ldr	r3, [sp, #32]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	dd05      	ble.n	8008ecc <_dtoa_r+0x83c>
 8008ec0:	4621      	mov	r1, r4
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	4658      	mov	r0, fp
 8008ec6:	f000 fd01 	bl	80098cc <__lshift>
 8008eca:	4604      	mov	r4, r0
 8008ecc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d059      	beq.n	8008f86 <_dtoa_r+0x8f6>
 8008ed2:	4621      	mov	r1, r4
 8008ed4:	4648      	mov	r0, r9
 8008ed6:	f000 fd65 	bl	80099a4 <__mcmp>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	da53      	bge.n	8008f86 <_dtoa_r+0x8f6>
 8008ede:	1e7b      	subs	r3, r7, #1
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	220a      	movs	r2, #10
 8008ee4:	4658      	mov	r0, fp
 8008ee6:	9304      	str	r3, [sp, #16]
 8008ee8:	2300      	movs	r3, #0
 8008eea:	f000 faf7 	bl	80094dc <__multadd>
 8008eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ef0:	4681      	mov	r9, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f000 8172 	beq.w	80091dc <_dtoa_r+0xb4c>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	4629      	mov	r1, r5
 8008efc:	220a      	movs	r2, #10
 8008efe:	4658      	mov	r0, fp
 8008f00:	f000 faec 	bl	80094dc <__multadd>
 8008f04:	9b00      	ldr	r3, [sp, #0]
 8008f06:	4605      	mov	r5, r0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	dc67      	bgt.n	8008fdc <_dtoa_r+0x94c>
 8008f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	dc41      	bgt.n	8008f96 <_dtoa_r+0x906>
 8008f12:	e063      	b.n	8008fdc <_dtoa_r+0x94c>
 8008f14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f1a:	e746      	b.n	8008daa <_dtoa_r+0x71a>
 8008f1c:	9b07      	ldr	r3, [sp, #28]
 8008f1e:	1e5c      	subs	r4, r3, #1
 8008f20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f22:	42a3      	cmp	r3, r4
 8008f24:	bfb7      	itett	lt
 8008f26:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008f28:	1b1c      	subge	r4, r3, r4
 8008f2a:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008f2c:	1ae3      	sublt	r3, r4, r3
 8008f2e:	bfbe      	ittt	lt
 8008f30:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008f32:	2400      	movlt	r4, #0
 8008f34:	18d2      	addlt	r2, r2, r3
 8008f36:	9b07      	ldr	r3, [sp, #28]
 8008f38:	bfb8      	it	lt
 8008f3a:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	bfb5      	itete	lt
 8008f40:	eba8 0603 	sublt.w	r6, r8, r3
 8008f44:	4646      	movge	r6, r8
 8008f46:	2300      	movlt	r3, #0
 8008f48:	9b07      	ldrge	r3, [sp, #28]
 8008f4a:	e730      	b.n	8008dae <_dtoa_r+0x71e>
 8008f4c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008f4e:	4646      	mov	r6, r8
 8008f50:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008f52:	e735      	b.n	8008dc0 <_dtoa_r+0x730>
 8008f54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f56:	e75c      	b.n	8008e12 <_dtoa_r+0x782>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	e788      	b.n	8008e6e <_dtoa_r+0x7de>
 8008f5c:	3fe00000 	.word	0x3fe00000
 8008f60:	40240000 	.word	0x40240000
 8008f64:	40140000 	.word	0x40140000
 8008f68:	9b02      	ldr	r3, [sp, #8]
 8008f6a:	e780      	b.n	8008e6e <_dtoa_r+0x7de>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f70:	e782      	b.n	8008e78 <_dtoa_r+0x7e8>
 8008f72:	d099      	beq.n	8008ea8 <_dtoa_r+0x818>
 8008f74:	331c      	adds	r3, #28
 8008f76:	9a08      	ldr	r2, [sp, #32]
 8008f78:	441a      	add	r2, r3
 8008f7a:	4498      	add	r8, r3
 8008f7c:	441e      	add	r6, r3
 8008f7e:	9208      	str	r2, [sp, #32]
 8008f80:	e792      	b.n	8008ea8 <_dtoa_r+0x818>
 8008f82:	4603      	mov	r3, r0
 8008f84:	e7f6      	b.n	8008f74 <_dtoa_r+0x8e4>
 8008f86:	9b07      	ldr	r3, [sp, #28]
 8008f88:	9704      	str	r7, [sp, #16]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	dc20      	bgt.n	8008fd0 <_dtoa_r+0x940>
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f92:	2b02      	cmp	r3, #2
 8008f94:	dd1e      	ble.n	8008fd4 <_dtoa_r+0x944>
 8008f96:	9b00      	ldr	r3, [sp, #0]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	f47f aec0 	bne.w	8008d1e <_dtoa_r+0x68e>
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	2205      	movs	r2, #5
 8008fa2:	4658      	mov	r0, fp
 8008fa4:	f000 fa9a 	bl	80094dc <__multadd>
 8008fa8:	4601      	mov	r1, r0
 8008faa:	4604      	mov	r4, r0
 8008fac:	4648      	mov	r0, r9
 8008fae:	f000 fcf9 	bl	80099a4 <__mcmp>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	f77f aeb3 	ble.w	8008d1e <_dtoa_r+0x68e>
 8008fb8:	2331      	movs	r3, #49	@ 0x31
 8008fba:	4656      	mov	r6, sl
 8008fbc:	f806 3b01 	strb.w	r3, [r6], #1
 8008fc0:	9b04      	ldr	r3, [sp, #16]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	9304      	str	r3, [sp, #16]
 8008fc6:	e6ae      	b.n	8008d26 <_dtoa_r+0x696>
 8008fc8:	9c07      	ldr	r4, [sp, #28]
 8008fca:	9704      	str	r7, [sp, #16]
 8008fcc:	4625      	mov	r5, r4
 8008fce:	e7f3      	b.n	8008fb8 <_dtoa_r+0x928>
 8008fd0:	9b07      	ldr	r3, [sp, #28]
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f000 8104 	beq.w	80091e4 <_dtoa_r+0xb54>
 8008fdc:	2e00      	cmp	r6, #0
 8008fde:	dd05      	ble.n	8008fec <_dtoa_r+0x95c>
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	4632      	mov	r2, r6
 8008fe4:	4658      	mov	r0, fp
 8008fe6:	f000 fc71 	bl	80098cc <__lshift>
 8008fea:	4605      	mov	r5, r0
 8008fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d05a      	beq.n	80090a8 <_dtoa_r+0xa18>
 8008ff2:	6869      	ldr	r1, [r5, #4]
 8008ff4:	4658      	mov	r0, fp
 8008ff6:	f000 fa0f 	bl	8009418 <_Balloc>
 8008ffa:	4606      	mov	r6, r0
 8008ffc:	b928      	cbnz	r0, 800900a <_dtoa_r+0x97a>
 8008ffe:	4b84      	ldr	r3, [pc, #528]	@ (8009210 <_dtoa_r+0xb80>)
 8009000:	4602      	mov	r2, r0
 8009002:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009006:	f7ff bb5a 	b.w	80086be <_dtoa_r+0x2e>
 800900a:	692a      	ldr	r2, [r5, #16]
 800900c:	f105 010c 	add.w	r1, r5, #12
 8009010:	300c      	adds	r0, #12
 8009012:	3202      	adds	r2, #2
 8009014:	0092      	lsls	r2, r2, #2
 8009016:	f002 f947 	bl	800b2a8 <memcpy>
 800901a:	2201      	movs	r2, #1
 800901c:	4631      	mov	r1, r6
 800901e:	4658      	mov	r0, fp
 8009020:	f000 fc54 	bl	80098cc <__lshift>
 8009024:	f10a 0301 	add.w	r3, sl, #1
 8009028:	462f      	mov	r7, r5
 800902a:	4605      	mov	r5, r0
 800902c:	9307      	str	r3, [sp, #28]
 800902e:	9b00      	ldr	r3, [sp, #0]
 8009030:	4453      	add	r3, sl
 8009032:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009034:	9b02      	ldr	r3, [sp, #8]
 8009036:	f003 0301 	and.w	r3, r3, #1
 800903a:	930a      	str	r3, [sp, #40]	@ 0x28
 800903c:	9b07      	ldr	r3, [sp, #28]
 800903e:	4621      	mov	r1, r4
 8009040:	4648      	mov	r0, r9
 8009042:	3b01      	subs	r3, #1
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	f7ff fa95 	bl	8008574 <quorem>
 800904a:	4639      	mov	r1, r7
 800904c:	9002      	str	r0, [sp, #8]
 800904e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009052:	4648      	mov	r0, r9
 8009054:	f000 fca6 	bl	80099a4 <__mcmp>
 8009058:	462a      	mov	r2, r5
 800905a:	9008      	str	r0, [sp, #32]
 800905c:	4621      	mov	r1, r4
 800905e:	4658      	mov	r0, fp
 8009060:	f000 fcbc 	bl	80099dc <__mdiff>
 8009064:	68c2      	ldr	r2, [r0, #12]
 8009066:	4606      	mov	r6, r0
 8009068:	bb02      	cbnz	r2, 80090ac <_dtoa_r+0xa1c>
 800906a:	4601      	mov	r1, r0
 800906c:	4648      	mov	r0, r9
 800906e:	f000 fc99 	bl	80099a4 <__mcmp>
 8009072:	4602      	mov	r2, r0
 8009074:	4631      	mov	r1, r6
 8009076:	4658      	mov	r0, fp
 8009078:	920e      	str	r2, [sp, #56]	@ 0x38
 800907a:	f000 fa0d 	bl	8009498 <_Bfree>
 800907e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009080:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009082:	9e07      	ldr	r6, [sp, #28]
 8009084:	ea43 0102 	orr.w	r1, r3, r2
 8009088:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800908a:	4319      	orrs	r1, r3
 800908c:	d110      	bne.n	80090b0 <_dtoa_r+0xa20>
 800908e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009092:	d029      	beq.n	80090e8 <_dtoa_r+0xa58>
 8009094:	9b08      	ldr	r3, [sp, #32]
 8009096:	2b00      	cmp	r3, #0
 8009098:	dd02      	ble.n	80090a0 <_dtoa_r+0xa10>
 800909a:	9b02      	ldr	r3, [sp, #8]
 800909c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80090a0:	9b00      	ldr	r3, [sp, #0]
 80090a2:	f883 8000 	strb.w	r8, [r3]
 80090a6:	e63f      	b.n	8008d28 <_dtoa_r+0x698>
 80090a8:	4628      	mov	r0, r5
 80090aa:	e7bb      	b.n	8009024 <_dtoa_r+0x994>
 80090ac:	2201      	movs	r2, #1
 80090ae:	e7e1      	b.n	8009074 <_dtoa_r+0x9e4>
 80090b0:	9b08      	ldr	r3, [sp, #32]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	db04      	blt.n	80090c0 <_dtoa_r+0xa30>
 80090b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090b8:	430b      	orrs	r3, r1
 80090ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090bc:	430b      	orrs	r3, r1
 80090be:	d120      	bne.n	8009102 <_dtoa_r+0xa72>
 80090c0:	2a00      	cmp	r2, #0
 80090c2:	dded      	ble.n	80090a0 <_dtoa_r+0xa10>
 80090c4:	4649      	mov	r1, r9
 80090c6:	2201      	movs	r2, #1
 80090c8:	4658      	mov	r0, fp
 80090ca:	f000 fbff 	bl	80098cc <__lshift>
 80090ce:	4621      	mov	r1, r4
 80090d0:	4681      	mov	r9, r0
 80090d2:	f000 fc67 	bl	80099a4 <__mcmp>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	dc03      	bgt.n	80090e2 <_dtoa_r+0xa52>
 80090da:	d1e1      	bne.n	80090a0 <_dtoa_r+0xa10>
 80090dc:	f018 0f01 	tst.w	r8, #1
 80090e0:	d0de      	beq.n	80090a0 <_dtoa_r+0xa10>
 80090e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80090e6:	d1d8      	bne.n	800909a <_dtoa_r+0xa0a>
 80090e8:	2339      	movs	r3, #57	@ 0x39
 80090ea:	9a00      	ldr	r2, [sp, #0]
 80090ec:	7013      	strb	r3, [r2, #0]
 80090ee:	4633      	mov	r3, r6
 80090f0:	461e      	mov	r6, r3
 80090f2:	3b01      	subs	r3, #1
 80090f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80090f8:	2a39      	cmp	r2, #57	@ 0x39
 80090fa:	d052      	beq.n	80091a2 <_dtoa_r+0xb12>
 80090fc:	3201      	adds	r2, #1
 80090fe:	701a      	strb	r2, [r3, #0]
 8009100:	e612      	b.n	8008d28 <_dtoa_r+0x698>
 8009102:	2a00      	cmp	r2, #0
 8009104:	dd07      	ble.n	8009116 <_dtoa_r+0xa86>
 8009106:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800910a:	d0ed      	beq.n	80090e8 <_dtoa_r+0xa58>
 800910c:	f108 0301 	add.w	r3, r8, #1
 8009110:	9a00      	ldr	r2, [sp, #0]
 8009112:	7013      	strb	r3, [r2, #0]
 8009114:	e608      	b.n	8008d28 <_dtoa_r+0x698>
 8009116:	9b07      	ldr	r3, [sp, #28]
 8009118:	9a07      	ldr	r2, [sp, #28]
 800911a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800911e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009120:	4293      	cmp	r3, r2
 8009122:	d028      	beq.n	8009176 <_dtoa_r+0xae6>
 8009124:	4649      	mov	r1, r9
 8009126:	2300      	movs	r3, #0
 8009128:	220a      	movs	r2, #10
 800912a:	4658      	mov	r0, fp
 800912c:	f000 f9d6 	bl	80094dc <__multadd>
 8009130:	42af      	cmp	r7, r5
 8009132:	4681      	mov	r9, r0
 8009134:	f04f 0300 	mov.w	r3, #0
 8009138:	f04f 020a 	mov.w	r2, #10
 800913c:	4639      	mov	r1, r7
 800913e:	4658      	mov	r0, fp
 8009140:	d107      	bne.n	8009152 <_dtoa_r+0xac2>
 8009142:	f000 f9cb 	bl	80094dc <__multadd>
 8009146:	4607      	mov	r7, r0
 8009148:	4605      	mov	r5, r0
 800914a:	9b07      	ldr	r3, [sp, #28]
 800914c:	3301      	adds	r3, #1
 800914e:	9307      	str	r3, [sp, #28]
 8009150:	e774      	b.n	800903c <_dtoa_r+0x9ac>
 8009152:	f000 f9c3 	bl	80094dc <__multadd>
 8009156:	4629      	mov	r1, r5
 8009158:	4607      	mov	r7, r0
 800915a:	2300      	movs	r3, #0
 800915c:	220a      	movs	r2, #10
 800915e:	4658      	mov	r0, fp
 8009160:	f000 f9bc 	bl	80094dc <__multadd>
 8009164:	4605      	mov	r5, r0
 8009166:	e7f0      	b.n	800914a <_dtoa_r+0xaba>
 8009168:	9b00      	ldr	r3, [sp, #0]
 800916a:	2700      	movs	r7, #0
 800916c:	2b00      	cmp	r3, #0
 800916e:	bfcc      	ite	gt
 8009170:	461e      	movgt	r6, r3
 8009172:	2601      	movle	r6, #1
 8009174:	4456      	add	r6, sl
 8009176:	4649      	mov	r1, r9
 8009178:	2201      	movs	r2, #1
 800917a:	4658      	mov	r0, fp
 800917c:	f000 fba6 	bl	80098cc <__lshift>
 8009180:	4621      	mov	r1, r4
 8009182:	4681      	mov	r9, r0
 8009184:	f000 fc0e 	bl	80099a4 <__mcmp>
 8009188:	2800      	cmp	r0, #0
 800918a:	dcb0      	bgt.n	80090ee <_dtoa_r+0xa5e>
 800918c:	d102      	bne.n	8009194 <_dtoa_r+0xb04>
 800918e:	f018 0f01 	tst.w	r8, #1
 8009192:	d1ac      	bne.n	80090ee <_dtoa_r+0xa5e>
 8009194:	4633      	mov	r3, r6
 8009196:	461e      	mov	r6, r3
 8009198:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800919c:	2a30      	cmp	r2, #48	@ 0x30
 800919e:	d0fa      	beq.n	8009196 <_dtoa_r+0xb06>
 80091a0:	e5c2      	b.n	8008d28 <_dtoa_r+0x698>
 80091a2:	459a      	cmp	sl, r3
 80091a4:	d1a4      	bne.n	80090f0 <_dtoa_r+0xa60>
 80091a6:	9b04      	ldr	r3, [sp, #16]
 80091a8:	3301      	adds	r3, #1
 80091aa:	9304      	str	r3, [sp, #16]
 80091ac:	2331      	movs	r3, #49	@ 0x31
 80091ae:	f88a 3000 	strb.w	r3, [sl]
 80091b2:	e5b9      	b.n	8008d28 <_dtoa_r+0x698>
 80091b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009214 <_dtoa_r+0xb84>
 80091ba:	b11b      	cbz	r3, 80091c4 <_dtoa_r+0xb34>
 80091bc:	f10a 0308 	add.w	r3, sl, #8
 80091c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80091c2:	6013      	str	r3, [r2, #0]
 80091c4:	4650      	mov	r0, sl
 80091c6:	b019      	add	sp, #100	@ 0x64
 80091c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ce:	2b01      	cmp	r3, #1
 80091d0:	f77f ae37 	ble.w	8008e42 <_dtoa_r+0x7b2>
 80091d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80091d8:	2001      	movs	r0, #1
 80091da:	e655      	b.n	8008e88 <_dtoa_r+0x7f8>
 80091dc:	9b00      	ldr	r3, [sp, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	f77f aed6 	ble.w	8008f90 <_dtoa_r+0x900>
 80091e4:	4656      	mov	r6, sl
 80091e6:	4621      	mov	r1, r4
 80091e8:	4648      	mov	r0, r9
 80091ea:	f7ff f9c3 	bl	8008574 <quorem>
 80091ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80091f2:	9b00      	ldr	r3, [sp, #0]
 80091f4:	f806 8b01 	strb.w	r8, [r6], #1
 80091f8:	eba6 020a 	sub.w	r2, r6, sl
 80091fc:	4293      	cmp	r3, r2
 80091fe:	ddb3      	ble.n	8009168 <_dtoa_r+0xad8>
 8009200:	4649      	mov	r1, r9
 8009202:	2300      	movs	r3, #0
 8009204:	220a      	movs	r2, #10
 8009206:	4658      	mov	r0, fp
 8009208:	f000 f968 	bl	80094dc <__multadd>
 800920c:	4681      	mov	r9, r0
 800920e:	e7ea      	b.n	80091e6 <_dtoa_r+0xb56>
 8009210:	0800c4c9 	.word	0x0800c4c9
 8009214:	0800c44d 	.word	0x0800c44d

08009218 <_free_r>:
 8009218:	b538      	push	{r3, r4, r5, lr}
 800921a:	4605      	mov	r5, r0
 800921c:	2900      	cmp	r1, #0
 800921e:	d041      	beq.n	80092a4 <_free_r+0x8c>
 8009220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009224:	1f0c      	subs	r4, r1, #4
 8009226:	2b00      	cmp	r3, #0
 8009228:	bfb8      	it	lt
 800922a:	18e4      	addlt	r4, r4, r3
 800922c:	f000 f8e8 	bl	8009400 <__malloc_lock>
 8009230:	4a1d      	ldr	r2, [pc, #116]	@ (80092a8 <_free_r+0x90>)
 8009232:	6813      	ldr	r3, [r2, #0]
 8009234:	b933      	cbnz	r3, 8009244 <_free_r+0x2c>
 8009236:	6063      	str	r3, [r4, #4]
 8009238:	6014      	str	r4, [r2, #0]
 800923a:	4628      	mov	r0, r5
 800923c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009240:	f000 b8e4 	b.w	800940c <__malloc_unlock>
 8009244:	42a3      	cmp	r3, r4
 8009246:	d908      	bls.n	800925a <_free_r+0x42>
 8009248:	6820      	ldr	r0, [r4, #0]
 800924a:	1821      	adds	r1, r4, r0
 800924c:	428b      	cmp	r3, r1
 800924e:	bf01      	itttt	eq
 8009250:	6819      	ldreq	r1, [r3, #0]
 8009252:	685b      	ldreq	r3, [r3, #4]
 8009254:	1809      	addeq	r1, r1, r0
 8009256:	6021      	streq	r1, [r4, #0]
 8009258:	e7ed      	b.n	8009236 <_free_r+0x1e>
 800925a:	461a      	mov	r2, r3
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	b10b      	cbz	r3, 8009264 <_free_r+0x4c>
 8009260:	42a3      	cmp	r3, r4
 8009262:	d9fa      	bls.n	800925a <_free_r+0x42>
 8009264:	6811      	ldr	r1, [r2, #0]
 8009266:	1850      	adds	r0, r2, r1
 8009268:	42a0      	cmp	r0, r4
 800926a:	d10b      	bne.n	8009284 <_free_r+0x6c>
 800926c:	6820      	ldr	r0, [r4, #0]
 800926e:	4401      	add	r1, r0
 8009270:	1850      	adds	r0, r2, r1
 8009272:	6011      	str	r1, [r2, #0]
 8009274:	4283      	cmp	r3, r0
 8009276:	d1e0      	bne.n	800923a <_free_r+0x22>
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	4408      	add	r0, r1
 800927e:	6053      	str	r3, [r2, #4]
 8009280:	6010      	str	r0, [r2, #0]
 8009282:	e7da      	b.n	800923a <_free_r+0x22>
 8009284:	d902      	bls.n	800928c <_free_r+0x74>
 8009286:	230c      	movs	r3, #12
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	e7d6      	b.n	800923a <_free_r+0x22>
 800928c:	6820      	ldr	r0, [r4, #0]
 800928e:	1821      	adds	r1, r4, r0
 8009290:	428b      	cmp	r3, r1
 8009292:	bf02      	ittt	eq
 8009294:	6819      	ldreq	r1, [r3, #0]
 8009296:	685b      	ldreq	r3, [r3, #4]
 8009298:	1809      	addeq	r1, r1, r0
 800929a:	6063      	str	r3, [r4, #4]
 800929c:	bf08      	it	eq
 800929e:	6021      	streq	r1, [r4, #0]
 80092a0:	6054      	str	r4, [r2, #4]
 80092a2:	e7ca      	b.n	800923a <_free_r+0x22>
 80092a4:	bd38      	pop	{r3, r4, r5, pc}
 80092a6:	bf00      	nop
 80092a8:	20000614 	.word	0x20000614

080092ac <malloc>:
 80092ac:	4b02      	ldr	r3, [pc, #8]	@ (80092b8 <malloc+0xc>)
 80092ae:	4601      	mov	r1, r0
 80092b0:	6818      	ldr	r0, [r3, #0]
 80092b2:	f000 b825 	b.w	8009300 <_malloc_r>
 80092b6:	bf00      	nop
 80092b8:	2000001c 	.word	0x2000001c

080092bc <sbrk_aligned>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	4e0f      	ldr	r6, [pc, #60]	@ (80092fc <sbrk_aligned+0x40>)
 80092c0:	460c      	mov	r4, r1
 80092c2:	4605      	mov	r5, r0
 80092c4:	6831      	ldr	r1, [r6, #0]
 80092c6:	b911      	cbnz	r1, 80092ce <sbrk_aligned+0x12>
 80092c8:	f001 ffde 	bl	800b288 <_sbrk_r>
 80092cc:	6030      	str	r0, [r6, #0]
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f001 ffd9 	bl	800b288 <_sbrk_r>
 80092d6:	1c43      	adds	r3, r0, #1
 80092d8:	d103      	bne.n	80092e2 <sbrk_aligned+0x26>
 80092da:	f04f 34ff 	mov.w	r4, #4294967295
 80092de:	4620      	mov	r0, r4
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
 80092e2:	1cc4      	adds	r4, r0, #3
 80092e4:	f024 0403 	bic.w	r4, r4, #3
 80092e8:	42a0      	cmp	r0, r4
 80092ea:	d0f8      	beq.n	80092de <sbrk_aligned+0x22>
 80092ec:	1a21      	subs	r1, r4, r0
 80092ee:	4628      	mov	r0, r5
 80092f0:	f001 ffca 	bl	800b288 <_sbrk_r>
 80092f4:	3001      	adds	r0, #1
 80092f6:	d1f2      	bne.n	80092de <sbrk_aligned+0x22>
 80092f8:	e7ef      	b.n	80092da <sbrk_aligned+0x1e>
 80092fa:	bf00      	nop
 80092fc:	20000610 	.word	0x20000610

08009300 <_malloc_r>:
 8009300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009304:	1ccd      	adds	r5, r1, #3
 8009306:	4606      	mov	r6, r0
 8009308:	f025 0503 	bic.w	r5, r5, #3
 800930c:	3508      	adds	r5, #8
 800930e:	2d0c      	cmp	r5, #12
 8009310:	bf38      	it	cc
 8009312:	250c      	movcc	r5, #12
 8009314:	2d00      	cmp	r5, #0
 8009316:	db01      	blt.n	800931c <_malloc_r+0x1c>
 8009318:	42a9      	cmp	r1, r5
 800931a:	d904      	bls.n	8009326 <_malloc_r+0x26>
 800931c:	230c      	movs	r3, #12
 800931e:	6033      	str	r3, [r6, #0]
 8009320:	2000      	movs	r0, #0
 8009322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009326:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093fc <_malloc_r+0xfc>
 800932a:	f000 f869 	bl	8009400 <__malloc_lock>
 800932e:	f8d8 3000 	ldr.w	r3, [r8]
 8009332:	461c      	mov	r4, r3
 8009334:	bb44      	cbnz	r4, 8009388 <_malloc_r+0x88>
 8009336:	4629      	mov	r1, r5
 8009338:	4630      	mov	r0, r6
 800933a:	f7ff ffbf 	bl	80092bc <sbrk_aligned>
 800933e:	1c43      	adds	r3, r0, #1
 8009340:	4604      	mov	r4, r0
 8009342:	d158      	bne.n	80093f6 <_malloc_r+0xf6>
 8009344:	f8d8 4000 	ldr.w	r4, [r8]
 8009348:	4627      	mov	r7, r4
 800934a:	2f00      	cmp	r7, #0
 800934c:	d143      	bne.n	80093d6 <_malloc_r+0xd6>
 800934e:	2c00      	cmp	r4, #0
 8009350:	d04b      	beq.n	80093ea <_malloc_r+0xea>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	4639      	mov	r1, r7
 8009356:	4630      	mov	r0, r6
 8009358:	eb04 0903 	add.w	r9, r4, r3
 800935c:	f001 ff94 	bl	800b288 <_sbrk_r>
 8009360:	4581      	cmp	r9, r0
 8009362:	d142      	bne.n	80093ea <_malloc_r+0xea>
 8009364:	6821      	ldr	r1, [r4, #0]
 8009366:	4630      	mov	r0, r6
 8009368:	1a6d      	subs	r5, r5, r1
 800936a:	4629      	mov	r1, r5
 800936c:	f7ff ffa6 	bl	80092bc <sbrk_aligned>
 8009370:	3001      	adds	r0, #1
 8009372:	d03a      	beq.n	80093ea <_malloc_r+0xea>
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	442b      	add	r3, r5
 8009378:	6023      	str	r3, [r4, #0]
 800937a:	f8d8 3000 	ldr.w	r3, [r8]
 800937e:	685a      	ldr	r2, [r3, #4]
 8009380:	bb62      	cbnz	r2, 80093dc <_malloc_r+0xdc>
 8009382:	f8c8 7000 	str.w	r7, [r8]
 8009386:	e00f      	b.n	80093a8 <_malloc_r+0xa8>
 8009388:	6822      	ldr	r2, [r4, #0]
 800938a:	1b52      	subs	r2, r2, r5
 800938c:	d420      	bmi.n	80093d0 <_malloc_r+0xd0>
 800938e:	2a0b      	cmp	r2, #11
 8009390:	d917      	bls.n	80093c2 <_malloc_r+0xc2>
 8009392:	1961      	adds	r1, r4, r5
 8009394:	42a3      	cmp	r3, r4
 8009396:	6025      	str	r5, [r4, #0]
 8009398:	bf18      	it	ne
 800939a:	6059      	strne	r1, [r3, #4]
 800939c:	6863      	ldr	r3, [r4, #4]
 800939e:	bf08      	it	eq
 80093a0:	f8c8 1000 	streq.w	r1, [r8]
 80093a4:	5162      	str	r2, [r4, r5]
 80093a6:	604b      	str	r3, [r1, #4]
 80093a8:	4630      	mov	r0, r6
 80093aa:	f000 f82f 	bl	800940c <__malloc_unlock>
 80093ae:	f104 000b 	add.w	r0, r4, #11
 80093b2:	1d23      	adds	r3, r4, #4
 80093b4:	f020 0007 	bic.w	r0, r0, #7
 80093b8:	1ac2      	subs	r2, r0, r3
 80093ba:	bf1c      	itt	ne
 80093bc:	1a1b      	subne	r3, r3, r0
 80093be:	50a3      	strne	r3, [r4, r2]
 80093c0:	e7af      	b.n	8009322 <_malloc_r+0x22>
 80093c2:	6862      	ldr	r2, [r4, #4]
 80093c4:	42a3      	cmp	r3, r4
 80093c6:	bf0c      	ite	eq
 80093c8:	f8c8 2000 	streq.w	r2, [r8]
 80093cc:	605a      	strne	r2, [r3, #4]
 80093ce:	e7eb      	b.n	80093a8 <_malloc_r+0xa8>
 80093d0:	4623      	mov	r3, r4
 80093d2:	6864      	ldr	r4, [r4, #4]
 80093d4:	e7ae      	b.n	8009334 <_malloc_r+0x34>
 80093d6:	463c      	mov	r4, r7
 80093d8:	687f      	ldr	r7, [r7, #4]
 80093da:	e7b6      	b.n	800934a <_malloc_r+0x4a>
 80093dc:	461a      	mov	r2, r3
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	42a3      	cmp	r3, r4
 80093e2:	d1fb      	bne.n	80093dc <_malloc_r+0xdc>
 80093e4:	2300      	movs	r3, #0
 80093e6:	6053      	str	r3, [r2, #4]
 80093e8:	e7de      	b.n	80093a8 <_malloc_r+0xa8>
 80093ea:	230c      	movs	r3, #12
 80093ec:	4630      	mov	r0, r6
 80093ee:	6033      	str	r3, [r6, #0]
 80093f0:	f000 f80c 	bl	800940c <__malloc_unlock>
 80093f4:	e794      	b.n	8009320 <_malloc_r+0x20>
 80093f6:	6005      	str	r5, [r0, #0]
 80093f8:	e7d6      	b.n	80093a8 <_malloc_r+0xa8>
 80093fa:	bf00      	nop
 80093fc:	20000614 	.word	0x20000614

08009400 <__malloc_lock>:
 8009400:	4801      	ldr	r0, [pc, #4]	@ (8009408 <__malloc_lock+0x8>)
 8009402:	f7ff b8a0 	b.w	8008546 <__retarget_lock_acquire_recursive>
 8009406:	bf00      	nop
 8009408:	2000060c 	.word	0x2000060c

0800940c <__malloc_unlock>:
 800940c:	4801      	ldr	r0, [pc, #4]	@ (8009414 <__malloc_unlock+0x8>)
 800940e:	f7ff b89b 	b.w	8008548 <__retarget_lock_release_recursive>
 8009412:	bf00      	nop
 8009414:	2000060c 	.word	0x2000060c

08009418 <_Balloc>:
 8009418:	b570      	push	{r4, r5, r6, lr}
 800941a:	69c6      	ldr	r6, [r0, #28]
 800941c:	4604      	mov	r4, r0
 800941e:	460d      	mov	r5, r1
 8009420:	b976      	cbnz	r6, 8009440 <_Balloc+0x28>
 8009422:	2010      	movs	r0, #16
 8009424:	f7ff ff42 	bl	80092ac <malloc>
 8009428:	4602      	mov	r2, r0
 800942a:	61e0      	str	r0, [r4, #28]
 800942c:	b920      	cbnz	r0, 8009438 <_Balloc+0x20>
 800942e:	4b18      	ldr	r3, [pc, #96]	@ (8009490 <_Balloc+0x78>)
 8009430:	216b      	movs	r1, #107	@ 0x6b
 8009432:	4818      	ldr	r0, [pc, #96]	@ (8009494 <_Balloc+0x7c>)
 8009434:	f001 ff50 	bl	800b2d8 <__assert_func>
 8009438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800943c:	6006      	str	r6, [r0, #0]
 800943e:	60c6      	str	r6, [r0, #12]
 8009440:	69e6      	ldr	r6, [r4, #28]
 8009442:	68f3      	ldr	r3, [r6, #12]
 8009444:	b183      	cbz	r3, 8009468 <_Balloc+0x50>
 8009446:	69e3      	ldr	r3, [r4, #28]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800944e:	b9b8      	cbnz	r0, 8009480 <_Balloc+0x68>
 8009450:	2101      	movs	r1, #1
 8009452:	4620      	mov	r0, r4
 8009454:	fa01 f605 	lsl.w	r6, r1, r5
 8009458:	1d72      	adds	r2, r6, #5
 800945a:	0092      	lsls	r2, r2, #2
 800945c:	f001 ff5a 	bl	800b314 <_calloc_r>
 8009460:	b160      	cbz	r0, 800947c <_Balloc+0x64>
 8009462:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009466:	e00e      	b.n	8009486 <_Balloc+0x6e>
 8009468:	2221      	movs	r2, #33	@ 0x21
 800946a:	2104      	movs	r1, #4
 800946c:	4620      	mov	r0, r4
 800946e:	f001 ff51 	bl	800b314 <_calloc_r>
 8009472:	69e3      	ldr	r3, [r4, #28]
 8009474:	60f0      	str	r0, [r6, #12]
 8009476:	68db      	ldr	r3, [r3, #12]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d1e4      	bne.n	8009446 <_Balloc+0x2e>
 800947c:	2000      	movs	r0, #0
 800947e:	bd70      	pop	{r4, r5, r6, pc}
 8009480:	6802      	ldr	r2, [r0, #0]
 8009482:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009486:	2300      	movs	r3, #0
 8009488:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800948c:	e7f7      	b.n	800947e <_Balloc+0x66>
 800948e:	bf00      	nop
 8009490:	0800c45a 	.word	0x0800c45a
 8009494:	0800c4da 	.word	0x0800c4da

08009498 <_Bfree>:
 8009498:	b570      	push	{r4, r5, r6, lr}
 800949a:	69c6      	ldr	r6, [r0, #28]
 800949c:	4605      	mov	r5, r0
 800949e:	460c      	mov	r4, r1
 80094a0:	b976      	cbnz	r6, 80094c0 <_Bfree+0x28>
 80094a2:	2010      	movs	r0, #16
 80094a4:	f7ff ff02 	bl	80092ac <malloc>
 80094a8:	4602      	mov	r2, r0
 80094aa:	61e8      	str	r0, [r5, #28]
 80094ac:	b920      	cbnz	r0, 80094b8 <_Bfree+0x20>
 80094ae:	4b09      	ldr	r3, [pc, #36]	@ (80094d4 <_Bfree+0x3c>)
 80094b0:	218f      	movs	r1, #143	@ 0x8f
 80094b2:	4809      	ldr	r0, [pc, #36]	@ (80094d8 <_Bfree+0x40>)
 80094b4:	f001 ff10 	bl	800b2d8 <__assert_func>
 80094b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094bc:	6006      	str	r6, [r0, #0]
 80094be:	60c6      	str	r6, [r0, #12]
 80094c0:	b13c      	cbz	r4, 80094d2 <_Bfree+0x3a>
 80094c2:	69eb      	ldr	r3, [r5, #28]
 80094c4:	6862      	ldr	r2, [r4, #4]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094cc:	6021      	str	r1, [r4, #0]
 80094ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094d2:	bd70      	pop	{r4, r5, r6, pc}
 80094d4:	0800c45a 	.word	0x0800c45a
 80094d8:	0800c4da 	.word	0x0800c4da

080094dc <__multadd>:
 80094dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e0:	f101 0c14 	add.w	ip, r1, #20
 80094e4:	4607      	mov	r7, r0
 80094e6:	460c      	mov	r4, r1
 80094e8:	461e      	mov	r6, r3
 80094ea:	690d      	ldr	r5, [r1, #16]
 80094ec:	2000      	movs	r0, #0
 80094ee:	f8dc 3000 	ldr.w	r3, [ip]
 80094f2:	3001      	adds	r0, #1
 80094f4:	b299      	uxth	r1, r3
 80094f6:	4285      	cmp	r5, r0
 80094f8:	fb02 6101 	mla	r1, r2, r1, r6
 80094fc:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009500:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009504:	b289      	uxth	r1, r1
 8009506:	fb02 3306 	mla	r3, r2, r6, r3
 800950a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800950e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009512:	f84c 1b04 	str.w	r1, [ip], #4
 8009516:	dcea      	bgt.n	80094ee <__multadd+0x12>
 8009518:	b30e      	cbz	r6, 800955e <__multadd+0x82>
 800951a:	68a3      	ldr	r3, [r4, #8]
 800951c:	42ab      	cmp	r3, r5
 800951e:	dc19      	bgt.n	8009554 <__multadd+0x78>
 8009520:	6861      	ldr	r1, [r4, #4]
 8009522:	4638      	mov	r0, r7
 8009524:	3101      	adds	r1, #1
 8009526:	f7ff ff77 	bl	8009418 <_Balloc>
 800952a:	4680      	mov	r8, r0
 800952c:	b928      	cbnz	r0, 800953a <__multadd+0x5e>
 800952e:	4602      	mov	r2, r0
 8009530:	4b0c      	ldr	r3, [pc, #48]	@ (8009564 <__multadd+0x88>)
 8009532:	21ba      	movs	r1, #186	@ 0xba
 8009534:	480c      	ldr	r0, [pc, #48]	@ (8009568 <__multadd+0x8c>)
 8009536:	f001 fecf 	bl	800b2d8 <__assert_func>
 800953a:	6922      	ldr	r2, [r4, #16]
 800953c:	f104 010c 	add.w	r1, r4, #12
 8009540:	300c      	adds	r0, #12
 8009542:	3202      	adds	r2, #2
 8009544:	0092      	lsls	r2, r2, #2
 8009546:	f001 feaf 	bl	800b2a8 <memcpy>
 800954a:	4621      	mov	r1, r4
 800954c:	4644      	mov	r4, r8
 800954e:	4638      	mov	r0, r7
 8009550:	f7ff ffa2 	bl	8009498 <_Bfree>
 8009554:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009558:	3501      	adds	r5, #1
 800955a:	615e      	str	r6, [r3, #20]
 800955c:	6125      	str	r5, [r4, #16]
 800955e:	4620      	mov	r0, r4
 8009560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009564:	0800c4c9 	.word	0x0800c4c9
 8009568:	0800c4da 	.word	0x0800c4da

0800956c <__s2b>:
 800956c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009570:	4615      	mov	r5, r2
 8009572:	461f      	mov	r7, r3
 8009574:	2209      	movs	r2, #9
 8009576:	3308      	adds	r3, #8
 8009578:	460c      	mov	r4, r1
 800957a:	4606      	mov	r6, r0
 800957c:	2100      	movs	r1, #0
 800957e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009582:	2201      	movs	r2, #1
 8009584:	429a      	cmp	r2, r3
 8009586:	db09      	blt.n	800959c <__s2b+0x30>
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff ff45 	bl	8009418 <_Balloc>
 800958e:	b940      	cbnz	r0, 80095a2 <__s2b+0x36>
 8009590:	4602      	mov	r2, r0
 8009592:	4b19      	ldr	r3, [pc, #100]	@ (80095f8 <__s2b+0x8c>)
 8009594:	21d3      	movs	r1, #211	@ 0xd3
 8009596:	4819      	ldr	r0, [pc, #100]	@ (80095fc <__s2b+0x90>)
 8009598:	f001 fe9e 	bl	800b2d8 <__assert_func>
 800959c:	0052      	lsls	r2, r2, #1
 800959e:	3101      	adds	r1, #1
 80095a0:	e7f0      	b.n	8009584 <__s2b+0x18>
 80095a2:	9b08      	ldr	r3, [sp, #32]
 80095a4:	2d09      	cmp	r5, #9
 80095a6:	6143      	str	r3, [r0, #20]
 80095a8:	f04f 0301 	mov.w	r3, #1
 80095ac:	6103      	str	r3, [r0, #16]
 80095ae:	dd16      	ble.n	80095de <__s2b+0x72>
 80095b0:	f104 0909 	add.w	r9, r4, #9
 80095b4:	442c      	add	r4, r5
 80095b6:	46c8      	mov	r8, r9
 80095b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80095bc:	4601      	mov	r1, r0
 80095be:	220a      	movs	r2, #10
 80095c0:	4630      	mov	r0, r6
 80095c2:	3b30      	subs	r3, #48	@ 0x30
 80095c4:	f7ff ff8a 	bl	80094dc <__multadd>
 80095c8:	45a0      	cmp	r8, r4
 80095ca:	d1f5      	bne.n	80095b8 <__s2b+0x4c>
 80095cc:	f1a5 0408 	sub.w	r4, r5, #8
 80095d0:	444c      	add	r4, r9
 80095d2:	1b2d      	subs	r5, r5, r4
 80095d4:	1963      	adds	r3, r4, r5
 80095d6:	42bb      	cmp	r3, r7
 80095d8:	db04      	blt.n	80095e4 <__s2b+0x78>
 80095da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095de:	340a      	adds	r4, #10
 80095e0:	2509      	movs	r5, #9
 80095e2:	e7f6      	b.n	80095d2 <__s2b+0x66>
 80095e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095e8:	4601      	mov	r1, r0
 80095ea:	220a      	movs	r2, #10
 80095ec:	4630      	mov	r0, r6
 80095ee:	3b30      	subs	r3, #48	@ 0x30
 80095f0:	f7ff ff74 	bl	80094dc <__multadd>
 80095f4:	e7ee      	b.n	80095d4 <__s2b+0x68>
 80095f6:	bf00      	nop
 80095f8:	0800c4c9 	.word	0x0800c4c9
 80095fc:	0800c4da 	.word	0x0800c4da

08009600 <__hi0bits>:
 8009600:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009604:	4603      	mov	r3, r0
 8009606:	bf36      	itet	cc
 8009608:	0403      	lslcc	r3, r0, #16
 800960a:	2000      	movcs	r0, #0
 800960c:	2010      	movcc	r0, #16
 800960e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009612:	bf3c      	itt	cc
 8009614:	021b      	lslcc	r3, r3, #8
 8009616:	3008      	addcc	r0, #8
 8009618:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800961c:	bf3c      	itt	cc
 800961e:	011b      	lslcc	r3, r3, #4
 8009620:	3004      	addcc	r0, #4
 8009622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009626:	bf3c      	itt	cc
 8009628:	009b      	lslcc	r3, r3, #2
 800962a:	3002      	addcc	r0, #2
 800962c:	2b00      	cmp	r3, #0
 800962e:	db05      	blt.n	800963c <__hi0bits+0x3c>
 8009630:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009634:	f100 0001 	add.w	r0, r0, #1
 8009638:	bf08      	it	eq
 800963a:	2020      	moveq	r0, #32
 800963c:	4770      	bx	lr

0800963e <__lo0bits>:
 800963e:	6803      	ldr	r3, [r0, #0]
 8009640:	4602      	mov	r2, r0
 8009642:	f013 0007 	ands.w	r0, r3, #7
 8009646:	d00b      	beq.n	8009660 <__lo0bits+0x22>
 8009648:	07d9      	lsls	r1, r3, #31
 800964a:	d421      	bmi.n	8009690 <__lo0bits+0x52>
 800964c:	0798      	lsls	r0, r3, #30
 800964e:	bf47      	ittee	mi
 8009650:	085b      	lsrmi	r3, r3, #1
 8009652:	2001      	movmi	r0, #1
 8009654:	089b      	lsrpl	r3, r3, #2
 8009656:	2002      	movpl	r0, #2
 8009658:	bf4c      	ite	mi
 800965a:	6013      	strmi	r3, [r2, #0]
 800965c:	6013      	strpl	r3, [r2, #0]
 800965e:	4770      	bx	lr
 8009660:	b299      	uxth	r1, r3
 8009662:	b909      	cbnz	r1, 8009668 <__lo0bits+0x2a>
 8009664:	0c1b      	lsrs	r3, r3, #16
 8009666:	2010      	movs	r0, #16
 8009668:	b2d9      	uxtb	r1, r3
 800966a:	b909      	cbnz	r1, 8009670 <__lo0bits+0x32>
 800966c:	3008      	adds	r0, #8
 800966e:	0a1b      	lsrs	r3, r3, #8
 8009670:	0719      	lsls	r1, r3, #28
 8009672:	bf04      	itt	eq
 8009674:	091b      	lsreq	r3, r3, #4
 8009676:	3004      	addeq	r0, #4
 8009678:	0799      	lsls	r1, r3, #30
 800967a:	bf04      	itt	eq
 800967c:	089b      	lsreq	r3, r3, #2
 800967e:	3002      	addeq	r0, #2
 8009680:	07d9      	lsls	r1, r3, #31
 8009682:	d403      	bmi.n	800968c <__lo0bits+0x4e>
 8009684:	085b      	lsrs	r3, r3, #1
 8009686:	f100 0001 	add.w	r0, r0, #1
 800968a:	d003      	beq.n	8009694 <__lo0bits+0x56>
 800968c:	6013      	str	r3, [r2, #0]
 800968e:	4770      	bx	lr
 8009690:	2000      	movs	r0, #0
 8009692:	4770      	bx	lr
 8009694:	2020      	movs	r0, #32
 8009696:	4770      	bx	lr

08009698 <__i2b>:
 8009698:	b510      	push	{r4, lr}
 800969a:	460c      	mov	r4, r1
 800969c:	2101      	movs	r1, #1
 800969e:	f7ff febb 	bl	8009418 <_Balloc>
 80096a2:	4602      	mov	r2, r0
 80096a4:	b928      	cbnz	r0, 80096b2 <__i2b+0x1a>
 80096a6:	4b05      	ldr	r3, [pc, #20]	@ (80096bc <__i2b+0x24>)
 80096a8:	f240 1145 	movw	r1, #325	@ 0x145
 80096ac:	4804      	ldr	r0, [pc, #16]	@ (80096c0 <__i2b+0x28>)
 80096ae:	f001 fe13 	bl	800b2d8 <__assert_func>
 80096b2:	2301      	movs	r3, #1
 80096b4:	6144      	str	r4, [r0, #20]
 80096b6:	6103      	str	r3, [r0, #16]
 80096b8:	bd10      	pop	{r4, pc}
 80096ba:	bf00      	nop
 80096bc:	0800c4c9 	.word	0x0800c4c9
 80096c0:	0800c4da 	.word	0x0800c4da

080096c4 <__multiply>:
 80096c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c8:	4614      	mov	r4, r2
 80096ca:	690a      	ldr	r2, [r1, #16]
 80096cc:	460f      	mov	r7, r1
 80096ce:	b085      	sub	sp, #20
 80096d0:	6923      	ldr	r3, [r4, #16]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	bfa2      	ittt	ge
 80096d6:	4623      	movge	r3, r4
 80096d8:	460c      	movge	r4, r1
 80096da:	461f      	movge	r7, r3
 80096dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80096e0:	68a3      	ldr	r3, [r4, #8]
 80096e2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80096e6:	6861      	ldr	r1, [r4, #4]
 80096e8:	eb0a 0609 	add.w	r6, sl, r9
 80096ec:	42b3      	cmp	r3, r6
 80096ee:	bfb8      	it	lt
 80096f0:	3101      	addlt	r1, #1
 80096f2:	f7ff fe91 	bl	8009418 <_Balloc>
 80096f6:	b930      	cbnz	r0, 8009706 <__multiply+0x42>
 80096f8:	4602      	mov	r2, r0
 80096fa:	4b45      	ldr	r3, [pc, #276]	@ (8009810 <__multiply+0x14c>)
 80096fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009700:	4844      	ldr	r0, [pc, #272]	@ (8009814 <__multiply+0x150>)
 8009702:	f001 fde9 	bl	800b2d8 <__assert_func>
 8009706:	f100 0514 	add.w	r5, r0, #20
 800970a:	2200      	movs	r2, #0
 800970c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009710:	462b      	mov	r3, r5
 8009712:	4543      	cmp	r3, r8
 8009714:	d321      	bcc.n	800975a <__multiply+0x96>
 8009716:	f107 0114 	add.w	r1, r7, #20
 800971a:	f104 0214 	add.w	r2, r4, #20
 800971e:	f104 0715 	add.w	r7, r4, #21
 8009722:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009726:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800972a:	9302      	str	r3, [sp, #8]
 800972c:	1b13      	subs	r3, r2, r4
 800972e:	3b15      	subs	r3, #21
 8009730:	f023 0303 	bic.w	r3, r3, #3
 8009734:	3304      	adds	r3, #4
 8009736:	42ba      	cmp	r2, r7
 8009738:	bf38      	it	cc
 800973a:	2304      	movcc	r3, #4
 800973c:	9301      	str	r3, [sp, #4]
 800973e:	9b02      	ldr	r3, [sp, #8]
 8009740:	9103      	str	r1, [sp, #12]
 8009742:	428b      	cmp	r3, r1
 8009744:	d80c      	bhi.n	8009760 <__multiply+0x9c>
 8009746:	2e00      	cmp	r6, #0
 8009748:	dd03      	ble.n	8009752 <__multiply+0x8e>
 800974a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800974e:	2b00      	cmp	r3, #0
 8009750:	d05b      	beq.n	800980a <__multiply+0x146>
 8009752:	6106      	str	r6, [r0, #16]
 8009754:	b005      	add	sp, #20
 8009756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800975a:	f843 2b04 	str.w	r2, [r3], #4
 800975e:	e7d8      	b.n	8009712 <__multiply+0x4e>
 8009760:	f8b1 a000 	ldrh.w	sl, [r1]
 8009764:	f1ba 0f00 	cmp.w	sl, #0
 8009768:	d024      	beq.n	80097b4 <__multiply+0xf0>
 800976a:	f104 0e14 	add.w	lr, r4, #20
 800976e:	46a9      	mov	r9, r5
 8009770:	f04f 0c00 	mov.w	ip, #0
 8009774:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009778:	f8d9 3000 	ldr.w	r3, [r9]
 800977c:	fa1f fb87 	uxth.w	fp, r7
 8009780:	4572      	cmp	r2, lr
 8009782:	b29b      	uxth	r3, r3
 8009784:	fb0a 330b 	mla	r3, sl, fp, r3
 8009788:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800978c:	f8d9 7000 	ldr.w	r7, [r9]
 8009790:	4463      	add	r3, ip
 8009792:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009796:	fb0a c70b 	mla	r7, sl, fp, ip
 800979a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800979e:	b29b      	uxth	r3, r3
 80097a0:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80097a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80097a8:	f849 3b04 	str.w	r3, [r9], #4
 80097ac:	d8e2      	bhi.n	8009774 <__multiply+0xb0>
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	f845 c003 	str.w	ip, [r5, r3]
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	3104      	adds	r1, #4
 80097b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80097bc:	f1b9 0f00 	cmp.w	r9, #0
 80097c0:	d021      	beq.n	8009806 <__multiply+0x142>
 80097c2:	682b      	ldr	r3, [r5, #0]
 80097c4:	f104 0c14 	add.w	ip, r4, #20
 80097c8:	46ae      	mov	lr, r5
 80097ca:	f04f 0a00 	mov.w	sl, #0
 80097ce:	f8bc b000 	ldrh.w	fp, [ip]
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80097d8:	fb09 770b 	mla	r7, r9, fp, r7
 80097dc:	4457      	add	r7, sl
 80097de:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80097e2:	f84e 3b04 	str.w	r3, [lr], #4
 80097e6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80097ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097ee:	f8be 3000 	ldrh.w	r3, [lr]
 80097f2:	4562      	cmp	r2, ip
 80097f4:	fb09 330a 	mla	r3, r9, sl, r3
 80097f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80097fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009800:	d8e5      	bhi.n	80097ce <__multiply+0x10a>
 8009802:	9f01      	ldr	r7, [sp, #4]
 8009804:	51eb      	str	r3, [r5, r7]
 8009806:	3504      	adds	r5, #4
 8009808:	e799      	b.n	800973e <__multiply+0x7a>
 800980a:	3e01      	subs	r6, #1
 800980c:	e79b      	b.n	8009746 <__multiply+0x82>
 800980e:	bf00      	nop
 8009810:	0800c4c9 	.word	0x0800c4c9
 8009814:	0800c4da 	.word	0x0800c4da

08009818 <__pow5mult>:
 8009818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800981c:	4615      	mov	r5, r2
 800981e:	f012 0203 	ands.w	r2, r2, #3
 8009822:	4607      	mov	r7, r0
 8009824:	460e      	mov	r6, r1
 8009826:	d007      	beq.n	8009838 <__pow5mult+0x20>
 8009828:	3a01      	subs	r2, #1
 800982a:	4c25      	ldr	r4, [pc, #148]	@ (80098c0 <__pow5mult+0xa8>)
 800982c:	2300      	movs	r3, #0
 800982e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009832:	f7ff fe53 	bl	80094dc <__multadd>
 8009836:	4606      	mov	r6, r0
 8009838:	10ad      	asrs	r5, r5, #2
 800983a:	d03d      	beq.n	80098b8 <__pow5mult+0xa0>
 800983c:	69fc      	ldr	r4, [r7, #28]
 800983e:	b97c      	cbnz	r4, 8009860 <__pow5mult+0x48>
 8009840:	2010      	movs	r0, #16
 8009842:	f7ff fd33 	bl	80092ac <malloc>
 8009846:	4602      	mov	r2, r0
 8009848:	61f8      	str	r0, [r7, #28]
 800984a:	b928      	cbnz	r0, 8009858 <__pow5mult+0x40>
 800984c:	4b1d      	ldr	r3, [pc, #116]	@ (80098c4 <__pow5mult+0xac>)
 800984e:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009852:	481d      	ldr	r0, [pc, #116]	@ (80098c8 <__pow5mult+0xb0>)
 8009854:	f001 fd40 	bl	800b2d8 <__assert_func>
 8009858:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800985c:	6004      	str	r4, [r0, #0]
 800985e:	60c4      	str	r4, [r0, #12]
 8009860:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009864:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009868:	b94c      	cbnz	r4, 800987e <__pow5mult+0x66>
 800986a:	f240 2171 	movw	r1, #625	@ 0x271
 800986e:	4638      	mov	r0, r7
 8009870:	f7ff ff12 	bl	8009698 <__i2b>
 8009874:	2300      	movs	r3, #0
 8009876:	4604      	mov	r4, r0
 8009878:	f8c8 0008 	str.w	r0, [r8, #8]
 800987c:	6003      	str	r3, [r0, #0]
 800987e:	f04f 0900 	mov.w	r9, #0
 8009882:	07eb      	lsls	r3, r5, #31
 8009884:	d50a      	bpl.n	800989c <__pow5mult+0x84>
 8009886:	4631      	mov	r1, r6
 8009888:	4622      	mov	r2, r4
 800988a:	4638      	mov	r0, r7
 800988c:	f7ff ff1a 	bl	80096c4 <__multiply>
 8009890:	4680      	mov	r8, r0
 8009892:	4631      	mov	r1, r6
 8009894:	4638      	mov	r0, r7
 8009896:	4646      	mov	r6, r8
 8009898:	f7ff fdfe 	bl	8009498 <_Bfree>
 800989c:	106d      	asrs	r5, r5, #1
 800989e:	d00b      	beq.n	80098b8 <__pow5mult+0xa0>
 80098a0:	6820      	ldr	r0, [r4, #0]
 80098a2:	b938      	cbnz	r0, 80098b4 <__pow5mult+0x9c>
 80098a4:	4622      	mov	r2, r4
 80098a6:	4621      	mov	r1, r4
 80098a8:	4638      	mov	r0, r7
 80098aa:	f7ff ff0b 	bl	80096c4 <__multiply>
 80098ae:	6020      	str	r0, [r4, #0]
 80098b0:	f8c0 9000 	str.w	r9, [r0]
 80098b4:	4604      	mov	r4, r0
 80098b6:	e7e4      	b.n	8009882 <__pow5mult+0x6a>
 80098b8:	4630      	mov	r0, r6
 80098ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098be:	bf00      	nop
 80098c0:	0800c534 	.word	0x0800c534
 80098c4:	0800c45a 	.word	0x0800c45a
 80098c8:	0800c4da 	.word	0x0800c4da

080098cc <__lshift>:
 80098cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098d0:	460c      	mov	r4, r1
 80098d2:	4607      	mov	r7, r0
 80098d4:	4691      	mov	r9, r2
 80098d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098da:	6923      	ldr	r3, [r4, #16]
 80098dc:	6849      	ldr	r1, [r1, #4]
 80098de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098e2:	68a3      	ldr	r3, [r4, #8]
 80098e4:	f108 0601 	add.w	r6, r8, #1
 80098e8:	42b3      	cmp	r3, r6
 80098ea:	db0b      	blt.n	8009904 <__lshift+0x38>
 80098ec:	4638      	mov	r0, r7
 80098ee:	f7ff fd93 	bl	8009418 <_Balloc>
 80098f2:	4605      	mov	r5, r0
 80098f4:	b948      	cbnz	r0, 800990a <__lshift+0x3e>
 80098f6:	4602      	mov	r2, r0
 80098f8:	4b28      	ldr	r3, [pc, #160]	@ (800999c <__lshift+0xd0>)
 80098fa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80098fe:	4828      	ldr	r0, [pc, #160]	@ (80099a0 <__lshift+0xd4>)
 8009900:	f001 fcea 	bl	800b2d8 <__assert_func>
 8009904:	3101      	adds	r1, #1
 8009906:	005b      	lsls	r3, r3, #1
 8009908:	e7ee      	b.n	80098e8 <__lshift+0x1c>
 800990a:	2300      	movs	r3, #0
 800990c:	f100 0114 	add.w	r1, r0, #20
 8009910:	f100 0210 	add.w	r2, r0, #16
 8009914:	4618      	mov	r0, r3
 8009916:	4553      	cmp	r3, sl
 8009918:	db33      	blt.n	8009982 <__lshift+0xb6>
 800991a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800991e:	f104 0314 	add.w	r3, r4, #20
 8009922:	6920      	ldr	r0, [r4, #16]
 8009924:	f019 091f 	ands.w	r9, r9, #31
 8009928:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800992c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009930:	d02b      	beq.n	800998a <__lshift+0xbe>
 8009932:	f1c9 0e20 	rsb	lr, r9, #32
 8009936:	468a      	mov	sl, r1
 8009938:	2200      	movs	r2, #0
 800993a:	6818      	ldr	r0, [r3, #0]
 800993c:	fa00 f009 	lsl.w	r0, r0, r9
 8009940:	4310      	orrs	r0, r2
 8009942:	f84a 0b04 	str.w	r0, [sl], #4
 8009946:	f853 2b04 	ldr.w	r2, [r3], #4
 800994a:	459c      	cmp	ip, r3
 800994c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009950:	d8f3      	bhi.n	800993a <__lshift+0x6e>
 8009952:	ebac 0304 	sub.w	r3, ip, r4
 8009956:	f104 0015 	add.w	r0, r4, #21
 800995a:	3b15      	subs	r3, #21
 800995c:	f023 0303 	bic.w	r3, r3, #3
 8009960:	3304      	adds	r3, #4
 8009962:	4584      	cmp	ip, r0
 8009964:	bf38      	it	cc
 8009966:	2304      	movcc	r3, #4
 8009968:	50ca      	str	r2, [r1, r3]
 800996a:	b10a      	cbz	r2, 8009970 <__lshift+0xa4>
 800996c:	f108 0602 	add.w	r6, r8, #2
 8009970:	3e01      	subs	r6, #1
 8009972:	4638      	mov	r0, r7
 8009974:	4621      	mov	r1, r4
 8009976:	612e      	str	r6, [r5, #16]
 8009978:	f7ff fd8e 	bl	8009498 <_Bfree>
 800997c:	4628      	mov	r0, r5
 800997e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009982:	3301      	adds	r3, #1
 8009984:	f842 0f04 	str.w	r0, [r2, #4]!
 8009988:	e7c5      	b.n	8009916 <__lshift+0x4a>
 800998a:	3904      	subs	r1, #4
 800998c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009990:	459c      	cmp	ip, r3
 8009992:	f841 2f04 	str.w	r2, [r1, #4]!
 8009996:	d8f9      	bhi.n	800998c <__lshift+0xc0>
 8009998:	e7ea      	b.n	8009970 <__lshift+0xa4>
 800999a:	bf00      	nop
 800999c:	0800c4c9 	.word	0x0800c4c9
 80099a0:	0800c4da 	.word	0x0800c4da

080099a4 <__mcmp>:
 80099a4:	4603      	mov	r3, r0
 80099a6:	690a      	ldr	r2, [r1, #16]
 80099a8:	6900      	ldr	r0, [r0, #16]
 80099aa:	1a80      	subs	r0, r0, r2
 80099ac:	b530      	push	{r4, r5, lr}
 80099ae:	d10e      	bne.n	80099ce <__mcmp+0x2a>
 80099b0:	3314      	adds	r3, #20
 80099b2:	3114      	adds	r1, #20
 80099b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80099b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80099bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099c4:	4295      	cmp	r5, r2
 80099c6:	d003      	beq.n	80099d0 <__mcmp+0x2c>
 80099c8:	d205      	bcs.n	80099d6 <__mcmp+0x32>
 80099ca:	f04f 30ff 	mov.w	r0, #4294967295
 80099ce:	bd30      	pop	{r4, r5, pc}
 80099d0:	42a3      	cmp	r3, r4
 80099d2:	d3f3      	bcc.n	80099bc <__mcmp+0x18>
 80099d4:	e7fb      	b.n	80099ce <__mcmp+0x2a>
 80099d6:	2001      	movs	r0, #1
 80099d8:	e7f9      	b.n	80099ce <__mcmp+0x2a>
	...

080099dc <__mdiff>:
 80099dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e0:	4689      	mov	r9, r1
 80099e2:	4606      	mov	r6, r0
 80099e4:	4611      	mov	r1, r2
 80099e6:	4614      	mov	r4, r2
 80099e8:	4648      	mov	r0, r9
 80099ea:	f7ff ffdb 	bl	80099a4 <__mcmp>
 80099ee:	1e05      	subs	r5, r0, #0
 80099f0:	d112      	bne.n	8009a18 <__mdiff+0x3c>
 80099f2:	4629      	mov	r1, r5
 80099f4:	4630      	mov	r0, r6
 80099f6:	f7ff fd0f 	bl	8009418 <_Balloc>
 80099fa:	4602      	mov	r2, r0
 80099fc:	b928      	cbnz	r0, 8009a0a <__mdiff+0x2e>
 80099fe:	4b41      	ldr	r3, [pc, #260]	@ (8009b04 <__mdiff+0x128>)
 8009a00:	f240 2137 	movw	r1, #567	@ 0x237
 8009a04:	4840      	ldr	r0, [pc, #256]	@ (8009b08 <__mdiff+0x12c>)
 8009a06:	f001 fc67 	bl	800b2d8 <__assert_func>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a10:	4610      	mov	r0, r2
 8009a12:	b003      	add	sp, #12
 8009a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a18:	bfbc      	itt	lt
 8009a1a:	464b      	movlt	r3, r9
 8009a1c:	46a1      	movlt	r9, r4
 8009a1e:	4630      	mov	r0, r6
 8009a20:	bfb8      	it	lt
 8009a22:	2501      	movlt	r5, #1
 8009a24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a28:	bfb4      	ite	lt
 8009a2a:	461c      	movlt	r4, r3
 8009a2c:	2500      	movge	r5, #0
 8009a2e:	f7ff fcf3 	bl	8009418 <_Balloc>
 8009a32:	4602      	mov	r2, r0
 8009a34:	b918      	cbnz	r0, 8009a3e <__mdiff+0x62>
 8009a36:	4b33      	ldr	r3, [pc, #204]	@ (8009b04 <__mdiff+0x128>)
 8009a38:	f240 2145 	movw	r1, #581	@ 0x245
 8009a3c:	e7e2      	b.n	8009a04 <__mdiff+0x28>
 8009a3e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a42:	f104 0e14 	add.w	lr, r4, #20
 8009a46:	6926      	ldr	r6, [r4, #16]
 8009a48:	f100 0b14 	add.w	fp, r0, #20
 8009a4c:	60c5      	str	r5, [r0, #12]
 8009a4e:	f109 0514 	add.w	r5, r9, #20
 8009a52:	f109 0310 	add.w	r3, r9, #16
 8009a56:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009a5a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009a5e:	46d9      	mov	r9, fp
 8009a60:	f04f 0c00 	mov.w	ip, #0
 8009a64:	9301      	str	r3, [sp, #4]
 8009a66:	9b01      	ldr	r3, [sp, #4]
 8009a68:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009a6c:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009a70:	4576      	cmp	r6, lr
 8009a72:	9301      	str	r3, [sp, #4]
 8009a74:	fa1f f38a 	uxth.w	r3, sl
 8009a78:	4619      	mov	r1, r3
 8009a7a:	b283      	uxth	r3, r0
 8009a7c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8009a80:	eba1 0303 	sub.w	r3, r1, r3
 8009a84:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a88:	4463      	add	r3, ip
 8009a8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a94:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a98:	f849 3b04 	str.w	r3, [r9], #4
 8009a9c:	d8e3      	bhi.n	8009a66 <__mdiff+0x8a>
 8009a9e:	1b33      	subs	r3, r6, r4
 8009aa0:	3415      	adds	r4, #21
 8009aa2:	3b15      	subs	r3, #21
 8009aa4:	f023 0303 	bic.w	r3, r3, #3
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	42a6      	cmp	r6, r4
 8009aac:	bf38      	it	cc
 8009aae:	2304      	movcc	r3, #4
 8009ab0:	441d      	add	r5, r3
 8009ab2:	445b      	add	r3, fp
 8009ab4:	462c      	mov	r4, r5
 8009ab6:	461e      	mov	r6, r3
 8009ab8:	4544      	cmp	r4, r8
 8009aba:	d30e      	bcc.n	8009ada <__mdiff+0xfe>
 8009abc:	f108 0103 	add.w	r1, r8, #3
 8009ac0:	1b49      	subs	r1, r1, r5
 8009ac2:	3d03      	subs	r5, #3
 8009ac4:	f021 0103 	bic.w	r1, r1, #3
 8009ac8:	45a8      	cmp	r8, r5
 8009aca:	bf38      	it	cc
 8009acc:	2100      	movcc	r1, #0
 8009ace:	440b      	add	r3, r1
 8009ad0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ad4:	b199      	cbz	r1, 8009afe <__mdiff+0x122>
 8009ad6:	6117      	str	r7, [r2, #16]
 8009ad8:	e79a      	b.n	8009a10 <__mdiff+0x34>
 8009ada:	f854 1b04 	ldr.w	r1, [r4], #4
 8009ade:	46e6      	mov	lr, ip
 8009ae0:	fa1f fc81 	uxth.w	ip, r1
 8009ae4:	0c08      	lsrs	r0, r1, #16
 8009ae6:	4471      	add	r1, lr
 8009ae8:	44f4      	add	ip, lr
 8009aea:	b289      	uxth	r1, r1
 8009aec:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009af0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009af4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009af8:	f846 1b04 	str.w	r1, [r6], #4
 8009afc:	e7dc      	b.n	8009ab8 <__mdiff+0xdc>
 8009afe:	3f01      	subs	r7, #1
 8009b00:	e7e6      	b.n	8009ad0 <__mdiff+0xf4>
 8009b02:	bf00      	nop
 8009b04:	0800c4c9 	.word	0x0800c4c9
 8009b08:	0800c4da 	.word	0x0800c4da

08009b0c <__ulp>:
 8009b0c:	b082      	sub	sp, #8
 8009b0e:	4b11      	ldr	r3, [pc, #68]	@ (8009b54 <__ulp+0x48>)
 8009b10:	ed8d 0b00 	vstr	d0, [sp]
 8009b14:	9a01      	ldr	r2, [sp, #4]
 8009b16:	4013      	ands	r3, r2
 8009b18:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	dc08      	bgt.n	8009b32 <__ulp+0x26>
 8009b20:	425b      	negs	r3, r3
 8009b22:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009b26:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b2a:	da04      	bge.n	8009b36 <__ulp+0x2a>
 8009b2c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009b30:	4113      	asrs	r3, r2
 8009b32:	2200      	movs	r2, #0
 8009b34:	e008      	b.n	8009b48 <__ulp+0x3c>
 8009b36:	f1a2 0314 	sub.w	r3, r2, #20
 8009b3a:	2b1e      	cmp	r3, #30
 8009b3c:	bfd6      	itet	le
 8009b3e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009b42:	2201      	movgt	r2, #1
 8009b44:	40da      	lsrle	r2, r3
 8009b46:	2300      	movs	r3, #0
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4610      	mov	r0, r2
 8009b4c:	ec41 0b10 	vmov	d0, r0, r1
 8009b50:	b002      	add	sp, #8
 8009b52:	4770      	bx	lr
 8009b54:	7ff00000 	.word	0x7ff00000

08009b58 <__b2d>:
 8009b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b5c:	6906      	ldr	r6, [r0, #16]
 8009b5e:	f100 0814 	add.w	r8, r0, #20
 8009b62:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009b66:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009b6a:	1f37      	subs	r7, r6, #4
 8009b6c:	4610      	mov	r0, r2
 8009b6e:	f7ff fd47 	bl	8009600 <__hi0bits>
 8009b72:	f1c0 0320 	rsb	r3, r0, #32
 8009b76:	280a      	cmp	r0, #10
 8009b78:	600b      	str	r3, [r1, #0]
 8009b7a:	491d      	ldr	r1, [pc, #116]	@ (8009bf0 <__b2d+0x98>)
 8009b7c:	dc16      	bgt.n	8009bac <__b2d+0x54>
 8009b7e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009b82:	45b8      	cmp	r8, r7
 8009b84:	f100 0015 	add.w	r0, r0, #21
 8009b88:	fa22 f30c 	lsr.w	r3, r2, ip
 8009b8c:	fa02 f000 	lsl.w	r0, r2, r0
 8009b90:	ea43 0501 	orr.w	r5, r3, r1
 8009b94:	bf34      	ite	cc
 8009b96:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009b9a:	2300      	movcs	r3, #0
 8009b9c:	fa23 f30c 	lsr.w	r3, r3, ip
 8009ba0:	4303      	orrs	r3, r0
 8009ba2:	461c      	mov	r4, r3
 8009ba4:	ec45 4b10 	vmov	d0, r4, r5
 8009ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bac:	45b8      	cmp	r8, r7
 8009bae:	bf3a      	itte	cc
 8009bb0:	f1a6 0708 	subcc.w	r7, r6, #8
 8009bb4:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009bb8:	2300      	movcs	r3, #0
 8009bba:	380b      	subs	r0, #11
 8009bbc:	d014      	beq.n	8009be8 <__b2d+0x90>
 8009bbe:	f1c0 0120 	rsb	r1, r0, #32
 8009bc2:	4082      	lsls	r2, r0
 8009bc4:	4547      	cmp	r7, r8
 8009bc6:	fa23 f401 	lsr.w	r4, r3, r1
 8009bca:	fa03 f300 	lsl.w	r3, r3, r0
 8009bce:	ea42 0204 	orr.w	r2, r2, r4
 8009bd2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009bd6:	bf8c      	ite	hi
 8009bd8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009bdc:	2200      	movls	r2, #0
 8009bde:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009be2:	40ca      	lsrs	r2, r1
 8009be4:	4313      	orrs	r3, r2
 8009be6:	e7dc      	b.n	8009ba2 <__b2d+0x4a>
 8009be8:	ea42 0501 	orr.w	r5, r2, r1
 8009bec:	e7d9      	b.n	8009ba2 <__b2d+0x4a>
 8009bee:	bf00      	nop
 8009bf0:	3ff00000 	.word	0x3ff00000

08009bf4 <__d2b>:
 8009bf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009bf8:	460f      	mov	r7, r1
 8009bfa:	2101      	movs	r1, #1
 8009bfc:	4616      	mov	r6, r2
 8009bfe:	ec59 8b10 	vmov	r8, r9, d0
 8009c02:	f7ff fc09 	bl	8009418 <_Balloc>
 8009c06:	4604      	mov	r4, r0
 8009c08:	b930      	cbnz	r0, 8009c18 <__d2b+0x24>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	4b23      	ldr	r3, [pc, #140]	@ (8009c9c <__d2b+0xa8>)
 8009c0e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c12:	4823      	ldr	r0, [pc, #140]	@ (8009ca0 <__d2b+0xac>)
 8009c14:	f001 fb60 	bl	800b2d8 <__assert_func>
 8009c18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c20:	b10d      	cbz	r5, 8009c26 <__d2b+0x32>
 8009c22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c26:	9301      	str	r3, [sp, #4]
 8009c28:	f1b8 0300 	subs.w	r3, r8, #0
 8009c2c:	d023      	beq.n	8009c76 <__d2b+0x82>
 8009c2e:	4668      	mov	r0, sp
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	f7ff fd04 	bl	800963e <__lo0bits>
 8009c36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c3a:	b1d0      	cbz	r0, 8009c72 <__d2b+0x7e>
 8009c3c:	f1c0 0320 	rsb	r3, r0, #32
 8009c40:	fa02 f303 	lsl.w	r3, r2, r3
 8009c44:	40c2      	lsrs	r2, r0
 8009c46:	430b      	orrs	r3, r1
 8009c48:	9201      	str	r2, [sp, #4]
 8009c4a:	6163      	str	r3, [r4, #20]
 8009c4c:	9b01      	ldr	r3, [sp, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	61a3      	str	r3, [r4, #24]
 8009c52:	bf0c      	ite	eq
 8009c54:	2201      	moveq	r2, #1
 8009c56:	2202      	movne	r2, #2
 8009c58:	6122      	str	r2, [r4, #16]
 8009c5a:	b1a5      	cbz	r5, 8009c86 <__d2b+0x92>
 8009c5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009c60:	4405      	add	r5, r0
 8009c62:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009c66:	603d      	str	r5, [r7, #0]
 8009c68:	6030      	str	r0, [r6, #0]
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	b003      	add	sp, #12
 8009c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c72:	6161      	str	r1, [r4, #20]
 8009c74:	e7ea      	b.n	8009c4c <__d2b+0x58>
 8009c76:	a801      	add	r0, sp, #4
 8009c78:	f7ff fce1 	bl	800963e <__lo0bits>
 8009c7c:	9b01      	ldr	r3, [sp, #4]
 8009c7e:	3020      	adds	r0, #32
 8009c80:	2201      	movs	r2, #1
 8009c82:	6163      	str	r3, [r4, #20]
 8009c84:	e7e8      	b.n	8009c58 <__d2b+0x64>
 8009c86:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009c8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c8e:	6038      	str	r0, [r7, #0]
 8009c90:	6918      	ldr	r0, [r3, #16]
 8009c92:	f7ff fcb5 	bl	8009600 <__hi0bits>
 8009c96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009c9a:	e7e5      	b.n	8009c68 <__d2b+0x74>
 8009c9c:	0800c4c9 	.word	0x0800c4c9
 8009ca0:	0800c4da 	.word	0x0800c4da

08009ca4 <__ratio>:
 8009ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca8:	b085      	sub	sp, #20
 8009caa:	e9cd 1000 	strd	r1, r0, [sp]
 8009cae:	a902      	add	r1, sp, #8
 8009cb0:	f7ff ff52 	bl	8009b58 <__b2d>
 8009cb4:	a903      	add	r1, sp, #12
 8009cb6:	9800      	ldr	r0, [sp, #0]
 8009cb8:	ec55 4b10 	vmov	r4, r5, d0
 8009cbc:	f7ff ff4c 	bl	8009b58 <__b2d>
 8009cc0:	9b01      	ldr	r3, [sp, #4]
 8009cc2:	462f      	mov	r7, r5
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	6919      	ldr	r1, [r3, #16]
 8009cc8:	9b00      	ldr	r3, [sp, #0]
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	1ac9      	subs	r1, r1, r3
 8009cce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009cd2:	ec5b ab10 	vmov	sl, fp, d0
 8009cd6:	1a9b      	subs	r3, r3, r2
 8009cd8:	46d9      	mov	r9, fp
 8009cda:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	bfcd      	iteet	gt
 8009ce2:	462a      	movgt	r2, r5
 8009ce4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009ce8:	465a      	movle	r2, fp
 8009cea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009cee:	bfd8      	it	le
 8009cf0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009cf4:	4652      	mov	r2, sl
 8009cf6:	4639      	mov	r1, r7
 8009cf8:	464b      	mov	r3, r9
 8009cfa:	f7f6 fdbb 	bl	8000874 <__aeabi_ddiv>
 8009cfe:	ec41 0b10 	vmov	d0, r0, r1
 8009d02:	b005      	add	sp, #20
 8009d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d08 <__copybits>:
 8009d08:	3901      	subs	r1, #1
 8009d0a:	f102 0314 	add.w	r3, r2, #20
 8009d0e:	1149      	asrs	r1, r1, #5
 8009d10:	b570      	push	{r4, r5, r6, lr}
 8009d12:	3101      	adds	r1, #1
 8009d14:	6914      	ldr	r4, [r2, #16]
 8009d16:	1f05      	subs	r5, r0, #4
 8009d18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d20:	42a3      	cmp	r3, r4
 8009d22:	d30c      	bcc.n	8009d3e <__copybits+0x36>
 8009d24:	1aa3      	subs	r3, r4, r2
 8009d26:	3211      	adds	r2, #17
 8009d28:	3b11      	subs	r3, #17
 8009d2a:	f023 0303 	bic.w	r3, r3, #3
 8009d2e:	42a2      	cmp	r2, r4
 8009d30:	bf88      	it	hi
 8009d32:	2300      	movhi	r3, #0
 8009d34:	4418      	add	r0, r3
 8009d36:	2300      	movs	r3, #0
 8009d38:	4288      	cmp	r0, r1
 8009d3a:	d305      	bcc.n	8009d48 <__copybits+0x40>
 8009d3c:	bd70      	pop	{r4, r5, r6, pc}
 8009d3e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d42:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d46:	e7eb      	b.n	8009d20 <__copybits+0x18>
 8009d48:	f840 3b04 	str.w	r3, [r0], #4
 8009d4c:	e7f4      	b.n	8009d38 <__copybits+0x30>

08009d4e <__any_on>:
 8009d4e:	f100 0214 	add.w	r2, r0, #20
 8009d52:	114b      	asrs	r3, r1, #5
 8009d54:	6900      	ldr	r0, [r0, #16]
 8009d56:	4298      	cmp	r0, r3
 8009d58:	b510      	push	{r4, lr}
 8009d5a:	db11      	blt.n	8009d80 <__any_on+0x32>
 8009d5c:	dd0a      	ble.n	8009d74 <__any_on+0x26>
 8009d5e:	f011 011f 	ands.w	r1, r1, #31
 8009d62:	d007      	beq.n	8009d74 <__any_on+0x26>
 8009d64:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d68:	fa24 f001 	lsr.w	r0, r4, r1
 8009d6c:	fa00 f101 	lsl.w	r1, r0, r1
 8009d70:	428c      	cmp	r4, r1
 8009d72:	d10b      	bne.n	8009d8c <__any_on+0x3e>
 8009d74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d803      	bhi.n	8009d84 <__any_on+0x36>
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	bd10      	pop	{r4, pc}
 8009d80:	4603      	mov	r3, r0
 8009d82:	e7f7      	b.n	8009d74 <__any_on+0x26>
 8009d84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d88:	2900      	cmp	r1, #0
 8009d8a:	d0f5      	beq.n	8009d78 <__any_on+0x2a>
 8009d8c:	2001      	movs	r0, #1
 8009d8e:	e7f6      	b.n	8009d7e <__any_on+0x30>

08009d90 <sulp>:
 8009d90:	b570      	push	{r4, r5, r6, lr}
 8009d92:	4604      	mov	r4, r0
 8009d94:	460d      	mov	r5, r1
 8009d96:	4616      	mov	r6, r2
 8009d98:	ec45 4b10 	vmov	d0, r4, r5
 8009d9c:	f7ff feb6 	bl	8009b0c <__ulp>
 8009da0:	ec51 0b10 	vmov	r0, r1, d0
 8009da4:	b17e      	cbz	r6, 8009dc6 <sulp+0x36>
 8009da6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009daa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	dd09      	ble.n	8009dc6 <sulp+0x36>
 8009db2:	051b      	lsls	r3, r3, #20
 8009db4:	2400      	movs	r4, #0
 8009db6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009dba:	4622      	mov	r2, r4
 8009dbc:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009dc0:	462b      	mov	r3, r5
 8009dc2:	f7f6 fc2d 	bl	8000620 <__aeabi_dmul>
 8009dc6:	ec41 0b10 	vmov	d0, r0, r1
 8009dca:	bd70      	pop	{r4, r5, r6, pc}
 8009dcc:	0000      	movs	r0, r0
	...

08009dd0 <_strtod_l>:
 8009dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd4:	b09f      	sub	sp, #124	@ 0x7c
 8009dd6:	460c      	mov	r4, r1
 8009dd8:	f04f 0a00 	mov.w	sl, #0
 8009ddc:	f04f 0b00 	mov.w	fp, #0
 8009de0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009de2:	2200      	movs	r2, #0
 8009de4:	9005      	str	r0, [sp, #20]
 8009de6:	921a      	str	r2, [sp, #104]	@ 0x68
 8009de8:	460a      	mov	r2, r1
 8009dea:	9219      	str	r2, [sp, #100]	@ 0x64
 8009dec:	7811      	ldrb	r1, [r2, #0]
 8009dee:	292b      	cmp	r1, #43	@ 0x2b
 8009df0:	d04a      	beq.n	8009e88 <_strtod_l+0xb8>
 8009df2:	d838      	bhi.n	8009e66 <_strtod_l+0x96>
 8009df4:	290d      	cmp	r1, #13
 8009df6:	d832      	bhi.n	8009e5e <_strtod_l+0x8e>
 8009df8:	2908      	cmp	r1, #8
 8009dfa:	d832      	bhi.n	8009e62 <_strtod_l+0x92>
 8009dfc:	2900      	cmp	r1, #0
 8009dfe:	d03b      	beq.n	8009e78 <_strtod_l+0xa8>
 8009e00:	2200      	movs	r2, #0
 8009e02:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009e04:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009e06:	782a      	ldrb	r2, [r5, #0]
 8009e08:	2a30      	cmp	r2, #48	@ 0x30
 8009e0a:	f040 80b3 	bne.w	8009f74 <_strtod_l+0x1a4>
 8009e0e:	786a      	ldrb	r2, [r5, #1]
 8009e10:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009e14:	2a58      	cmp	r2, #88	@ 0x58
 8009e16:	d16e      	bne.n	8009ef6 <_strtod_l+0x126>
 8009e18:	9302      	str	r3, [sp, #8]
 8009e1a:	a919      	add	r1, sp, #100	@ 0x64
 8009e1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e1e:	4a90      	ldr	r2, [pc, #576]	@ (800a060 <_strtod_l+0x290>)
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e24:	9805      	ldr	r0, [sp, #20]
 8009e26:	9300      	str	r3, [sp, #0]
 8009e28:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e2a:	f001 faed 	bl	800b408 <__gethex>
 8009e2e:	f010 060f 	ands.w	r6, r0, #15
 8009e32:	4604      	mov	r4, r0
 8009e34:	d005      	beq.n	8009e42 <_strtod_l+0x72>
 8009e36:	2e06      	cmp	r6, #6
 8009e38:	d128      	bne.n	8009e8c <_strtod_l+0xbc>
 8009e3a:	3501      	adds	r5, #1
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009e40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f040 858e 	bne.w	800a966 <_strtod_l+0xb96>
 8009e4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e4c:	b1cb      	cbz	r3, 8009e82 <_strtod_l+0xb2>
 8009e4e:	4652      	mov	r2, sl
 8009e50:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009e54:	ec43 2b10 	vmov	d0, r2, r3
 8009e58:	b01f      	add	sp, #124	@ 0x7c
 8009e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e5e:	2920      	cmp	r1, #32
 8009e60:	d1ce      	bne.n	8009e00 <_strtod_l+0x30>
 8009e62:	3201      	adds	r2, #1
 8009e64:	e7c1      	b.n	8009dea <_strtod_l+0x1a>
 8009e66:	292d      	cmp	r1, #45	@ 0x2d
 8009e68:	d1ca      	bne.n	8009e00 <_strtod_l+0x30>
 8009e6a:	2101      	movs	r1, #1
 8009e6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009e6e:	1c51      	adds	r1, r2, #1
 8009e70:	9119      	str	r1, [sp, #100]	@ 0x64
 8009e72:	7852      	ldrb	r2, [r2, #1]
 8009e74:	2a00      	cmp	r2, #0
 8009e76:	d1c5      	bne.n	8009e04 <_strtod_l+0x34>
 8009e78:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e7a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f040 8570 	bne.w	800a962 <_strtod_l+0xb92>
 8009e82:	4652      	mov	r2, sl
 8009e84:	465b      	mov	r3, fp
 8009e86:	e7e5      	b.n	8009e54 <_strtod_l+0x84>
 8009e88:	2100      	movs	r1, #0
 8009e8a:	e7ef      	b.n	8009e6c <_strtod_l+0x9c>
 8009e8c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e8e:	b13a      	cbz	r2, 8009ea0 <_strtod_l+0xd0>
 8009e90:	2135      	movs	r1, #53	@ 0x35
 8009e92:	a81c      	add	r0, sp, #112	@ 0x70
 8009e94:	f7ff ff38 	bl	8009d08 <__copybits>
 8009e98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e9a:	9805      	ldr	r0, [sp, #20]
 8009e9c:	f7ff fafc 	bl	8009498 <_Bfree>
 8009ea0:	3e01      	subs	r6, #1
 8009ea2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009ea4:	2e04      	cmp	r6, #4
 8009ea6:	d806      	bhi.n	8009eb6 <_strtod_l+0xe6>
 8009ea8:	e8df f006 	tbb	[pc, r6]
 8009eac:	201d0314 	.word	0x201d0314
 8009eb0:	14          	.byte	0x14
 8009eb1:	00          	.byte	0x00
 8009eb2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009eb6:	05e1      	lsls	r1, r4, #23
 8009eb8:	bf48      	it	mi
 8009eba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009ebe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ec2:	0d1b      	lsrs	r3, r3, #20
 8009ec4:	051b      	lsls	r3, r3, #20
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1bb      	bne.n	8009e42 <_strtod_l+0x72>
 8009eca:	f7fe fb11 	bl	80084f0 <__errno>
 8009ece:	2322      	movs	r3, #34	@ 0x22
 8009ed0:	6003      	str	r3, [r0, #0]
 8009ed2:	e7b6      	b.n	8009e42 <_strtod_l+0x72>
 8009ed4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009ed8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009edc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009ee0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009ee4:	e7e7      	b.n	8009eb6 <_strtod_l+0xe6>
 8009ee6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a068 <_strtod_l+0x298>
 8009eea:	e7e4      	b.n	8009eb6 <_strtod_l+0xe6>
 8009eec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009ef0:	f04f 3aff 	mov.w	sl, #4294967295
 8009ef4:	e7df      	b.n	8009eb6 <_strtod_l+0xe6>
 8009ef6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ef8:	1c5a      	adds	r2, r3, #1
 8009efa:	9219      	str	r2, [sp, #100]	@ 0x64
 8009efc:	785b      	ldrb	r3, [r3, #1]
 8009efe:	2b30      	cmp	r3, #48	@ 0x30
 8009f00:	d0f9      	beq.n	8009ef6 <_strtod_l+0x126>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d09d      	beq.n	8009e42 <_strtod_l+0x72>
 8009f06:	2301      	movs	r3, #1
 8009f08:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f0a:	220a      	movs	r2, #10
 8009f0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f0e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f10:	2300      	movs	r3, #0
 8009f12:	461f      	mov	r7, r3
 8009f14:	9308      	str	r3, [sp, #32]
 8009f16:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f18:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009f1a:	7805      	ldrb	r5, [r0, #0]
 8009f1c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009f20:	b2d9      	uxtb	r1, r3
 8009f22:	2909      	cmp	r1, #9
 8009f24:	d928      	bls.n	8009f78 <_strtod_l+0x1a8>
 8009f26:	2201      	movs	r2, #1
 8009f28:	494e      	ldr	r1, [pc, #312]	@ (800a064 <_strtod_l+0x294>)
 8009f2a:	f001 f978 	bl	800b21e <strncmp>
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	d033      	beq.n	8009f9a <_strtod_l+0x1ca>
 8009f32:	2000      	movs	r0, #0
 8009f34:	462a      	mov	r2, r5
 8009f36:	463d      	mov	r5, r7
 8009f38:	4681      	mov	r9, r0
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	2a65      	cmp	r2, #101	@ 0x65
 8009f3e:	d001      	beq.n	8009f44 <_strtod_l+0x174>
 8009f40:	2a45      	cmp	r2, #69	@ 0x45
 8009f42:	d114      	bne.n	8009f6e <_strtod_l+0x19e>
 8009f44:	b91d      	cbnz	r5, 8009f4e <_strtod_l+0x17e>
 8009f46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f48:	4302      	orrs	r2, r0
 8009f4a:	d095      	beq.n	8009e78 <_strtod_l+0xa8>
 8009f4c:	2500      	movs	r5, #0
 8009f4e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009f50:	1c62      	adds	r2, r4, #1
 8009f52:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f54:	7862      	ldrb	r2, [r4, #1]
 8009f56:	2a2b      	cmp	r2, #43	@ 0x2b
 8009f58:	d078      	beq.n	800a04c <_strtod_l+0x27c>
 8009f5a:	2a2d      	cmp	r2, #45	@ 0x2d
 8009f5c:	d07c      	beq.n	800a058 <_strtod_l+0x288>
 8009f5e:	f04f 0c00 	mov.w	ip, #0
 8009f62:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009f66:	2909      	cmp	r1, #9
 8009f68:	f240 8084 	bls.w	800a074 <_strtod_l+0x2a4>
 8009f6c:	9419      	str	r4, [sp, #100]	@ 0x64
 8009f6e:	f04f 0800 	mov.w	r8, #0
 8009f72:	e0a4      	b.n	800a0be <_strtod_l+0x2ee>
 8009f74:	2300      	movs	r3, #0
 8009f76:	e7c7      	b.n	8009f08 <_strtod_l+0x138>
 8009f78:	2f08      	cmp	r7, #8
 8009f7a:	f100 0001 	add.w	r0, r0, #1
 8009f7e:	f107 0701 	add.w	r7, r7, #1
 8009f82:	bfd5      	itete	le
 8009f84:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009f86:	9908      	ldrgt	r1, [sp, #32]
 8009f88:	fb02 3301 	mlale	r3, r2, r1, r3
 8009f8c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009f90:	bfd4      	ite	le
 8009f92:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009f94:	9308      	strgt	r3, [sp, #32]
 8009f96:	9019      	str	r0, [sp, #100]	@ 0x64
 8009f98:	e7be      	b.n	8009f18 <_strtod_l+0x148>
 8009f9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f9c:	1c5a      	adds	r2, r3, #1
 8009f9e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fa0:	785a      	ldrb	r2, [r3, #1]
 8009fa2:	b37f      	cbz	r7, 800a004 <_strtod_l+0x234>
 8009fa4:	4681      	mov	r9, r0
 8009fa6:	463d      	mov	r5, r7
 8009fa8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009fac:	2b09      	cmp	r3, #9
 8009fae:	d912      	bls.n	8009fd6 <_strtod_l+0x206>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e7c3      	b.n	8009f3c <_strtod_l+0x16c>
 8009fb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fb6:	3001      	adds	r0, #1
 8009fb8:	1c5a      	adds	r2, r3, #1
 8009fba:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fbc:	785a      	ldrb	r2, [r3, #1]
 8009fbe:	2a30      	cmp	r2, #48	@ 0x30
 8009fc0:	d0f8      	beq.n	8009fb4 <_strtod_l+0x1e4>
 8009fc2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009fc6:	2b08      	cmp	r3, #8
 8009fc8:	f200 84d2 	bhi.w	800a970 <_strtod_l+0xba0>
 8009fcc:	4681      	mov	r9, r0
 8009fce:	2000      	movs	r0, #0
 8009fd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fd2:	4605      	mov	r5, r0
 8009fd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009fd6:	3a30      	subs	r2, #48	@ 0x30
 8009fd8:	f100 0301 	add.w	r3, r0, #1
 8009fdc:	d02a      	beq.n	800a034 <_strtod_l+0x264>
 8009fde:	4499      	add	r9, r3
 8009fe0:	eb00 0c05 	add.w	ip, r0, r5
 8009fe4:	462b      	mov	r3, r5
 8009fe6:	210a      	movs	r1, #10
 8009fe8:	4563      	cmp	r3, ip
 8009fea:	d10d      	bne.n	800a008 <_strtod_l+0x238>
 8009fec:	1c69      	adds	r1, r5, #1
 8009fee:	4401      	add	r1, r0
 8009ff0:	4428      	add	r0, r5
 8009ff2:	2808      	cmp	r0, #8
 8009ff4:	dc16      	bgt.n	800a024 <_strtod_l+0x254>
 8009ff6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ff8:	230a      	movs	r3, #10
 8009ffa:	fb03 2300 	mla	r3, r3, r0, r2
 8009ffe:	930a      	str	r3, [sp, #40]	@ 0x28
 800a000:	2300      	movs	r3, #0
 800a002:	e018      	b.n	800a036 <_strtod_l+0x266>
 800a004:	4638      	mov	r0, r7
 800a006:	e7da      	b.n	8009fbe <_strtod_l+0x1ee>
 800a008:	2b08      	cmp	r3, #8
 800a00a:	f103 0301 	add.w	r3, r3, #1
 800a00e:	dc03      	bgt.n	800a018 <_strtod_l+0x248>
 800a010:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a012:	434e      	muls	r6, r1
 800a014:	960a      	str	r6, [sp, #40]	@ 0x28
 800a016:	e7e7      	b.n	8009fe8 <_strtod_l+0x218>
 800a018:	2b10      	cmp	r3, #16
 800a01a:	bfde      	ittt	le
 800a01c:	9e08      	ldrle	r6, [sp, #32]
 800a01e:	434e      	mulle	r6, r1
 800a020:	9608      	strle	r6, [sp, #32]
 800a022:	e7e1      	b.n	8009fe8 <_strtod_l+0x218>
 800a024:	280f      	cmp	r0, #15
 800a026:	dceb      	bgt.n	800a000 <_strtod_l+0x230>
 800a028:	9808      	ldr	r0, [sp, #32]
 800a02a:	230a      	movs	r3, #10
 800a02c:	fb03 2300 	mla	r3, r3, r0, r2
 800a030:	9308      	str	r3, [sp, #32]
 800a032:	e7e5      	b.n	800a000 <_strtod_l+0x230>
 800a034:	4629      	mov	r1, r5
 800a036:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a038:	460d      	mov	r5, r1
 800a03a:	1c50      	adds	r0, r2, #1
 800a03c:	9019      	str	r0, [sp, #100]	@ 0x64
 800a03e:	4618      	mov	r0, r3
 800a040:	7852      	ldrb	r2, [r2, #1]
 800a042:	e7b1      	b.n	8009fa8 <_strtod_l+0x1d8>
 800a044:	f04f 0900 	mov.w	r9, #0
 800a048:	2301      	movs	r3, #1
 800a04a:	e77c      	b.n	8009f46 <_strtod_l+0x176>
 800a04c:	f04f 0c00 	mov.w	ip, #0
 800a050:	1ca2      	adds	r2, r4, #2
 800a052:	9219      	str	r2, [sp, #100]	@ 0x64
 800a054:	78a2      	ldrb	r2, [r4, #2]
 800a056:	e784      	b.n	8009f62 <_strtod_l+0x192>
 800a058:	f04f 0c01 	mov.w	ip, #1
 800a05c:	e7f8      	b.n	800a050 <_strtod_l+0x280>
 800a05e:	bf00      	nop
 800a060:	0800c648 	.word	0x0800c648
 800a064:	0800c630 	.word	0x0800c630
 800a068:	7ff00000 	.word	0x7ff00000
 800a06c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a06e:	1c51      	adds	r1, r2, #1
 800a070:	9119      	str	r1, [sp, #100]	@ 0x64
 800a072:	7852      	ldrb	r2, [r2, #1]
 800a074:	2a30      	cmp	r2, #48	@ 0x30
 800a076:	d0f9      	beq.n	800a06c <_strtod_l+0x29c>
 800a078:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a07c:	2908      	cmp	r1, #8
 800a07e:	f63f af76 	bhi.w	8009f6e <_strtod_l+0x19e>
 800a082:	3a30      	subs	r2, #48	@ 0x30
 800a084:	f04f 080a 	mov.w	r8, #10
 800a088:	920e      	str	r2, [sp, #56]	@ 0x38
 800a08a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a08c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a08e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a090:	1c56      	adds	r6, r2, #1
 800a092:	9619      	str	r6, [sp, #100]	@ 0x64
 800a094:	7852      	ldrb	r2, [r2, #1]
 800a096:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a09a:	f1be 0f09 	cmp.w	lr, #9
 800a09e:	d939      	bls.n	800a114 <_strtod_l+0x344>
 800a0a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a0a2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a0a6:	1a76      	subs	r6, r6, r1
 800a0a8:	2e08      	cmp	r6, #8
 800a0aa:	dc03      	bgt.n	800a0b4 <_strtod_l+0x2e4>
 800a0ac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a0ae:	4588      	cmp	r8, r1
 800a0b0:	bfa8      	it	ge
 800a0b2:	4688      	movge	r8, r1
 800a0b4:	f1bc 0f00 	cmp.w	ip, #0
 800a0b8:	d001      	beq.n	800a0be <_strtod_l+0x2ee>
 800a0ba:	f1c8 0800 	rsb	r8, r8, #0
 800a0be:	2d00      	cmp	r5, #0
 800a0c0:	d14e      	bne.n	800a160 <_strtod_l+0x390>
 800a0c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0c4:	4308      	orrs	r0, r1
 800a0c6:	f47f aebc 	bne.w	8009e42 <_strtod_l+0x72>
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	f47f aed4 	bne.w	8009e78 <_strtod_l+0xa8>
 800a0d0:	2a69      	cmp	r2, #105	@ 0x69
 800a0d2:	d028      	beq.n	800a126 <_strtod_l+0x356>
 800a0d4:	dc25      	bgt.n	800a122 <_strtod_l+0x352>
 800a0d6:	2a49      	cmp	r2, #73	@ 0x49
 800a0d8:	d025      	beq.n	800a126 <_strtod_l+0x356>
 800a0da:	2a4e      	cmp	r2, #78	@ 0x4e
 800a0dc:	f47f aecc 	bne.w	8009e78 <_strtod_l+0xa8>
 800a0e0:	499b      	ldr	r1, [pc, #620]	@ (800a350 <_strtod_l+0x580>)
 800a0e2:	a819      	add	r0, sp, #100	@ 0x64
 800a0e4:	f001 fbb0 	bl	800b848 <__match>
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	f43f aec5 	beq.w	8009e78 <_strtod_l+0xa8>
 800a0ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	2b28      	cmp	r3, #40	@ 0x28
 800a0f4:	d12e      	bne.n	800a154 <_strtod_l+0x384>
 800a0f6:	aa1c      	add	r2, sp, #112	@ 0x70
 800a0f8:	4996      	ldr	r1, [pc, #600]	@ (800a354 <_strtod_l+0x584>)
 800a0fa:	a819      	add	r0, sp, #100	@ 0x64
 800a0fc:	f001 fbb8 	bl	800b870 <__hexnan>
 800a100:	2805      	cmp	r0, #5
 800a102:	d127      	bne.n	800a154 <_strtod_l+0x384>
 800a104:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a106:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a10a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a10e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a112:	e696      	b.n	8009e42 <_strtod_l+0x72>
 800a114:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a116:	fb08 2101 	mla	r1, r8, r1, r2
 800a11a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a11e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a120:	e7b5      	b.n	800a08e <_strtod_l+0x2be>
 800a122:	2a6e      	cmp	r2, #110	@ 0x6e
 800a124:	e7da      	b.n	800a0dc <_strtod_l+0x30c>
 800a126:	498c      	ldr	r1, [pc, #560]	@ (800a358 <_strtod_l+0x588>)
 800a128:	a819      	add	r0, sp, #100	@ 0x64
 800a12a:	f001 fb8d 	bl	800b848 <__match>
 800a12e:	2800      	cmp	r0, #0
 800a130:	f43f aea2 	beq.w	8009e78 <_strtod_l+0xa8>
 800a134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a136:	a819      	add	r0, sp, #100	@ 0x64
 800a138:	4988      	ldr	r1, [pc, #544]	@ (800a35c <_strtod_l+0x58c>)
 800a13a:	3b01      	subs	r3, #1
 800a13c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a13e:	f001 fb83 	bl	800b848 <__match>
 800a142:	b910      	cbnz	r0, 800a14a <_strtod_l+0x37a>
 800a144:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a146:	3301      	adds	r3, #1
 800a148:	9319      	str	r3, [sp, #100]	@ 0x64
 800a14a:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a36c <_strtod_l+0x59c>
 800a14e:	f04f 0a00 	mov.w	sl, #0
 800a152:	e676      	b.n	8009e42 <_strtod_l+0x72>
 800a154:	4882      	ldr	r0, [pc, #520]	@ (800a360 <_strtod_l+0x590>)
 800a156:	f001 f8b7 	bl	800b2c8 <nan>
 800a15a:	ec5b ab10 	vmov	sl, fp, d0
 800a15e:	e670      	b.n	8009e42 <_strtod_l+0x72>
 800a160:	eba8 0309 	sub.w	r3, r8, r9
 800a164:	2f00      	cmp	r7, #0
 800a166:	bf08      	it	eq
 800a168:	462f      	moveq	r7, r5
 800a16a:	2d10      	cmp	r5, #16
 800a16c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a16e:	462c      	mov	r4, r5
 800a170:	9309      	str	r3, [sp, #36]	@ 0x24
 800a172:	bfa8      	it	ge
 800a174:	2410      	movge	r4, #16
 800a176:	f7f6 f9d9 	bl	800052c <__aeabi_ui2d>
 800a17a:	2d09      	cmp	r5, #9
 800a17c:	4682      	mov	sl, r0
 800a17e:	468b      	mov	fp, r1
 800a180:	dc13      	bgt.n	800a1aa <_strtod_l+0x3da>
 800a182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a184:	2b00      	cmp	r3, #0
 800a186:	f43f ae5c 	beq.w	8009e42 <_strtod_l+0x72>
 800a18a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a18c:	dd78      	ble.n	800a280 <_strtod_l+0x4b0>
 800a18e:	2b16      	cmp	r3, #22
 800a190:	dc5f      	bgt.n	800a252 <_strtod_l+0x482>
 800a192:	4974      	ldr	r1, [pc, #464]	@ (800a364 <_strtod_l+0x594>)
 800a194:	4652      	mov	r2, sl
 800a196:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a19a:	465b      	mov	r3, fp
 800a19c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1a0:	f7f6 fa3e 	bl	8000620 <__aeabi_dmul>
 800a1a4:	4682      	mov	sl, r0
 800a1a6:	468b      	mov	fp, r1
 800a1a8:	e64b      	b.n	8009e42 <_strtod_l+0x72>
 800a1aa:	4b6e      	ldr	r3, [pc, #440]	@ (800a364 <_strtod_l+0x594>)
 800a1ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1b0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a1b4:	f7f6 fa34 	bl	8000620 <__aeabi_dmul>
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	468b      	mov	fp, r1
 800a1bc:	9808      	ldr	r0, [sp, #32]
 800a1be:	f7f6 f9b5 	bl	800052c <__aeabi_ui2d>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4650      	mov	r0, sl
 800a1c8:	4659      	mov	r1, fp
 800a1ca:	f7f6 f873 	bl	80002b4 <__adddf3>
 800a1ce:	2d0f      	cmp	r5, #15
 800a1d0:	4682      	mov	sl, r0
 800a1d2:	468b      	mov	fp, r1
 800a1d4:	ddd5      	ble.n	800a182 <_strtod_l+0x3b2>
 800a1d6:	1b2c      	subs	r4, r5, r4
 800a1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1da:	441c      	add	r4, r3
 800a1dc:	2c00      	cmp	r4, #0
 800a1de:	f340 8096 	ble.w	800a30e <_strtod_l+0x53e>
 800a1e2:	f014 030f 	ands.w	r3, r4, #15
 800a1e6:	d00a      	beq.n	800a1fe <_strtod_l+0x42e>
 800a1e8:	495e      	ldr	r1, [pc, #376]	@ (800a364 <_strtod_l+0x594>)
 800a1ea:	4652      	mov	r2, sl
 800a1ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a1f0:	465b      	mov	r3, fp
 800a1f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1f6:	f7f6 fa13 	bl	8000620 <__aeabi_dmul>
 800a1fa:	4682      	mov	sl, r0
 800a1fc:	468b      	mov	fp, r1
 800a1fe:	f034 040f 	bics.w	r4, r4, #15
 800a202:	d073      	beq.n	800a2ec <_strtod_l+0x51c>
 800a204:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a208:	dd48      	ble.n	800a29c <_strtod_l+0x4cc>
 800a20a:	2400      	movs	r4, #0
 800a20c:	46a0      	mov	r8, r4
 800a20e:	46a1      	mov	r9, r4
 800a210:	940a      	str	r4, [sp, #40]	@ 0x28
 800a212:	2322      	movs	r3, #34	@ 0x22
 800a214:	9a05      	ldr	r2, [sp, #20]
 800a216:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a36c <_strtod_l+0x59c>
 800a21a:	f04f 0a00 	mov.w	sl, #0
 800a21e:	6013      	str	r3, [r2, #0]
 800a220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a222:	2b00      	cmp	r3, #0
 800a224:	f43f ae0d 	beq.w	8009e42 <_strtod_l+0x72>
 800a228:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a22a:	9805      	ldr	r0, [sp, #20]
 800a22c:	f7ff f934 	bl	8009498 <_Bfree>
 800a230:	4649      	mov	r1, r9
 800a232:	9805      	ldr	r0, [sp, #20]
 800a234:	f7ff f930 	bl	8009498 <_Bfree>
 800a238:	4641      	mov	r1, r8
 800a23a:	9805      	ldr	r0, [sp, #20]
 800a23c:	f7ff f92c 	bl	8009498 <_Bfree>
 800a240:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a242:	9805      	ldr	r0, [sp, #20]
 800a244:	f7ff f928 	bl	8009498 <_Bfree>
 800a248:	4621      	mov	r1, r4
 800a24a:	9805      	ldr	r0, [sp, #20]
 800a24c:	f7ff f924 	bl	8009498 <_Bfree>
 800a250:	e5f7      	b.n	8009e42 <_strtod_l+0x72>
 800a252:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a258:	4293      	cmp	r3, r2
 800a25a:	dbbc      	blt.n	800a1d6 <_strtod_l+0x406>
 800a25c:	f1c5 050f 	rsb	r5, r5, #15
 800a260:	4c40      	ldr	r4, [pc, #256]	@ (800a364 <_strtod_l+0x594>)
 800a262:	4652      	mov	r2, sl
 800a264:	465b      	mov	r3, fp
 800a266:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a26a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a26e:	f7f6 f9d7 	bl	8000620 <__aeabi_dmul>
 800a272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a274:	1b5d      	subs	r5, r3, r5
 800a276:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a27a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a27e:	e78f      	b.n	800a1a0 <_strtod_l+0x3d0>
 800a280:	3316      	adds	r3, #22
 800a282:	dba8      	blt.n	800a1d6 <_strtod_l+0x406>
 800a284:	eba9 0808 	sub.w	r8, r9, r8
 800a288:	4b36      	ldr	r3, [pc, #216]	@ (800a364 <_strtod_l+0x594>)
 800a28a:	4650      	mov	r0, sl
 800a28c:	4659      	mov	r1, fp
 800a28e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a292:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a296:	f7f6 faed 	bl	8000874 <__aeabi_ddiv>
 800a29a:	e783      	b.n	800a1a4 <_strtod_l+0x3d4>
 800a29c:	4b32      	ldr	r3, [pc, #200]	@ (800a368 <_strtod_l+0x598>)
 800a29e:	1124      	asrs	r4, r4, #4
 800a2a0:	4650      	mov	r0, sl
 800a2a2:	4659      	mov	r1, fp
 800a2a4:	9308      	str	r3, [sp, #32]
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	461e      	mov	r6, r3
 800a2aa:	2c01      	cmp	r4, #1
 800a2ac:	dc21      	bgt.n	800a2f2 <_strtod_l+0x522>
 800a2ae:	b10b      	cbz	r3, 800a2b4 <_strtod_l+0x4e4>
 800a2b0:	4682      	mov	sl, r0
 800a2b2:	468b      	mov	fp, r1
 800a2b4:	492c      	ldr	r1, [pc, #176]	@ (800a368 <_strtod_l+0x598>)
 800a2b6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a2ba:	4652      	mov	r2, sl
 800a2bc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a2c0:	465b      	mov	r3, fp
 800a2c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2c6:	f7f6 f9ab 	bl	8000620 <__aeabi_dmul>
 800a2ca:	4b28      	ldr	r3, [pc, #160]	@ (800a36c <_strtod_l+0x59c>)
 800a2cc:	460a      	mov	r2, r1
 800a2ce:	4682      	mov	sl, r0
 800a2d0:	400b      	ands	r3, r1
 800a2d2:	4927      	ldr	r1, [pc, #156]	@ (800a370 <_strtod_l+0x5a0>)
 800a2d4:	428b      	cmp	r3, r1
 800a2d6:	d898      	bhi.n	800a20a <_strtod_l+0x43a>
 800a2d8:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a2dc:	428b      	cmp	r3, r1
 800a2de:	bf86      	itte	hi
 800a2e0:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a374 <_strtod_l+0x5a4>
 800a2e4:	f04f 3aff 	movhi.w	sl, #4294967295
 800a2e8:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	9308      	str	r3, [sp, #32]
 800a2f0:	e07a      	b.n	800a3e8 <_strtod_l+0x618>
 800a2f2:	07e2      	lsls	r2, r4, #31
 800a2f4:	d505      	bpl.n	800a302 <_strtod_l+0x532>
 800a2f6:	9b08      	ldr	r3, [sp, #32]
 800a2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fc:	f7f6 f990 	bl	8000620 <__aeabi_dmul>
 800a300:	2301      	movs	r3, #1
 800a302:	9a08      	ldr	r2, [sp, #32]
 800a304:	3601      	adds	r6, #1
 800a306:	1064      	asrs	r4, r4, #1
 800a308:	3208      	adds	r2, #8
 800a30a:	9208      	str	r2, [sp, #32]
 800a30c:	e7cd      	b.n	800a2aa <_strtod_l+0x4da>
 800a30e:	d0ed      	beq.n	800a2ec <_strtod_l+0x51c>
 800a310:	4264      	negs	r4, r4
 800a312:	f014 020f 	ands.w	r2, r4, #15
 800a316:	d00a      	beq.n	800a32e <_strtod_l+0x55e>
 800a318:	4b12      	ldr	r3, [pc, #72]	@ (800a364 <_strtod_l+0x594>)
 800a31a:	4650      	mov	r0, sl
 800a31c:	4659      	mov	r1, fp
 800a31e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	f7f6 faa5 	bl	8000874 <__aeabi_ddiv>
 800a32a:	4682      	mov	sl, r0
 800a32c:	468b      	mov	fp, r1
 800a32e:	1124      	asrs	r4, r4, #4
 800a330:	d0dc      	beq.n	800a2ec <_strtod_l+0x51c>
 800a332:	2c1f      	cmp	r4, #31
 800a334:	dd20      	ble.n	800a378 <_strtod_l+0x5a8>
 800a336:	2400      	movs	r4, #0
 800a338:	46a0      	mov	r8, r4
 800a33a:	46a1      	mov	r9, r4
 800a33c:	940a      	str	r4, [sp, #40]	@ 0x28
 800a33e:	2322      	movs	r3, #34	@ 0x22
 800a340:	9a05      	ldr	r2, [sp, #20]
 800a342:	f04f 0a00 	mov.w	sl, #0
 800a346:	f04f 0b00 	mov.w	fp, #0
 800a34a:	6013      	str	r3, [r2, #0]
 800a34c:	e768      	b.n	800a220 <_strtod_l+0x450>
 800a34e:	bf00      	nop
 800a350:	0800c421 	.word	0x0800c421
 800a354:	0800c634 	.word	0x0800c634
 800a358:	0800c419 	.word	0x0800c419
 800a35c:	0800c450 	.word	0x0800c450
 800a360:	0800c7dd 	.word	0x0800c7dd
 800a364:	0800c568 	.word	0x0800c568
 800a368:	0800c540 	.word	0x0800c540
 800a36c:	7ff00000 	.word	0x7ff00000
 800a370:	7ca00000 	.word	0x7ca00000
 800a374:	7fefffff 	.word	0x7fefffff
 800a378:	f014 0310 	ands.w	r3, r4, #16
 800a37c:	4650      	mov	r0, sl
 800a37e:	4659      	mov	r1, fp
 800a380:	4ea9      	ldr	r6, [pc, #676]	@ (800a628 <_strtod_l+0x858>)
 800a382:	bf18      	it	ne
 800a384:	236a      	movne	r3, #106	@ 0x6a
 800a386:	9308      	str	r3, [sp, #32]
 800a388:	2300      	movs	r3, #0
 800a38a:	07e2      	lsls	r2, r4, #31
 800a38c:	d504      	bpl.n	800a398 <_strtod_l+0x5c8>
 800a38e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a392:	f7f6 f945 	bl	8000620 <__aeabi_dmul>
 800a396:	2301      	movs	r3, #1
 800a398:	1064      	asrs	r4, r4, #1
 800a39a:	f106 0608 	add.w	r6, r6, #8
 800a39e:	d1f4      	bne.n	800a38a <_strtod_l+0x5ba>
 800a3a0:	b10b      	cbz	r3, 800a3a6 <_strtod_l+0x5d6>
 800a3a2:	4682      	mov	sl, r0
 800a3a4:	468b      	mov	fp, r1
 800a3a6:	9b08      	ldr	r3, [sp, #32]
 800a3a8:	b1b3      	cbz	r3, 800a3d8 <_strtod_l+0x608>
 800a3aa:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a3ae:	4659      	mov	r1, fp
 800a3b0:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	dd0f      	ble.n	800a3d8 <_strtod_l+0x608>
 800a3b8:	2b1f      	cmp	r3, #31
 800a3ba:	dd55      	ble.n	800a468 <_strtod_l+0x698>
 800a3bc:	2b34      	cmp	r3, #52	@ 0x34
 800a3be:	f04f 0a00 	mov.w	sl, #0
 800a3c2:	bfdb      	ittet	le
 800a3c4:	f04f 33ff 	movle.w	r3, #4294967295
 800a3c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a3cc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a3d0:	4093      	lslle	r3, r2
 800a3d2:	bfd8      	it	le
 800a3d4:	ea03 0b01 	andle.w	fp, r3, r1
 800a3d8:	2200      	movs	r2, #0
 800a3da:	2300      	movs	r3, #0
 800a3dc:	4650      	mov	r0, sl
 800a3de:	4659      	mov	r1, fp
 800a3e0:	f7f6 fb86 	bl	8000af0 <__aeabi_dcmpeq>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d1a6      	bne.n	800a336 <_strtod_l+0x566>
 800a3e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3ea:	463a      	mov	r2, r7
 800a3ec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	462b      	mov	r3, r5
 800a3f2:	9805      	ldr	r0, [sp, #20]
 800a3f4:	f7ff f8ba 	bl	800956c <__s2b>
 800a3f8:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	f43f af05 	beq.w	800a20a <_strtod_l+0x43a>
 800a400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a402:	eba9 0308 	sub.w	r3, r9, r8
 800a406:	2400      	movs	r4, #0
 800a408:	2a00      	cmp	r2, #0
 800a40a:	46a0      	mov	r8, r4
 800a40c:	bfa8      	it	ge
 800a40e:	2300      	movge	r3, #0
 800a410:	9312      	str	r3, [sp, #72]	@ 0x48
 800a412:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a416:	9316      	str	r3, [sp, #88]	@ 0x58
 800a418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a41a:	9805      	ldr	r0, [sp, #20]
 800a41c:	6859      	ldr	r1, [r3, #4]
 800a41e:	f7fe fffb 	bl	8009418 <_Balloc>
 800a422:	4681      	mov	r9, r0
 800a424:	2800      	cmp	r0, #0
 800a426:	f43f aef4 	beq.w	800a212 <_strtod_l+0x442>
 800a42a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a42c:	300c      	adds	r0, #12
 800a42e:	691a      	ldr	r2, [r3, #16]
 800a430:	f103 010c 	add.w	r1, r3, #12
 800a434:	3202      	adds	r2, #2
 800a436:	0092      	lsls	r2, r2, #2
 800a438:	f000 ff36 	bl	800b2a8 <memcpy>
 800a43c:	aa1c      	add	r2, sp, #112	@ 0x70
 800a43e:	a91b      	add	r1, sp, #108	@ 0x6c
 800a440:	9805      	ldr	r0, [sp, #20]
 800a442:	ec4b ab10 	vmov	d0, sl, fp
 800a446:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a44a:	f7ff fbd3 	bl	8009bf4 <__d2b>
 800a44e:	901a      	str	r0, [sp, #104]	@ 0x68
 800a450:	2800      	cmp	r0, #0
 800a452:	f43f aede 	beq.w	800a212 <_strtod_l+0x442>
 800a456:	2101      	movs	r1, #1
 800a458:	9805      	ldr	r0, [sp, #20]
 800a45a:	f7ff f91d 	bl	8009698 <__i2b>
 800a45e:	4680      	mov	r8, r0
 800a460:	b948      	cbnz	r0, 800a476 <_strtod_l+0x6a6>
 800a462:	f04f 0800 	mov.w	r8, #0
 800a466:	e6d4      	b.n	800a212 <_strtod_l+0x442>
 800a468:	f04f 32ff 	mov.w	r2, #4294967295
 800a46c:	fa02 f303 	lsl.w	r3, r2, r3
 800a470:	ea03 0a0a 	and.w	sl, r3, sl
 800a474:	e7b0      	b.n	800a3d8 <_strtod_l+0x608>
 800a476:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a478:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a47a:	2d00      	cmp	r5, #0
 800a47c:	bfa9      	itett	ge
 800a47e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a480:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a482:	18ef      	addge	r7, r5, r3
 800a484:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a486:	bfb8      	it	lt
 800a488:	1b5e      	sublt	r6, r3, r5
 800a48a:	9b08      	ldr	r3, [sp, #32]
 800a48c:	bfb8      	it	lt
 800a48e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a490:	1aed      	subs	r5, r5, r3
 800a492:	4b66      	ldr	r3, [pc, #408]	@ (800a62c <_strtod_l+0x85c>)
 800a494:	4415      	add	r5, r2
 800a496:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a49a:	3d01      	subs	r5, #1
 800a49c:	429d      	cmp	r5, r3
 800a49e:	da4f      	bge.n	800a540 <_strtod_l+0x770>
 800a4a0:	1b5b      	subs	r3, r3, r5
 800a4a2:	2101      	movs	r1, #1
 800a4a4:	2b1f      	cmp	r3, #31
 800a4a6:	eba2 0203 	sub.w	r2, r2, r3
 800a4aa:	dc3d      	bgt.n	800a528 <_strtod_l+0x758>
 800a4ac:	fa01 f303 	lsl.w	r3, r1, r3
 800a4b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	9310      	str	r3, [sp, #64]	@ 0x40
 800a4b6:	18bd      	adds	r5, r7, r2
 800a4b8:	9b08      	ldr	r3, [sp, #32]
 800a4ba:	4416      	add	r6, r2
 800a4bc:	42af      	cmp	r7, r5
 800a4be:	441e      	add	r6, r3
 800a4c0:	463b      	mov	r3, r7
 800a4c2:	bfa8      	it	ge
 800a4c4:	462b      	movge	r3, r5
 800a4c6:	42b3      	cmp	r3, r6
 800a4c8:	bfa8      	it	ge
 800a4ca:	4633      	movge	r3, r6
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	bfc2      	ittt	gt
 800a4d0:	1aed      	subgt	r5, r5, r3
 800a4d2:	1af6      	subgt	r6, r6, r3
 800a4d4:	1aff      	subgt	r7, r7, r3
 800a4d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	dd16      	ble.n	800a50a <_strtod_l+0x73a>
 800a4dc:	4641      	mov	r1, r8
 800a4de:	461a      	mov	r2, r3
 800a4e0:	9805      	ldr	r0, [sp, #20]
 800a4e2:	f7ff f999 	bl	8009818 <__pow5mult>
 800a4e6:	4680      	mov	r8, r0
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d0ba      	beq.n	800a462 <_strtod_l+0x692>
 800a4ec:	4601      	mov	r1, r0
 800a4ee:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a4f0:	9805      	ldr	r0, [sp, #20]
 800a4f2:	f7ff f8e7 	bl	80096c4 <__multiply>
 800a4f6:	900e      	str	r0, [sp, #56]	@ 0x38
 800a4f8:	2800      	cmp	r0, #0
 800a4fa:	f43f ae8a 	beq.w	800a212 <_strtod_l+0x442>
 800a4fe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a500:	9805      	ldr	r0, [sp, #20]
 800a502:	f7fe ffc9 	bl	8009498 <_Bfree>
 800a506:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a508:	931a      	str	r3, [sp, #104]	@ 0x68
 800a50a:	2d00      	cmp	r5, #0
 800a50c:	dc1d      	bgt.n	800a54a <_strtod_l+0x77a>
 800a50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a510:	2b00      	cmp	r3, #0
 800a512:	dd23      	ble.n	800a55c <_strtod_l+0x78c>
 800a514:	4649      	mov	r1, r9
 800a516:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a518:	9805      	ldr	r0, [sp, #20]
 800a51a:	f7ff f97d 	bl	8009818 <__pow5mult>
 800a51e:	4681      	mov	r9, r0
 800a520:	b9e0      	cbnz	r0, 800a55c <_strtod_l+0x78c>
 800a522:	f04f 0900 	mov.w	r9, #0
 800a526:	e674      	b.n	800a212 <_strtod_l+0x442>
 800a528:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a52c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a52e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a532:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a536:	35e2      	adds	r5, #226	@ 0xe2
 800a538:	fa01 f305 	lsl.w	r3, r1, r5
 800a53c:	9310      	str	r3, [sp, #64]	@ 0x40
 800a53e:	e7ba      	b.n	800a4b6 <_strtod_l+0x6e6>
 800a540:	2300      	movs	r3, #0
 800a542:	9310      	str	r3, [sp, #64]	@ 0x40
 800a544:	2301      	movs	r3, #1
 800a546:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a548:	e7b5      	b.n	800a4b6 <_strtod_l+0x6e6>
 800a54a:	462a      	mov	r2, r5
 800a54c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a54e:	9805      	ldr	r0, [sp, #20]
 800a550:	f7ff f9bc 	bl	80098cc <__lshift>
 800a554:	901a      	str	r0, [sp, #104]	@ 0x68
 800a556:	2800      	cmp	r0, #0
 800a558:	d1d9      	bne.n	800a50e <_strtod_l+0x73e>
 800a55a:	e65a      	b.n	800a212 <_strtod_l+0x442>
 800a55c:	2e00      	cmp	r6, #0
 800a55e:	dd07      	ble.n	800a570 <_strtod_l+0x7a0>
 800a560:	4649      	mov	r1, r9
 800a562:	4632      	mov	r2, r6
 800a564:	9805      	ldr	r0, [sp, #20]
 800a566:	f7ff f9b1 	bl	80098cc <__lshift>
 800a56a:	4681      	mov	r9, r0
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d0d8      	beq.n	800a522 <_strtod_l+0x752>
 800a570:	2f00      	cmp	r7, #0
 800a572:	dd08      	ble.n	800a586 <_strtod_l+0x7b6>
 800a574:	4641      	mov	r1, r8
 800a576:	463a      	mov	r2, r7
 800a578:	9805      	ldr	r0, [sp, #20]
 800a57a:	f7ff f9a7 	bl	80098cc <__lshift>
 800a57e:	4680      	mov	r8, r0
 800a580:	2800      	cmp	r0, #0
 800a582:	f43f ae46 	beq.w	800a212 <_strtod_l+0x442>
 800a586:	464a      	mov	r2, r9
 800a588:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a58a:	9805      	ldr	r0, [sp, #20]
 800a58c:	f7ff fa26 	bl	80099dc <__mdiff>
 800a590:	4604      	mov	r4, r0
 800a592:	2800      	cmp	r0, #0
 800a594:	f43f ae3d 	beq.w	800a212 <_strtod_l+0x442>
 800a598:	68c3      	ldr	r3, [r0, #12]
 800a59a:	4641      	mov	r1, r8
 800a59c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a59e:	2300      	movs	r3, #0
 800a5a0:	60c3      	str	r3, [r0, #12]
 800a5a2:	f7ff f9ff 	bl	80099a4 <__mcmp>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	da46      	bge.n	800a638 <_strtod_l+0x868>
 800a5aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ac:	ea53 030a 	orrs.w	r3, r3, sl
 800a5b0:	d16c      	bne.n	800a68c <_strtod_l+0x8bc>
 800a5b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d168      	bne.n	800a68c <_strtod_l+0x8bc>
 800a5ba:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a5be:	0d1b      	lsrs	r3, r3, #20
 800a5c0:	051b      	lsls	r3, r3, #20
 800a5c2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a5c6:	d961      	bls.n	800a68c <_strtod_l+0x8bc>
 800a5c8:	6963      	ldr	r3, [r4, #20]
 800a5ca:	b913      	cbnz	r3, 800a5d2 <_strtod_l+0x802>
 800a5cc:	6923      	ldr	r3, [r4, #16]
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	dd5c      	ble.n	800a68c <_strtod_l+0x8bc>
 800a5d2:	4621      	mov	r1, r4
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	9805      	ldr	r0, [sp, #20]
 800a5d8:	f7ff f978 	bl	80098cc <__lshift>
 800a5dc:	4641      	mov	r1, r8
 800a5de:	4604      	mov	r4, r0
 800a5e0:	f7ff f9e0 	bl	80099a4 <__mcmp>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	dd51      	ble.n	800a68c <_strtod_l+0x8bc>
 800a5e8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a5ec:	9a08      	ldr	r2, [sp, #32]
 800a5ee:	0d1b      	lsrs	r3, r3, #20
 800a5f0:	051b      	lsls	r3, r3, #20
 800a5f2:	2a00      	cmp	r2, #0
 800a5f4:	d06b      	beq.n	800a6ce <_strtod_l+0x8fe>
 800a5f6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a5fa:	d868      	bhi.n	800a6ce <_strtod_l+0x8fe>
 800a5fc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a600:	f67f ae9d 	bls.w	800a33e <_strtod_l+0x56e>
 800a604:	4b0a      	ldr	r3, [pc, #40]	@ (800a630 <_strtod_l+0x860>)
 800a606:	4650      	mov	r0, sl
 800a608:	4659      	mov	r1, fp
 800a60a:	2200      	movs	r2, #0
 800a60c:	f7f6 f808 	bl	8000620 <__aeabi_dmul>
 800a610:	4b08      	ldr	r3, [pc, #32]	@ (800a634 <_strtod_l+0x864>)
 800a612:	4682      	mov	sl, r0
 800a614:	468b      	mov	fp, r1
 800a616:	400b      	ands	r3, r1
 800a618:	2b00      	cmp	r3, #0
 800a61a:	f47f ae05 	bne.w	800a228 <_strtod_l+0x458>
 800a61e:	2322      	movs	r3, #34	@ 0x22
 800a620:	9a05      	ldr	r2, [sp, #20]
 800a622:	6013      	str	r3, [r2, #0]
 800a624:	e600      	b.n	800a228 <_strtod_l+0x458>
 800a626:	bf00      	nop
 800a628:	0800c660 	.word	0x0800c660
 800a62c:	fffffc02 	.word	0xfffffc02
 800a630:	39500000 	.word	0x39500000
 800a634:	7ff00000 	.word	0x7ff00000
 800a638:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a63c:	d165      	bne.n	800a70a <_strtod_l+0x93a>
 800a63e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a644:	b35a      	cbz	r2, 800a69e <_strtod_l+0x8ce>
 800a646:	4a9e      	ldr	r2, [pc, #632]	@ (800a8c0 <_strtod_l+0xaf0>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d12b      	bne.n	800a6a4 <_strtod_l+0x8d4>
 800a64c:	9b08      	ldr	r3, [sp, #32]
 800a64e:	4651      	mov	r1, sl
 800a650:	b303      	cbz	r3, 800a694 <_strtod_l+0x8c4>
 800a652:	465a      	mov	r2, fp
 800a654:	4b9b      	ldr	r3, [pc, #620]	@ (800a8c4 <_strtod_l+0xaf4>)
 800a656:	4013      	ands	r3, r2
 800a658:	f04f 32ff 	mov.w	r2, #4294967295
 800a65c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a660:	d81b      	bhi.n	800a69a <_strtod_l+0x8ca>
 800a662:	0d1b      	lsrs	r3, r3, #20
 800a664:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a668:	fa02 f303 	lsl.w	r3, r2, r3
 800a66c:	4299      	cmp	r1, r3
 800a66e:	d119      	bne.n	800a6a4 <_strtod_l+0x8d4>
 800a670:	4b95      	ldr	r3, [pc, #596]	@ (800a8c8 <_strtod_l+0xaf8>)
 800a672:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a674:	429a      	cmp	r2, r3
 800a676:	d102      	bne.n	800a67e <_strtod_l+0x8ae>
 800a678:	3101      	adds	r1, #1
 800a67a:	f43f adca 	beq.w	800a212 <_strtod_l+0x442>
 800a67e:	4b91      	ldr	r3, [pc, #580]	@ (800a8c4 <_strtod_l+0xaf4>)
 800a680:	f04f 0a00 	mov.w	sl, #0
 800a684:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a686:	401a      	ands	r2, r3
 800a688:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a68c:	9b08      	ldr	r3, [sp, #32]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1b8      	bne.n	800a604 <_strtod_l+0x834>
 800a692:	e5c9      	b.n	800a228 <_strtod_l+0x458>
 800a694:	f04f 33ff 	mov.w	r3, #4294967295
 800a698:	e7e8      	b.n	800a66c <_strtod_l+0x89c>
 800a69a:	4613      	mov	r3, r2
 800a69c:	e7e6      	b.n	800a66c <_strtod_l+0x89c>
 800a69e:	ea53 030a 	orrs.w	r3, r3, sl
 800a6a2:	d0a1      	beq.n	800a5e8 <_strtod_l+0x818>
 800a6a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6a6:	b1db      	cbz	r3, 800a6e0 <_strtod_l+0x910>
 800a6a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6aa:	4213      	tst	r3, r2
 800a6ac:	d0ee      	beq.n	800a68c <_strtod_l+0x8bc>
 800a6ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6b0:	4650      	mov	r0, sl
 800a6b2:	9a08      	ldr	r2, [sp, #32]
 800a6b4:	4659      	mov	r1, fp
 800a6b6:	b1bb      	cbz	r3, 800a6e8 <_strtod_l+0x918>
 800a6b8:	f7ff fb6a 	bl	8009d90 <sulp>
 800a6bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6c0:	ec53 2b10 	vmov	r2, r3, d0
 800a6c4:	f7f5 fdf6 	bl	80002b4 <__adddf3>
 800a6c8:	4682      	mov	sl, r0
 800a6ca:	468b      	mov	fp, r1
 800a6cc:	e7de      	b.n	800a68c <_strtod_l+0x8bc>
 800a6ce:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a6d2:	f04f 3aff 	mov.w	sl, #4294967295
 800a6d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a6da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a6de:	e7d5      	b.n	800a68c <_strtod_l+0x8bc>
 800a6e0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6e2:	ea13 0f0a 	tst.w	r3, sl
 800a6e6:	e7e1      	b.n	800a6ac <_strtod_l+0x8dc>
 800a6e8:	f7ff fb52 	bl	8009d90 <sulp>
 800a6ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6f0:	ec53 2b10 	vmov	r2, r3, d0
 800a6f4:	f7f5 fddc 	bl	80002b0 <__aeabi_dsub>
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	4682      	mov	sl, r0
 800a6fe:	468b      	mov	fp, r1
 800a700:	f7f6 f9f6 	bl	8000af0 <__aeabi_dcmpeq>
 800a704:	2800      	cmp	r0, #0
 800a706:	d0c1      	beq.n	800a68c <_strtod_l+0x8bc>
 800a708:	e619      	b.n	800a33e <_strtod_l+0x56e>
 800a70a:	4641      	mov	r1, r8
 800a70c:	4620      	mov	r0, r4
 800a70e:	f7ff fac9 	bl	8009ca4 <__ratio>
 800a712:	2200      	movs	r2, #0
 800a714:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a718:	ec57 6b10 	vmov	r6, r7, d0
 800a71c:	4630      	mov	r0, r6
 800a71e:	4639      	mov	r1, r7
 800a720:	f7f6 f9fa 	bl	8000b18 <__aeabi_dcmple>
 800a724:	2800      	cmp	r0, #0
 800a726:	d06f      	beq.n	800a808 <_strtod_l+0xa38>
 800a728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d17a      	bne.n	800a824 <_strtod_l+0xa54>
 800a72e:	f1ba 0f00 	cmp.w	sl, #0
 800a732:	d158      	bne.n	800a7e6 <_strtod_l+0xa16>
 800a734:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a736:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d15a      	bne.n	800a7f4 <_strtod_l+0xa24>
 800a73e:	2200      	movs	r2, #0
 800a740:	4b62      	ldr	r3, [pc, #392]	@ (800a8cc <_strtod_l+0xafc>)
 800a742:	4630      	mov	r0, r6
 800a744:	4639      	mov	r1, r7
 800a746:	f7f6 f9dd 	bl	8000b04 <__aeabi_dcmplt>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	d159      	bne.n	800a802 <_strtod_l+0xa32>
 800a74e:	4630      	mov	r0, r6
 800a750:	4639      	mov	r1, r7
 800a752:	2200      	movs	r2, #0
 800a754:	4b5e      	ldr	r3, [pc, #376]	@ (800a8d0 <_strtod_l+0xb00>)
 800a756:	f7f5 ff63 	bl	8000620 <__aeabi_dmul>
 800a75a:	4606      	mov	r6, r0
 800a75c:	460f      	mov	r7, r1
 800a75e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a762:	9606      	str	r6, [sp, #24]
 800a764:	9307      	str	r3, [sp, #28]
 800a766:	4d57      	ldr	r5, [pc, #348]	@ (800a8c4 <_strtod_l+0xaf4>)
 800a768:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a76c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a770:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a772:	401d      	ands	r5, r3
 800a774:	4b57      	ldr	r3, [pc, #348]	@ (800a8d4 <_strtod_l+0xb04>)
 800a776:	429d      	cmp	r5, r3
 800a778:	f040 80b0 	bne.w	800a8dc <_strtod_l+0xb0c>
 800a77c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a77e:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a782:	ec4b ab10 	vmov	d0, sl, fp
 800a786:	f7ff f9c1 	bl	8009b0c <__ulp>
 800a78a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a78e:	ec51 0b10 	vmov	r0, r1, d0
 800a792:	f7f5 ff45 	bl	8000620 <__aeabi_dmul>
 800a796:	4652      	mov	r2, sl
 800a798:	465b      	mov	r3, fp
 800a79a:	f7f5 fd8b 	bl	80002b4 <__adddf3>
 800a79e:	460b      	mov	r3, r1
 800a7a0:	4948      	ldr	r1, [pc, #288]	@ (800a8c4 <_strtod_l+0xaf4>)
 800a7a2:	4682      	mov	sl, r0
 800a7a4:	4a4c      	ldr	r2, [pc, #304]	@ (800a8d8 <_strtod_l+0xb08>)
 800a7a6:	4019      	ands	r1, r3
 800a7a8:	4291      	cmp	r1, r2
 800a7aa:	d942      	bls.n	800a832 <_strtod_l+0xa62>
 800a7ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7ae:	4b46      	ldr	r3, [pc, #280]	@ (800a8c8 <_strtod_l+0xaf8>)
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d103      	bne.n	800a7bc <_strtod_l+0x9ec>
 800a7b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	f43f ad2b 	beq.w	800a212 <_strtod_l+0x442>
 800a7bc:	f8df b108 	ldr.w	fp, [pc, #264]	@ 800a8c8 <_strtod_l+0xaf8>
 800a7c0:	f04f 3aff 	mov.w	sl, #4294967295
 800a7c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7c6:	9805      	ldr	r0, [sp, #20]
 800a7c8:	f7fe fe66 	bl	8009498 <_Bfree>
 800a7cc:	4649      	mov	r1, r9
 800a7ce:	9805      	ldr	r0, [sp, #20]
 800a7d0:	f7fe fe62 	bl	8009498 <_Bfree>
 800a7d4:	4641      	mov	r1, r8
 800a7d6:	9805      	ldr	r0, [sp, #20]
 800a7d8:	f7fe fe5e 	bl	8009498 <_Bfree>
 800a7dc:	4621      	mov	r1, r4
 800a7de:	9805      	ldr	r0, [sp, #20]
 800a7e0:	f7fe fe5a 	bl	8009498 <_Bfree>
 800a7e4:	e618      	b.n	800a418 <_strtod_l+0x648>
 800a7e6:	f1ba 0f01 	cmp.w	sl, #1
 800a7ea:	d103      	bne.n	800a7f4 <_strtod_l+0xa24>
 800a7ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f43f ada5 	beq.w	800a33e <_strtod_l+0x56e>
 800a7f4:	2600      	movs	r6, #0
 800a7f6:	4f35      	ldr	r7, [pc, #212]	@ (800a8cc <_strtod_l+0xafc>)
 800a7f8:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 800a8a0 <_strtod_l+0xad0>
 800a7fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a800:	e7b1      	b.n	800a766 <_strtod_l+0x996>
 800a802:	2600      	movs	r6, #0
 800a804:	4f32      	ldr	r7, [pc, #200]	@ (800a8d0 <_strtod_l+0xb00>)
 800a806:	e7aa      	b.n	800a75e <_strtod_l+0x98e>
 800a808:	4b31      	ldr	r3, [pc, #196]	@ (800a8d0 <_strtod_l+0xb00>)
 800a80a:	4630      	mov	r0, r6
 800a80c:	4639      	mov	r1, r7
 800a80e:	2200      	movs	r2, #0
 800a810:	f7f5 ff06 	bl	8000620 <__aeabi_dmul>
 800a814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a816:	4606      	mov	r6, r0
 800a818:	460f      	mov	r7, r1
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d09f      	beq.n	800a75e <_strtod_l+0x98e>
 800a81e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a822:	e7a0      	b.n	800a766 <_strtod_l+0x996>
 800a824:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800a8a8 <_strtod_l+0xad8>
 800a828:	ec57 6b17 	vmov	r6, r7, d7
 800a82c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a830:	e799      	b.n	800a766 <_strtod_l+0x996>
 800a832:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a836:	9b08      	ldr	r3, [sp, #32]
 800a838:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1c1      	bne.n	800a7c4 <_strtod_l+0x9f4>
 800a840:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a844:	0d1b      	lsrs	r3, r3, #20
 800a846:	051b      	lsls	r3, r3, #20
 800a848:	429d      	cmp	r5, r3
 800a84a:	d1bb      	bne.n	800a7c4 <_strtod_l+0x9f4>
 800a84c:	4630      	mov	r0, r6
 800a84e:	4639      	mov	r1, r7
 800a850:	f7f6 fa46 	bl	8000ce0 <__aeabi_d2lz>
 800a854:	f7f5 feb6 	bl	80005c4 <__aeabi_l2d>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4630      	mov	r0, r6
 800a85e:	4639      	mov	r1, r7
 800a860:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a864:	f7f5 fd24 	bl	80002b0 <__aeabi_dsub>
 800a868:	460b      	mov	r3, r1
 800a86a:	4602      	mov	r2, r0
 800a86c:	ea46 060a 	orr.w	r6, r6, sl
 800a870:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a876:	431e      	orrs	r6, r3
 800a878:	d06d      	beq.n	800a956 <_strtod_l+0xb86>
 800a87a:	a30d      	add	r3, pc, #52	@ (adr r3, 800a8b0 <_strtod_l+0xae0>)
 800a87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a880:	f7f6 f940 	bl	8000b04 <__aeabi_dcmplt>
 800a884:	2800      	cmp	r0, #0
 800a886:	f47f accf 	bne.w	800a228 <_strtod_l+0x458>
 800a88a:	a30b      	add	r3, pc, #44	@ (adr r3, 800a8b8 <_strtod_l+0xae8>)
 800a88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a894:	f7f6 f954 	bl	8000b40 <__aeabi_dcmpgt>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d093      	beq.n	800a7c4 <_strtod_l+0x9f4>
 800a89c:	e4c4      	b.n	800a228 <_strtod_l+0x458>
 800a89e:	bf00      	nop
 800a8a0:	00000000 	.word	0x00000000
 800a8a4:	bff00000 	.word	0xbff00000
 800a8a8:	00000000 	.word	0x00000000
 800a8ac:	3ff00000 	.word	0x3ff00000
 800a8b0:	94a03595 	.word	0x94a03595
 800a8b4:	3fdfffff 	.word	0x3fdfffff
 800a8b8:	35afe535 	.word	0x35afe535
 800a8bc:	3fe00000 	.word	0x3fe00000
 800a8c0:	000fffff 	.word	0x000fffff
 800a8c4:	7ff00000 	.word	0x7ff00000
 800a8c8:	7fefffff 	.word	0x7fefffff
 800a8cc:	3ff00000 	.word	0x3ff00000
 800a8d0:	3fe00000 	.word	0x3fe00000
 800a8d4:	7fe00000 	.word	0x7fe00000
 800a8d8:	7c9fffff 	.word	0x7c9fffff
 800a8dc:	9b08      	ldr	r3, [sp, #32]
 800a8de:	b323      	cbz	r3, 800a92a <_strtod_l+0xb5a>
 800a8e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a8e4:	d821      	bhi.n	800a92a <_strtod_l+0xb5a>
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	4639      	mov	r1, r7
 800a8ea:	a327      	add	r3, pc, #156	@ (adr r3, 800a988 <_strtod_l+0xbb8>)
 800a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f0:	f7f6 f912 	bl	8000b18 <__aeabi_dcmple>
 800a8f4:	b1a0      	cbz	r0, 800a920 <_strtod_l+0xb50>
 800a8f6:	4639      	mov	r1, r7
 800a8f8:	4630      	mov	r0, r6
 800a8fa:	f7f6 f969 	bl	8000bd0 <__aeabi_d2uiz>
 800a8fe:	2801      	cmp	r0, #1
 800a900:	bf38      	it	cc
 800a902:	2001      	movcc	r0, #1
 800a904:	f7f5 fe12 	bl	800052c <__aeabi_ui2d>
 800a908:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a90a:	4606      	mov	r6, r0
 800a90c:	460f      	mov	r7, r1
 800a90e:	b9fb      	cbnz	r3, 800a950 <_strtod_l+0xb80>
 800a910:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a914:	9014      	str	r0, [sp, #80]	@ 0x50
 800a916:	9315      	str	r3, [sp, #84]	@ 0x54
 800a918:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a91c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a920:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a922:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a926:	1b5b      	subs	r3, r3, r5
 800a928:	9311      	str	r3, [sp, #68]	@ 0x44
 800a92a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a92e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a932:	f7ff f8eb 	bl	8009b0c <__ulp>
 800a936:	4650      	mov	r0, sl
 800a938:	4659      	mov	r1, fp
 800a93a:	ec53 2b10 	vmov	r2, r3, d0
 800a93e:	f7f5 fe6f 	bl	8000620 <__aeabi_dmul>
 800a942:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a946:	f7f5 fcb5 	bl	80002b4 <__adddf3>
 800a94a:	4682      	mov	sl, r0
 800a94c:	468b      	mov	fp, r1
 800a94e:	e772      	b.n	800a836 <_strtod_l+0xa66>
 800a950:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a954:	e7e0      	b.n	800a918 <_strtod_l+0xb48>
 800a956:	a30e      	add	r3, pc, #56	@ (adr r3, 800a990 <_strtod_l+0xbc0>)
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	f7f6 f8d2 	bl	8000b04 <__aeabi_dcmplt>
 800a960:	e79a      	b.n	800a898 <_strtod_l+0xac8>
 800a962:	2300      	movs	r3, #0
 800a964:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a966:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a968:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a96a:	6013      	str	r3, [r2, #0]
 800a96c:	f7ff ba6d 	b.w	8009e4a <_strtod_l+0x7a>
 800a970:	2a65      	cmp	r2, #101	@ 0x65
 800a972:	f43f ab67 	beq.w	800a044 <_strtod_l+0x274>
 800a976:	2a45      	cmp	r2, #69	@ 0x45
 800a978:	f43f ab64 	beq.w	800a044 <_strtod_l+0x274>
 800a97c:	2301      	movs	r3, #1
 800a97e:	f7ff bba0 	b.w	800a0c2 <_strtod_l+0x2f2>
 800a982:	bf00      	nop
 800a984:	f3af 8000 	nop.w
 800a988:	ffc00000 	.word	0xffc00000
 800a98c:	41dfffff 	.word	0x41dfffff
 800a990:	94a03595 	.word	0x94a03595
 800a994:	3fcfffff 	.word	0x3fcfffff

0800a998 <_strtod_r>:
 800a998:	4b01      	ldr	r3, [pc, #4]	@ (800a9a0 <_strtod_r+0x8>)
 800a99a:	f7ff ba19 	b.w	8009dd0 <_strtod_l>
 800a99e:	bf00      	nop
 800a9a0:	2000006c 	.word	0x2000006c

0800a9a4 <_strtol_l.constprop.0>:
 800a9a4:	2b24      	cmp	r3, #36	@ 0x24
 800a9a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9aa:	4686      	mov	lr, r0
 800a9ac:	4690      	mov	r8, r2
 800a9ae:	d801      	bhi.n	800a9b4 <_strtol_l.constprop.0+0x10>
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d106      	bne.n	800a9c2 <_strtol_l.constprop.0+0x1e>
 800a9b4:	f7fd fd9c 	bl	80084f0 <__errno>
 800a9b8:	2316      	movs	r3, #22
 800a9ba:	6003      	str	r3, [r0, #0]
 800a9bc:	2000      	movs	r0, #0
 800a9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9c2:	460d      	mov	r5, r1
 800a9c4:	4833      	ldr	r0, [pc, #204]	@ (800aa94 <_strtol_l.constprop.0+0xf0>)
 800a9c6:	462a      	mov	r2, r5
 800a9c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9cc:	5d06      	ldrb	r6, [r0, r4]
 800a9ce:	f016 0608 	ands.w	r6, r6, #8
 800a9d2:	d1f8      	bne.n	800a9c6 <_strtol_l.constprop.0+0x22>
 800a9d4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a9d6:	d12d      	bne.n	800aa34 <_strtol_l.constprop.0+0x90>
 800a9d8:	782c      	ldrb	r4, [r5, #0]
 800a9da:	2601      	movs	r6, #1
 800a9dc:	1c95      	adds	r5, r2, #2
 800a9de:	f033 0210 	bics.w	r2, r3, #16
 800a9e2:	d109      	bne.n	800a9f8 <_strtol_l.constprop.0+0x54>
 800a9e4:	2c30      	cmp	r4, #48	@ 0x30
 800a9e6:	d12a      	bne.n	800aa3e <_strtol_l.constprop.0+0x9a>
 800a9e8:	782a      	ldrb	r2, [r5, #0]
 800a9ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a9ee:	2a58      	cmp	r2, #88	@ 0x58
 800a9f0:	d125      	bne.n	800aa3e <_strtol_l.constprop.0+0x9a>
 800a9f2:	786c      	ldrb	r4, [r5, #1]
 800a9f4:	2310      	movs	r3, #16
 800a9f6:	3502      	adds	r5, #2
 800a9f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aa02:	4610      	mov	r0, r2
 800aa04:	fbbc f9f3 	udiv	r9, ip, r3
 800aa08:	fb03 ca19 	mls	sl, r3, r9, ip
 800aa0c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aa10:	2f09      	cmp	r7, #9
 800aa12:	d81b      	bhi.n	800aa4c <_strtol_l.constprop.0+0xa8>
 800aa14:	463c      	mov	r4, r7
 800aa16:	42a3      	cmp	r3, r4
 800aa18:	dd27      	ble.n	800aa6a <_strtol_l.constprop.0+0xc6>
 800aa1a:	1c57      	adds	r7, r2, #1
 800aa1c:	d007      	beq.n	800aa2e <_strtol_l.constprop.0+0x8a>
 800aa1e:	4581      	cmp	r9, r0
 800aa20:	d320      	bcc.n	800aa64 <_strtol_l.constprop.0+0xc0>
 800aa22:	d101      	bne.n	800aa28 <_strtol_l.constprop.0+0x84>
 800aa24:	45a2      	cmp	sl, r4
 800aa26:	db1d      	blt.n	800aa64 <_strtol_l.constprop.0+0xc0>
 800aa28:	fb00 4003 	mla	r0, r0, r3, r4
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa32:	e7eb      	b.n	800aa0c <_strtol_l.constprop.0+0x68>
 800aa34:	2c2b      	cmp	r4, #43	@ 0x2b
 800aa36:	bf04      	itt	eq
 800aa38:	782c      	ldrbeq	r4, [r5, #0]
 800aa3a:	1c95      	addeq	r5, r2, #2
 800aa3c:	e7cf      	b.n	800a9de <_strtol_l.constprop.0+0x3a>
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1da      	bne.n	800a9f8 <_strtol_l.constprop.0+0x54>
 800aa42:	2c30      	cmp	r4, #48	@ 0x30
 800aa44:	bf0c      	ite	eq
 800aa46:	2308      	moveq	r3, #8
 800aa48:	230a      	movne	r3, #10
 800aa4a:	e7d5      	b.n	800a9f8 <_strtol_l.constprop.0+0x54>
 800aa4c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aa50:	2f19      	cmp	r7, #25
 800aa52:	d801      	bhi.n	800aa58 <_strtol_l.constprop.0+0xb4>
 800aa54:	3c37      	subs	r4, #55	@ 0x37
 800aa56:	e7de      	b.n	800aa16 <_strtol_l.constprop.0+0x72>
 800aa58:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aa5c:	2f19      	cmp	r7, #25
 800aa5e:	d804      	bhi.n	800aa6a <_strtol_l.constprop.0+0xc6>
 800aa60:	3c57      	subs	r4, #87	@ 0x57
 800aa62:	e7d8      	b.n	800aa16 <_strtol_l.constprop.0+0x72>
 800aa64:	f04f 32ff 	mov.w	r2, #4294967295
 800aa68:	e7e1      	b.n	800aa2e <_strtol_l.constprop.0+0x8a>
 800aa6a:	1c53      	adds	r3, r2, #1
 800aa6c:	d108      	bne.n	800aa80 <_strtol_l.constprop.0+0xdc>
 800aa6e:	2322      	movs	r3, #34	@ 0x22
 800aa70:	4660      	mov	r0, ip
 800aa72:	f8ce 3000 	str.w	r3, [lr]
 800aa76:	f1b8 0f00 	cmp.w	r8, #0
 800aa7a:	d0a0      	beq.n	800a9be <_strtol_l.constprop.0+0x1a>
 800aa7c:	1e69      	subs	r1, r5, #1
 800aa7e:	e006      	b.n	800aa8e <_strtol_l.constprop.0+0xea>
 800aa80:	b106      	cbz	r6, 800aa84 <_strtol_l.constprop.0+0xe0>
 800aa82:	4240      	negs	r0, r0
 800aa84:	f1b8 0f00 	cmp.w	r8, #0
 800aa88:	d099      	beq.n	800a9be <_strtol_l.constprop.0+0x1a>
 800aa8a:	2a00      	cmp	r2, #0
 800aa8c:	d1f6      	bne.n	800aa7c <_strtol_l.constprop.0+0xd8>
 800aa8e:	f8c8 1000 	str.w	r1, [r8]
 800aa92:	e794      	b.n	800a9be <_strtol_l.constprop.0+0x1a>
 800aa94:	0800c689 	.word	0x0800c689

0800aa98 <_strtol_r>:
 800aa98:	f7ff bf84 	b.w	800a9a4 <_strtol_l.constprop.0>

0800aa9c <__ssputs_r>:
 800aa9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaa0:	461f      	mov	r7, r3
 800aaa2:	688e      	ldr	r6, [r1, #8]
 800aaa4:	4682      	mov	sl, r0
 800aaa6:	460c      	mov	r4, r1
 800aaa8:	42be      	cmp	r6, r7
 800aaaa:	4690      	mov	r8, r2
 800aaac:	680b      	ldr	r3, [r1, #0]
 800aaae:	d82d      	bhi.n	800ab0c <__ssputs_r+0x70>
 800aab0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aab4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aab8:	d026      	beq.n	800ab08 <__ssputs_r+0x6c>
 800aaba:	6965      	ldr	r5, [r4, #20]
 800aabc:	6909      	ldr	r1, [r1, #16]
 800aabe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aac2:	eba3 0901 	sub.w	r9, r3, r1
 800aac6:	1c7b      	adds	r3, r7, #1
 800aac8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aacc:	444b      	add	r3, r9
 800aace:	106d      	asrs	r5, r5, #1
 800aad0:	429d      	cmp	r5, r3
 800aad2:	bf38      	it	cc
 800aad4:	461d      	movcc	r5, r3
 800aad6:	0553      	lsls	r3, r2, #21
 800aad8:	d527      	bpl.n	800ab2a <__ssputs_r+0x8e>
 800aada:	4629      	mov	r1, r5
 800aadc:	f7fe fc10 	bl	8009300 <_malloc_r>
 800aae0:	4606      	mov	r6, r0
 800aae2:	b360      	cbz	r0, 800ab3e <__ssputs_r+0xa2>
 800aae4:	464a      	mov	r2, r9
 800aae6:	6921      	ldr	r1, [r4, #16]
 800aae8:	f000 fbde 	bl	800b2a8 <memcpy>
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aaf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aaf6:	81a3      	strh	r3, [r4, #12]
 800aaf8:	6126      	str	r6, [r4, #16]
 800aafa:	444e      	add	r6, r9
 800aafc:	6165      	str	r5, [r4, #20]
 800aafe:	eba5 0509 	sub.w	r5, r5, r9
 800ab02:	6026      	str	r6, [r4, #0]
 800ab04:	463e      	mov	r6, r7
 800ab06:	60a5      	str	r5, [r4, #8]
 800ab08:	42be      	cmp	r6, r7
 800ab0a:	d900      	bls.n	800ab0e <__ssputs_r+0x72>
 800ab0c:	463e      	mov	r6, r7
 800ab0e:	4632      	mov	r2, r6
 800ab10:	4641      	mov	r1, r8
 800ab12:	6820      	ldr	r0, [r4, #0]
 800ab14:	f000 fb69 	bl	800b1ea <memmove>
 800ab18:	68a3      	ldr	r3, [r4, #8]
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	1b9b      	subs	r3, r3, r6
 800ab1e:	60a3      	str	r3, [r4, #8]
 800ab20:	6823      	ldr	r3, [r4, #0]
 800ab22:	4433      	add	r3, r6
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	f000 ff4d 	bl	800b9ca <_realloc_r>
 800ab30:	4606      	mov	r6, r0
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d1e0      	bne.n	800aaf8 <__ssputs_r+0x5c>
 800ab36:	6921      	ldr	r1, [r4, #16]
 800ab38:	4650      	mov	r0, sl
 800ab3a:	f7fe fb6d 	bl	8009218 <_free_r>
 800ab3e:	230c      	movs	r3, #12
 800ab40:	f04f 30ff 	mov.w	r0, #4294967295
 800ab44:	f8ca 3000 	str.w	r3, [sl]
 800ab48:	89a3      	ldrh	r3, [r4, #12]
 800ab4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab4e:	81a3      	strh	r3, [r4, #12]
 800ab50:	e7e9      	b.n	800ab26 <__ssputs_r+0x8a>
	...

0800ab54 <_svfiprintf_r>:
 800ab54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab58:	4698      	mov	r8, r3
 800ab5a:	898b      	ldrh	r3, [r1, #12]
 800ab5c:	b09d      	sub	sp, #116	@ 0x74
 800ab5e:	4607      	mov	r7, r0
 800ab60:	061b      	lsls	r3, r3, #24
 800ab62:	460d      	mov	r5, r1
 800ab64:	4614      	mov	r4, r2
 800ab66:	d510      	bpl.n	800ab8a <_svfiprintf_r+0x36>
 800ab68:	690b      	ldr	r3, [r1, #16]
 800ab6a:	b973      	cbnz	r3, 800ab8a <_svfiprintf_r+0x36>
 800ab6c:	2140      	movs	r1, #64	@ 0x40
 800ab6e:	f7fe fbc7 	bl	8009300 <_malloc_r>
 800ab72:	6028      	str	r0, [r5, #0]
 800ab74:	6128      	str	r0, [r5, #16]
 800ab76:	b930      	cbnz	r0, 800ab86 <_svfiprintf_r+0x32>
 800ab78:	230c      	movs	r3, #12
 800ab7a:	603b      	str	r3, [r7, #0]
 800ab7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab80:	b01d      	add	sp, #116	@ 0x74
 800ab82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab86:	2340      	movs	r3, #64	@ 0x40
 800ab88:	616b      	str	r3, [r5, #20]
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab90:	f04f 0901 	mov.w	r9, #1
 800ab94:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ad38 <_svfiprintf_r+0x1e4>
 800ab98:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab9a:	2320      	movs	r3, #32
 800ab9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aba0:	2330      	movs	r3, #48	@ 0x30
 800aba2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aba6:	4623      	mov	r3, r4
 800aba8:	469a      	mov	sl, r3
 800abaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abae:	b10a      	cbz	r2, 800abb4 <_svfiprintf_r+0x60>
 800abb0:	2a25      	cmp	r2, #37	@ 0x25
 800abb2:	d1f9      	bne.n	800aba8 <_svfiprintf_r+0x54>
 800abb4:	ebba 0b04 	subs.w	fp, sl, r4
 800abb8:	d00b      	beq.n	800abd2 <_svfiprintf_r+0x7e>
 800abba:	465b      	mov	r3, fp
 800abbc:	4622      	mov	r2, r4
 800abbe:	4629      	mov	r1, r5
 800abc0:	4638      	mov	r0, r7
 800abc2:	f7ff ff6b 	bl	800aa9c <__ssputs_r>
 800abc6:	3001      	adds	r0, #1
 800abc8:	f000 80a7 	beq.w	800ad1a <_svfiprintf_r+0x1c6>
 800abcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abce:	445a      	add	r2, fp
 800abd0:	9209      	str	r2, [sp, #36]	@ 0x24
 800abd2:	f89a 3000 	ldrb.w	r3, [sl]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f000 809f 	beq.w	800ad1a <_svfiprintf_r+0x1c6>
 800abdc:	2300      	movs	r3, #0
 800abde:	f04f 32ff 	mov.w	r2, #4294967295
 800abe2:	f10a 0a01 	add.w	sl, sl, #1
 800abe6:	9304      	str	r3, [sp, #16]
 800abe8:	9307      	str	r3, [sp, #28]
 800abea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abee:	931a      	str	r3, [sp, #104]	@ 0x68
 800abf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abf4:	4654      	mov	r4, sl
 800abf6:	2205      	movs	r2, #5
 800abf8:	484f      	ldr	r0, [pc, #316]	@ (800ad38 <_svfiprintf_r+0x1e4>)
 800abfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abfe:	f7fd fca4 	bl	800854a <memchr>
 800ac02:	9a04      	ldr	r2, [sp, #16]
 800ac04:	b9d8      	cbnz	r0, 800ac3e <_svfiprintf_r+0xea>
 800ac06:	06d0      	lsls	r0, r2, #27
 800ac08:	bf44      	itt	mi
 800ac0a:	2320      	movmi	r3, #32
 800ac0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac10:	0711      	lsls	r1, r2, #28
 800ac12:	bf44      	itt	mi
 800ac14:	232b      	movmi	r3, #43	@ 0x2b
 800ac16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac20:	d015      	beq.n	800ac4e <_svfiprintf_r+0xfa>
 800ac22:	9a07      	ldr	r2, [sp, #28]
 800ac24:	4654      	mov	r4, sl
 800ac26:	2000      	movs	r0, #0
 800ac28:	f04f 0c0a 	mov.w	ip, #10
 800ac2c:	4621      	mov	r1, r4
 800ac2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac32:	3b30      	subs	r3, #48	@ 0x30
 800ac34:	2b09      	cmp	r3, #9
 800ac36:	d94b      	bls.n	800acd0 <_svfiprintf_r+0x17c>
 800ac38:	b1b0      	cbz	r0, 800ac68 <_svfiprintf_r+0x114>
 800ac3a:	9207      	str	r2, [sp, #28]
 800ac3c:	e014      	b.n	800ac68 <_svfiprintf_r+0x114>
 800ac3e:	eba0 0308 	sub.w	r3, r0, r8
 800ac42:	46a2      	mov	sl, r4
 800ac44:	fa09 f303 	lsl.w	r3, r9, r3
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	9304      	str	r3, [sp, #16]
 800ac4c:	e7d2      	b.n	800abf4 <_svfiprintf_r+0xa0>
 800ac4e:	9b03      	ldr	r3, [sp, #12]
 800ac50:	1d19      	adds	r1, r3, #4
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	9103      	str	r1, [sp, #12]
 800ac58:	bfbb      	ittet	lt
 800ac5a:	425b      	neglt	r3, r3
 800ac5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac60:	9307      	strge	r3, [sp, #28]
 800ac62:	9307      	strlt	r3, [sp, #28]
 800ac64:	bfb8      	it	lt
 800ac66:	9204      	strlt	r2, [sp, #16]
 800ac68:	7823      	ldrb	r3, [r4, #0]
 800ac6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac6c:	d10a      	bne.n	800ac84 <_svfiprintf_r+0x130>
 800ac6e:	7863      	ldrb	r3, [r4, #1]
 800ac70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac72:	d132      	bne.n	800acda <_svfiprintf_r+0x186>
 800ac74:	9b03      	ldr	r3, [sp, #12]
 800ac76:	3402      	adds	r4, #2
 800ac78:	1d1a      	adds	r2, r3, #4
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac80:	9203      	str	r2, [sp, #12]
 800ac82:	9305      	str	r3, [sp, #20]
 800ac84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad48 <_svfiprintf_r+0x1f4>
 800ac88:	2203      	movs	r2, #3
 800ac8a:	7821      	ldrb	r1, [r4, #0]
 800ac8c:	4650      	mov	r0, sl
 800ac8e:	f7fd fc5c 	bl	800854a <memchr>
 800ac92:	b138      	cbz	r0, 800aca4 <_svfiprintf_r+0x150>
 800ac94:	eba0 000a 	sub.w	r0, r0, sl
 800ac98:	2240      	movs	r2, #64	@ 0x40
 800ac9a:	9b04      	ldr	r3, [sp, #16]
 800ac9c:	3401      	adds	r4, #1
 800ac9e:	4082      	lsls	r2, r0
 800aca0:	4313      	orrs	r3, r2
 800aca2:	9304      	str	r3, [sp, #16]
 800aca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aca8:	2206      	movs	r2, #6
 800acaa:	4824      	ldr	r0, [pc, #144]	@ (800ad3c <_svfiprintf_r+0x1e8>)
 800acac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acb0:	f7fd fc4b 	bl	800854a <memchr>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d036      	beq.n	800ad26 <_svfiprintf_r+0x1d2>
 800acb8:	4b21      	ldr	r3, [pc, #132]	@ (800ad40 <_svfiprintf_r+0x1ec>)
 800acba:	bb1b      	cbnz	r3, 800ad04 <_svfiprintf_r+0x1b0>
 800acbc:	9b03      	ldr	r3, [sp, #12]
 800acbe:	3307      	adds	r3, #7
 800acc0:	f023 0307 	bic.w	r3, r3, #7
 800acc4:	3308      	adds	r3, #8
 800acc6:	9303      	str	r3, [sp, #12]
 800acc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acca:	4433      	add	r3, r6
 800accc:	9309      	str	r3, [sp, #36]	@ 0x24
 800acce:	e76a      	b.n	800aba6 <_svfiprintf_r+0x52>
 800acd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800acd4:	460c      	mov	r4, r1
 800acd6:	2001      	movs	r0, #1
 800acd8:	e7a8      	b.n	800ac2c <_svfiprintf_r+0xd8>
 800acda:	2300      	movs	r3, #0
 800acdc:	3401      	adds	r4, #1
 800acde:	f04f 0c0a 	mov.w	ip, #10
 800ace2:	4619      	mov	r1, r3
 800ace4:	9305      	str	r3, [sp, #20]
 800ace6:	4620      	mov	r0, r4
 800ace8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acec:	3a30      	subs	r2, #48	@ 0x30
 800acee:	2a09      	cmp	r2, #9
 800acf0:	d903      	bls.n	800acfa <_svfiprintf_r+0x1a6>
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d0c6      	beq.n	800ac84 <_svfiprintf_r+0x130>
 800acf6:	9105      	str	r1, [sp, #20]
 800acf8:	e7c4      	b.n	800ac84 <_svfiprintf_r+0x130>
 800acfa:	fb0c 2101 	mla	r1, ip, r1, r2
 800acfe:	4604      	mov	r4, r0
 800ad00:	2301      	movs	r3, #1
 800ad02:	e7f0      	b.n	800ace6 <_svfiprintf_r+0x192>
 800ad04:	ab03      	add	r3, sp, #12
 800ad06:	462a      	mov	r2, r5
 800ad08:	a904      	add	r1, sp, #16
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	9300      	str	r3, [sp, #0]
 800ad0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad44 <_svfiprintf_r+0x1f0>)
 800ad10:	f7fc fba4 	bl	800745c <_printf_float>
 800ad14:	1c42      	adds	r2, r0, #1
 800ad16:	4606      	mov	r6, r0
 800ad18:	d1d6      	bne.n	800acc8 <_svfiprintf_r+0x174>
 800ad1a:	89ab      	ldrh	r3, [r5, #12]
 800ad1c:	065b      	lsls	r3, r3, #25
 800ad1e:	f53f af2d 	bmi.w	800ab7c <_svfiprintf_r+0x28>
 800ad22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad24:	e72c      	b.n	800ab80 <_svfiprintf_r+0x2c>
 800ad26:	ab03      	add	r3, sp, #12
 800ad28:	462a      	mov	r2, r5
 800ad2a:	a904      	add	r1, sp, #16
 800ad2c:	4638      	mov	r0, r7
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	4b04      	ldr	r3, [pc, #16]	@ (800ad44 <_svfiprintf_r+0x1f0>)
 800ad32:	f7fc fe2f 	bl	8007994 <_printf_i>
 800ad36:	e7ed      	b.n	800ad14 <_svfiprintf_r+0x1c0>
 800ad38:	0800c789 	.word	0x0800c789
 800ad3c:	0800c793 	.word	0x0800c793
 800ad40:	0800745d 	.word	0x0800745d
 800ad44:	0800aa9d 	.word	0x0800aa9d
 800ad48:	0800c78f 	.word	0x0800c78f

0800ad4c <__sfputc_r>:
 800ad4c:	6893      	ldr	r3, [r2, #8]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	6093      	str	r3, [r2, #8]
 800ad54:	b410      	push	{r4}
 800ad56:	da08      	bge.n	800ad6a <__sfputc_r+0x1e>
 800ad58:	6994      	ldr	r4, [r2, #24]
 800ad5a:	42a3      	cmp	r3, r4
 800ad5c:	db01      	blt.n	800ad62 <__sfputc_r+0x16>
 800ad5e:	290a      	cmp	r1, #10
 800ad60:	d103      	bne.n	800ad6a <__sfputc_r+0x1e>
 800ad62:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad66:	f7fd badc 	b.w	8008322 <__swbuf_r>
 800ad6a:	6813      	ldr	r3, [r2, #0]
 800ad6c:	1c58      	adds	r0, r3, #1
 800ad6e:	6010      	str	r0, [r2, #0]
 800ad70:	4608      	mov	r0, r1
 800ad72:	7019      	strb	r1, [r3, #0]
 800ad74:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <__sfputs_r>:
 800ad7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad7c:	4606      	mov	r6, r0
 800ad7e:	460f      	mov	r7, r1
 800ad80:	4614      	mov	r4, r2
 800ad82:	18d5      	adds	r5, r2, r3
 800ad84:	42ac      	cmp	r4, r5
 800ad86:	d101      	bne.n	800ad8c <__sfputs_r+0x12>
 800ad88:	2000      	movs	r0, #0
 800ad8a:	e007      	b.n	800ad9c <__sfputs_r+0x22>
 800ad8c:	463a      	mov	r2, r7
 800ad8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad92:	4630      	mov	r0, r6
 800ad94:	f7ff ffda 	bl	800ad4c <__sfputc_r>
 800ad98:	1c43      	adds	r3, r0, #1
 800ad9a:	d1f3      	bne.n	800ad84 <__sfputs_r+0xa>
 800ad9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ada0 <_vfiprintf_r>:
 800ada0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada4:	460d      	mov	r5, r1
 800ada6:	b09d      	sub	sp, #116	@ 0x74
 800ada8:	4614      	mov	r4, r2
 800adaa:	4698      	mov	r8, r3
 800adac:	4606      	mov	r6, r0
 800adae:	b118      	cbz	r0, 800adb8 <_vfiprintf_r+0x18>
 800adb0:	6a03      	ldr	r3, [r0, #32]
 800adb2:	b90b      	cbnz	r3, 800adb8 <_vfiprintf_r+0x18>
 800adb4:	f7fd f9ac 	bl	8008110 <__sinit>
 800adb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adba:	07d9      	lsls	r1, r3, #31
 800adbc:	d405      	bmi.n	800adca <_vfiprintf_r+0x2a>
 800adbe:	89ab      	ldrh	r3, [r5, #12]
 800adc0:	059a      	lsls	r2, r3, #22
 800adc2:	d402      	bmi.n	800adca <_vfiprintf_r+0x2a>
 800adc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adc6:	f7fd fbbe 	bl	8008546 <__retarget_lock_acquire_recursive>
 800adca:	89ab      	ldrh	r3, [r5, #12]
 800adcc:	071b      	lsls	r3, r3, #28
 800adce:	d501      	bpl.n	800add4 <_vfiprintf_r+0x34>
 800add0:	692b      	ldr	r3, [r5, #16]
 800add2:	b99b      	cbnz	r3, 800adfc <_vfiprintf_r+0x5c>
 800add4:	4629      	mov	r1, r5
 800add6:	4630      	mov	r0, r6
 800add8:	f7fd fae2 	bl	80083a0 <__swsetup_r>
 800addc:	b170      	cbz	r0, 800adfc <_vfiprintf_r+0x5c>
 800adde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ade0:	07dc      	lsls	r4, r3, #31
 800ade2:	d504      	bpl.n	800adee <_vfiprintf_r+0x4e>
 800ade4:	f04f 30ff 	mov.w	r0, #4294967295
 800ade8:	b01d      	add	sp, #116	@ 0x74
 800adea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	0598      	lsls	r0, r3, #22
 800adf2:	d4f7      	bmi.n	800ade4 <_vfiprintf_r+0x44>
 800adf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adf6:	f7fd fba7 	bl	8008548 <__retarget_lock_release_recursive>
 800adfa:	e7f3      	b.n	800ade4 <_vfiprintf_r+0x44>
 800adfc:	2300      	movs	r3, #0
 800adfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae02:	f04f 0901 	mov.w	r9, #1
 800ae06:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800afbc <_vfiprintf_r+0x21c>
 800ae0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae0c:	2320      	movs	r3, #32
 800ae0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae12:	2330      	movs	r3, #48	@ 0x30
 800ae14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae18:	4623      	mov	r3, r4
 800ae1a:	469a      	mov	sl, r3
 800ae1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae20:	b10a      	cbz	r2, 800ae26 <_vfiprintf_r+0x86>
 800ae22:	2a25      	cmp	r2, #37	@ 0x25
 800ae24:	d1f9      	bne.n	800ae1a <_vfiprintf_r+0x7a>
 800ae26:	ebba 0b04 	subs.w	fp, sl, r4
 800ae2a:	d00b      	beq.n	800ae44 <_vfiprintf_r+0xa4>
 800ae2c:	465b      	mov	r3, fp
 800ae2e:	4622      	mov	r2, r4
 800ae30:	4629      	mov	r1, r5
 800ae32:	4630      	mov	r0, r6
 800ae34:	f7ff ffa1 	bl	800ad7a <__sfputs_r>
 800ae38:	3001      	adds	r0, #1
 800ae3a:	f000 80a7 	beq.w	800af8c <_vfiprintf_r+0x1ec>
 800ae3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae40:	445a      	add	r2, fp
 800ae42:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae44:	f89a 3000 	ldrb.w	r3, [sl]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	f000 809f 	beq.w	800af8c <_vfiprintf_r+0x1ec>
 800ae4e:	2300      	movs	r3, #0
 800ae50:	f04f 32ff 	mov.w	r2, #4294967295
 800ae54:	f10a 0a01 	add.w	sl, sl, #1
 800ae58:	9304      	str	r3, [sp, #16]
 800ae5a:	9307      	str	r3, [sp, #28]
 800ae5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae60:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae66:	4654      	mov	r4, sl
 800ae68:	2205      	movs	r2, #5
 800ae6a:	4854      	ldr	r0, [pc, #336]	@ (800afbc <_vfiprintf_r+0x21c>)
 800ae6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae70:	f7fd fb6b 	bl	800854a <memchr>
 800ae74:	9a04      	ldr	r2, [sp, #16]
 800ae76:	b9d8      	cbnz	r0, 800aeb0 <_vfiprintf_r+0x110>
 800ae78:	06d1      	lsls	r1, r2, #27
 800ae7a:	bf44      	itt	mi
 800ae7c:	2320      	movmi	r3, #32
 800ae7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae82:	0713      	lsls	r3, r2, #28
 800ae84:	bf44      	itt	mi
 800ae86:	232b      	movmi	r3, #43	@ 0x2b
 800ae88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae92:	d015      	beq.n	800aec0 <_vfiprintf_r+0x120>
 800ae94:	9a07      	ldr	r2, [sp, #28]
 800ae96:	4654      	mov	r4, sl
 800ae98:	2000      	movs	r0, #0
 800ae9a:	f04f 0c0a 	mov.w	ip, #10
 800ae9e:	4621      	mov	r1, r4
 800aea0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aea4:	3b30      	subs	r3, #48	@ 0x30
 800aea6:	2b09      	cmp	r3, #9
 800aea8:	d94b      	bls.n	800af42 <_vfiprintf_r+0x1a2>
 800aeaa:	b1b0      	cbz	r0, 800aeda <_vfiprintf_r+0x13a>
 800aeac:	9207      	str	r2, [sp, #28]
 800aeae:	e014      	b.n	800aeda <_vfiprintf_r+0x13a>
 800aeb0:	eba0 0308 	sub.w	r3, r0, r8
 800aeb4:	46a2      	mov	sl, r4
 800aeb6:	fa09 f303 	lsl.w	r3, r9, r3
 800aeba:	4313      	orrs	r3, r2
 800aebc:	9304      	str	r3, [sp, #16]
 800aebe:	e7d2      	b.n	800ae66 <_vfiprintf_r+0xc6>
 800aec0:	9b03      	ldr	r3, [sp, #12]
 800aec2:	1d19      	adds	r1, r3, #4
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	9103      	str	r1, [sp, #12]
 800aeca:	bfbb      	ittet	lt
 800aecc:	425b      	neglt	r3, r3
 800aece:	f042 0202 	orrlt.w	r2, r2, #2
 800aed2:	9307      	strge	r3, [sp, #28]
 800aed4:	9307      	strlt	r3, [sp, #28]
 800aed6:	bfb8      	it	lt
 800aed8:	9204      	strlt	r2, [sp, #16]
 800aeda:	7823      	ldrb	r3, [r4, #0]
 800aedc:	2b2e      	cmp	r3, #46	@ 0x2e
 800aede:	d10a      	bne.n	800aef6 <_vfiprintf_r+0x156>
 800aee0:	7863      	ldrb	r3, [r4, #1]
 800aee2:	2b2a      	cmp	r3, #42	@ 0x2a
 800aee4:	d132      	bne.n	800af4c <_vfiprintf_r+0x1ac>
 800aee6:	9b03      	ldr	r3, [sp, #12]
 800aee8:	3402      	adds	r4, #2
 800aeea:	1d1a      	adds	r2, r3, #4
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aef2:	9203      	str	r2, [sp, #12]
 800aef4:	9305      	str	r3, [sp, #20]
 800aef6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afcc <_vfiprintf_r+0x22c>
 800aefa:	2203      	movs	r2, #3
 800aefc:	7821      	ldrb	r1, [r4, #0]
 800aefe:	4650      	mov	r0, sl
 800af00:	f7fd fb23 	bl	800854a <memchr>
 800af04:	b138      	cbz	r0, 800af16 <_vfiprintf_r+0x176>
 800af06:	eba0 000a 	sub.w	r0, r0, sl
 800af0a:	2240      	movs	r2, #64	@ 0x40
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	3401      	adds	r4, #1
 800af10:	4082      	lsls	r2, r0
 800af12:	4313      	orrs	r3, r2
 800af14:	9304      	str	r3, [sp, #16]
 800af16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af1a:	2206      	movs	r2, #6
 800af1c:	4828      	ldr	r0, [pc, #160]	@ (800afc0 <_vfiprintf_r+0x220>)
 800af1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af22:	f7fd fb12 	bl	800854a <memchr>
 800af26:	2800      	cmp	r0, #0
 800af28:	d03f      	beq.n	800afaa <_vfiprintf_r+0x20a>
 800af2a:	4b26      	ldr	r3, [pc, #152]	@ (800afc4 <_vfiprintf_r+0x224>)
 800af2c:	bb1b      	cbnz	r3, 800af76 <_vfiprintf_r+0x1d6>
 800af2e:	9b03      	ldr	r3, [sp, #12]
 800af30:	3307      	adds	r3, #7
 800af32:	f023 0307 	bic.w	r3, r3, #7
 800af36:	3308      	adds	r3, #8
 800af38:	9303      	str	r3, [sp, #12]
 800af3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af3c:	443b      	add	r3, r7
 800af3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800af40:	e76a      	b.n	800ae18 <_vfiprintf_r+0x78>
 800af42:	fb0c 3202 	mla	r2, ip, r2, r3
 800af46:	460c      	mov	r4, r1
 800af48:	2001      	movs	r0, #1
 800af4a:	e7a8      	b.n	800ae9e <_vfiprintf_r+0xfe>
 800af4c:	2300      	movs	r3, #0
 800af4e:	3401      	adds	r4, #1
 800af50:	f04f 0c0a 	mov.w	ip, #10
 800af54:	4619      	mov	r1, r3
 800af56:	9305      	str	r3, [sp, #20]
 800af58:	4620      	mov	r0, r4
 800af5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af5e:	3a30      	subs	r2, #48	@ 0x30
 800af60:	2a09      	cmp	r2, #9
 800af62:	d903      	bls.n	800af6c <_vfiprintf_r+0x1cc>
 800af64:	2b00      	cmp	r3, #0
 800af66:	d0c6      	beq.n	800aef6 <_vfiprintf_r+0x156>
 800af68:	9105      	str	r1, [sp, #20]
 800af6a:	e7c4      	b.n	800aef6 <_vfiprintf_r+0x156>
 800af6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800af70:	4604      	mov	r4, r0
 800af72:	2301      	movs	r3, #1
 800af74:	e7f0      	b.n	800af58 <_vfiprintf_r+0x1b8>
 800af76:	ab03      	add	r3, sp, #12
 800af78:	462a      	mov	r2, r5
 800af7a:	a904      	add	r1, sp, #16
 800af7c:	4630      	mov	r0, r6
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	4b11      	ldr	r3, [pc, #68]	@ (800afc8 <_vfiprintf_r+0x228>)
 800af82:	f7fc fa6b 	bl	800745c <_printf_float>
 800af86:	4607      	mov	r7, r0
 800af88:	1c78      	adds	r0, r7, #1
 800af8a:	d1d6      	bne.n	800af3a <_vfiprintf_r+0x19a>
 800af8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af8e:	07d9      	lsls	r1, r3, #31
 800af90:	d405      	bmi.n	800af9e <_vfiprintf_r+0x1fe>
 800af92:	89ab      	ldrh	r3, [r5, #12]
 800af94:	059a      	lsls	r2, r3, #22
 800af96:	d402      	bmi.n	800af9e <_vfiprintf_r+0x1fe>
 800af98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af9a:	f7fd fad5 	bl	8008548 <__retarget_lock_release_recursive>
 800af9e:	89ab      	ldrh	r3, [r5, #12]
 800afa0:	065b      	lsls	r3, r3, #25
 800afa2:	f53f af1f 	bmi.w	800ade4 <_vfiprintf_r+0x44>
 800afa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afa8:	e71e      	b.n	800ade8 <_vfiprintf_r+0x48>
 800afaa:	ab03      	add	r3, sp, #12
 800afac:	462a      	mov	r2, r5
 800afae:	a904      	add	r1, sp, #16
 800afb0:	4630      	mov	r0, r6
 800afb2:	9300      	str	r3, [sp, #0]
 800afb4:	4b04      	ldr	r3, [pc, #16]	@ (800afc8 <_vfiprintf_r+0x228>)
 800afb6:	f7fc fced 	bl	8007994 <_printf_i>
 800afba:	e7e4      	b.n	800af86 <_vfiprintf_r+0x1e6>
 800afbc:	0800c789 	.word	0x0800c789
 800afc0:	0800c793 	.word	0x0800c793
 800afc4:	0800745d 	.word	0x0800745d
 800afc8:	0800ad7b 	.word	0x0800ad7b
 800afcc:	0800c78f 	.word	0x0800c78f

0800afd0 <__sflush_r>:
 800afd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afd8:	0716      	lsls	r6, r2, #28
 800afda:	4605      	mov	r5, r0
 800afdc:	460c      	mov	r4, r1
 800afde:	d454      	bmi.n	800b08a <__sflush_r+0xba>
 800afe0:	684b      	ldr	r3, [r1, #4]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	dc02      	bgt.n	800afec <__sflush_r+0x1c>
 800afe6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800afe8:	2b00      	cmp	r3, #0
 800afea:	dd48      	ble.n	800b07e <__sflush_r+0xae>
 800afec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800afee:	2e00      	cmp	r6, #0
 800aff0:	d045      	beq.n	800b07e <__sflush_r+0xae>
 800aff2:	2300      	movs	r3, #0
 800aff4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aff8:	682f      	ldr	r7, [r5, #0]
 800affa:	6a21      	ldr	r1, [r4, #32]
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	d030      	beq.n	800b062 <__sflush_r+0x92>
 800b000:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b002:	89a3      	ldrh	r3, [r4, #12]
 800b004:	0759      	lsls	r1, r3, #29
 800b006:	d505      	bpl.n	800b014 <__sflush_r+0x44>
 800b008:	6863      	ldr	r3, [r4, #4]
 800b00a:	1ad2      	subs	r2, r2, r3
 800b00c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b00e:	b10b      	cbz	r3, 800b014 <__sflush_r+0x44>
 800b010:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b012:	1ad2      	subs	r2, r2, r3
 800b014:	2300      	movs	r3, #0
 800b016:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b018:	6a21      	ldr	r1, [r4, #32]
 800b01a:	4628      	mov	r0, r5
 800b01c:	47b0      	blx	r6
 800b01e:	1c43      	adds	r3, r0, #1
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	d106      	bne.n	800b032 <__sflush_r+0x62>
 800b024:	6829      	ldr	r1, [r5, #0]
 800b026:	291d      	cmp	r1, #29
 800b028:	d82b      	bhi.n	800b082 <__sflush_r+0xb2>
 800b02a:	4a2a      	ldr	r2, [pc, #168]	@ (800b0d4 <__sflush_r+0x104>)
 800b02c:	410a      	asrs	r2, r1
 800b02e:	07d6      	lsls	r6, r2, #31
 800b030:	d427      	bmi.n	800b082 <__sflush_r+0xb2>
 800b032:	2200      	movs	r2, #0
 800b034:	04d9      	lsls	r1, r3, #19
 800b036:	6062      	str	r2, [r4, #4]
 800b038:	6922      	ldr	r2, [r4, #16]
 800b03a:	6022      	str	r2, [r4, #0]
 800b03c:	d504      	bpl.n	800b048 <__sflush_r+0x78>
 800b03e:	1c42      	adds	r2, r0, #1
 800b040:	d101      	bne.n	800b046 <__sflush_r+0x76>
 800b042:	682b      	ldr	r3, [r5, #0]
 800b044:	b903      	cbnz	r3, 800b048 <__sflush_r+0x78>
 800b046:	6560      	str	r0, [r4, #84]	@ 0x54
 800b048:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b04a:	602f      	str	r7, [r5, #0]
 800b04c:	b1b9      	cbz	r1, 800b07e <__sflush_r+0xae>
 800b04e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b052:	4299      	cmp	r1, r3
 800b054:	d002      	beq.n	800b05c <__sflush_r+0x8c>
 800b056:	4628      	mov	r0, r5
 800b058:	f7fe f8de 	bl	8009218 <_free_r>
 800b05c:	2300      	movs	r3, #0
 800b05e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b060:	e00d      	b.n	800b07e <__sflush_r+0xae>
 800b062:	2301      	movs	r3, #1
 800b064:	4628      	mov	r0, r5
 800b066:	47b0      	blx	r6
 800b068:	4602      	mov	r2, r0
 800b06a:	1c50      	adds	r0, r2, #1
 800b06c:	d1c9      	bne.n	800b002 <__sflush_r+0x32>
 800b06e:	682b      	ldr	r3, [r5, #0]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d0c6      	beq.n	800b002 <__sflush_r+0x32>
 800b074:	2b1d      	cmp	r3, #29
 800b076:	d001      	beq.n	800b07c <__sflush_r+0xac>
 800b078:	2b16      	cmp	r3, #22
 800b07a:	d11d      	bne.n	800b0b8 <__sflush_r+0xe8>
 800b07c:	602f      	str	r7, [r5, #0]
 800b07e:	2000      	movs	r0, #0
 800b080:	e021      	b.n	800b0c6 <__sflush_r+0xf6>
 800b082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b086:	b21b      	sxth	r3, r3
 800b088:	e01a      	b.n	800b0c0 <__sflush_r+0xf0>
 800b08a:	690f      	ldr	r7, [r1, #16]
 800b08c:	2f00      	cmp	r7, #0
 800b08e:	d0f6      	beq.n	800b07e <__sflush_r+0xae>
 800b090:	0793      	lsls	r3, r2, #30
 800b092:	680e      	ldr	r6, [r1, #0]
 800b094:	600f      	str	r7, [r1, #0]
 800b096:	bf0c      	ite	eq
 800b098:	694b      	ldreq	r3, [r1, #20]
 800b09a:	2300      	movne	r3, #0
 800b09c:	eba6 0807 	sub.w	r8, r6, r7
 800b0a0:	608b      	str	r3, [r1, #8]
 800b0a2:	f1b8 0f00 	cmp.w	r8, #0
 800b0a6:	ddea      	ble.n	800b07e <__sflush_r+0xae>
 800b0a8:	4643      	mov	r3, r8
 800b0aa:	463a      	mov	r2, r7
 800b0ac:	6a21      	ldr	r1, [r4, #32]
 800b0ae:	4628      	mov	r0, r5
 800b0b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0b2:	47b0      	blx	r6
 800b0b4:	2800      	cmp	r0, #0
 800b0b6:	dc08      	bgt.n	800b0ca <__sflush_r+0xfa>
 800b0b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0c4:	81a3      	strh	r3, [r4, #12]
 800b0c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ca:	4407      	add	r7, r0
 800b0cc:	eba8 0800 	sub.w	r8, r8, r0
 800b0d0:	e7e7      	b.n	800b0a2 <__sflush_r+0xd2>
 800b0d2:	bf00      	nop
 800b0d4:	dfbffffe 	.word	0xdfbffffe

0800b0d8 <_fflush_r>:
 800b0d8:	b538      	push	{r3, r4, r5, lr}
 800b0da:	690b      	ldr	r3, [r1, #16]
 800b0dc:	4605      	mov	r5, r0
 800b0de:	460c      	mov	r4, r1
 800b0e0:	b913      	cbnz	r3, 800b0e8 <_fflush_r+0x10>
 800b0e2:	2500      	movs	r5, #0
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	b118      	cbz	r0, 800b0f2 <_fflush_r+0x1a>
 800b0ea:	6a03      	ldr	r3, [r0, #32]
 800b0ec:	b90b      	cbnz	r3, 800b0f2 <_fflush_r+0x1a>
 800b0ee:	f7fd f80f 	bl	8008110 <__sinit>
 800b0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d0f3      	beq.n	800b0e2 <_fflush_r+0xa>
 800b0fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b0fc:	07d0      	lsls	r0, r2, #31
 800b0fe:	d404      	bmi.n	800b10a <_fflush_r+0x32>
 800b100:	0599      	lsls	r1, r3, #22
 800b102:	d402      	bmi.n	800b10a <_fflush_r+0x32>
 800b104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b106:	f7fd fa1e 	bl	8008546 <__retarget_lock_acquire_recursive>
 800b10a:	4628      	mov	r0, r5
 800b10c:	4621      	mov	r1, r4
 800b10e:	f7ff ff5f 	bl	800afd0 <__sflush_r>
 800b112:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b114:	4605      	mov	r5, r0
 800b116:	07da      	lsls	r2, r3, #31
 800b118:	d4e4      	bmi.n	800b0e4 <_fflush_r+0xc>
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	059b      	lsls	r3, r3, #22
 800b11e:	d4e1      	bmi.n	800b0e4 <_fflush_r+0xc>
 800b120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b122:	f7fd fa11 	bl	8008548 <__retarget_lock_release_recursive>
 800b126:	e7dd      	b.n	800b0e4 <_fflush_r+0xc>

0800b128 <__swhatbuf_r>:
 800b128:	b570      	push	{r4, r5, r6, lr}
 800b12a:	460c      	mov	r4, r1
 800b12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b130:	b096      	sub	sp, #88	@ 0x58
 800b132:	4615      	mov	r5, r2
 800b134:	2900      	cmp	r1, #0
 800b136:	461e      	mov	r6, r3
 800b138:	da0c      	bge.n	800b154 <__swhatbuf_r+0x2c>
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	2100      	movs	r1, #0
 800b13e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b142:	bf14      	ite	ne
 800b144:	2340      	movne	r3, #64	@ 0x40
 800b146:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b14a:	2000      	movs	r0, #0
 800b14c:	6031      	str	r1, [r6, #0]
 800b14e:	602b      	str	r3, [r5, #0]
 800b150:	b016      	add	sp, #88	@ 0x58
 800b152:	bd70      	pop	{r4, r5, r6, pc}
 800b154:	466a      	mov	r2, sp
 800b156:	f000 f875 	bl	800b244 <_fstat_r>
 800b15a:	2800      	cmp	r0, #0
 800b15c:	dbed      	blt.n	800b13a <__swhatbuf_r+0x12>
 800b15e:	9901      	ldr	r1, [sp, #4]
 800b160:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b164:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b168:	4259      	negs	r1, r3
 800b16a:	4159      	adcs	r1, r3
 800b16c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b170:	e7eb      	b.n	800b14a <__swhatbuf_r+0x22>

0800b172 <__smakebuf_r>:
 800b172:	898b      	ldrh	r3, [r1, #12]
 800b174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b176:	079d      	lsls	r5, r3, #30
 800b178:	4606      	mov	r6, r0
 800b17a:	460c      	mov	r4, r1
 800b17c:	d507      	bpl.n	800b18e <__smakebuf_r+0x1c>
 800b17e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b182:	6023      	str	r3, [r4, #0]
 800b184:	6123      	str	r3, [r4, #16]
 800b186:	2301      	movs	r3, #1
 800b188:	6163      	str	r3, [r4, #20]
 800b18a:	b003      	add	sp, #12
 800b18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b18e:	ab01      	add	r3, sp, #4
 800b190:	466a      	mov	r2, sp
 800b192:	f7ff ffc9 	bl	800b128 <__swhatbuf_r>
 800b196:	9f00      	ldr	r7, [sp, #0]
 800b198:	4605      	mov	r5, r0
 800b19a:	4630      	mov	r0, r6
 800b19c:	4639      	mov	r1, r7
 800b19e:	f7fe f8af 	bl	8009300 <_malloc_r>
 800b1a2:	b948      	cbnz	r0, 800b1b8 <__smakebuf_r+0x46>
 800b1a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1a8:	059a      	lsls	r2, r3, #22
 800b1aa:	d4ee      	bmi.n	800b18a <__smakebuf_r+0x18>
 800b1ac:	f023 0303 	bic.w	r3, r3, #3
 800b1b0:	f043 0302 	orr.w	r3, r3, #2
 800b1b4:	81a3      	strh	r3, [r4, #12]
 800b1b6:	e7e2      	b.n	800b17e <__smakebuf_r+0xc>
 800b1b8:	89a3      	ldrh	r3, [r4, #12]
 800b1ba:	6020      	str	r0, [r4, #0]
 800b1bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1c0:	81a3      	strh	r3, [r4, #12]
 800b1c2:	9b01      	ldr	r3, [sp, #4]
 800b1c4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1c8:	b15b      	cbz	r3, 800b1e2 <__smakebuf_r+0x70>
 800b1ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	f000 f84a 	bl	800b268 <_isatty_r>
 800b1d4:	b128      	cbz	r0, 800b1e2 <__smakebuf_r+0x70>
 800b1d6:	89a3      	ldrh	r3, [r4, #12]
 800b1d8:	f023 0303 	bic.w	r3, r3, #3
 800b1dc:	f043 0301 	orr.w	r3, r3, #1
 800b1e0:	81a3      	strh	r3, [r4, #12]
 800b1e2:	89a3      	ldrh	r3, [r4, #12]
 800b1e4:	431d      	orrs	r5, r3
 800b1e6:	81a5      	strh	r5, [r4, #12]
 800b1e8:	e7cf      	b.n	800b18a <__smakebuf_r+0x18>

0800b1ea <memmove>:
 800b1ea:	4288      	cmp	r0, r1
 800b1ec:	b510      	push	{r4, lr}
 800b1ee:	eb01 0402 	add.w	r4, r1, r2
 800b1f2:	d902      	bls.n	800b1fa <memmove+0x10>
 800b1f4:	4284      	cmp	r4, r0
 800b1f6:	4623      	mov	r3, r4
 800b1f8:	d807      	bhi.n	800b20a <memmove+0x20>
 800b1fa:	1e43      	subs	r3, r0, #1
 800b1fc:	42a1      	cmp	r1, r4
 800b1fe:	d008      	beq.n	800b212 <memmove+0x28>
 800b200:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b204:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b208:	e7f8      	b.n	800b1fc <memmove+0x12>
 800b20a:	4402      	add	r2, r0
 800b20c:	4601      	mov	r1, r0
 800b20e:	428a      	cmp	r2, r1
 800b210:	d100      	bne.n	800b214 <memmove+0x2a>
 800b212:	bd10      	pop	{r4, pc}
 800b214:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b218:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b21c:	e7f7      	b.n	800b20e <memmove+0x24>

0800b21e <strncmp>:
 800b21e:	b510      	push	{r4, lr}
 800b220:	b16a      	cbz	r2, 800b23e <strncmp+0x20>
 800b222:	3901      	subs	r1, #1
 800b224:	1884      	adds	r4, r0, r2
 800b226:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b22a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b22e:	429a      	cmp	r2, r3
 800b230:	d103      	bne.n	800b23a <strncmp+0x1c>
 800b232:	42a0      	cmp	r0, r4
 800b234:	d001      	beq.n	800b23a <strncmp+0x1c>
 800b236:	2a00      	cmp	r2, #0
 800b238:	d1f5      	bne.n	800b226 <strncmp+0x8>
 800b23a:	1ad0      	subs	r0, r2, r3
 800b23c:	bd10      	pop	{r4, pc}
 800b23e:	4610      	mov	r0, r2
 800b240:	e7fc      	b.n	800b23c <strncmp+0x1e>
	...

0800b244 <_fstat_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	2300      	movs	r3, #0
 800b248:	4d06      	ldr	r5, [pc, #24]	@ (800b264 <_fstat_r+0x20>)
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	4611      	mov	r1, r2
 800b250:	602b      	str	r3, [r5, #0]
 800b252:	f7f6 fe58 	bl	8001f06 <_fstat>
 800b256:	1c43      	adds	r3, r0, #1
 800b258:	d102      	bne.n	800b260 <_fstat_r+0x1c>
 800b25a:	682b      	ldr	r3, [r5, #0]
 800b25c:	b103      	cbz	r3, 800b260 <_fstat_r+0x1c>
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	bd38      	pop	{r3, r4, r5, pc}
 800b262:	bf00      	nop
 800b264:	20000608 	.word	0x20000608

0800b268 <_isatty_r>:
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	2300      	movs	r3, #0
 800b26c:	4d05      	ldr	r5, [pc, #20]	@ (800b284 <_isatty_r+0x1c>)
 800b26e:	4604      	mov	r4, r0
 800b270:	4608      	mov	r0, r1
 800b272:	602b      	str	r3, [r5, #0]
 800b274:	f7f6 fe57 	bl	8001f26 <_isatty>
 800b278:	1c43      	adds	r3, r0, #1
 800b27a:	d102      	bne.n	800b282 <_isatty_r+0x1a>
 800b27c:	682b      	ldr	r3, [r5, #0]
 800b27e:	b103      	cbz	r3, 800b282 <_isatty_r+0x1a>
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	bd38      	pop	{r3, r4, r5, pc}
 800b284:	20000608 	.word	0x20000608

0800b288 <_sbrk_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	2300      	movs	r3, #0
 800b28c:	4d05      	ldr	r5, [pc, #20]	@ (800b2a4 <_sbrk_r+0x1c>)
 800b28e:	4604      	mov	r4, r0
 800b290:	4608      	mov	r0, r1
 800b292:	602b      	str	r3, [r5, #0]
 800b294:	f7f6 fe60 	bl	8001f58 <_sbrk>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d102      	bne.n	800b2a2 <_sbrk_r+0x1a>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	b103      	cbz	r3, 800b2a2 <_sbrk_r+0x1a>
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	bd38      	pop	{r3, r4, r5, pc}
 800b2a4:	20000608 	.word	0x20000608

0800b2a8 <memcpy>:
 800b2a8:	440a      	add	r2, r1
 800b2aa:	1e43      	subs	r3, r0, #1
 800b2ac:	4291      	cmp	r1, r2
 800b2ae:	d100      	bne.n	800b2b2 <memcpy+0xa>
 800b2b0:	4770      	bx	lr
 800b2b2:	b510      	push	{r4, lr}
 800b2b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2b8:	4291      	cmp	r1, r2
 800b2ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2be:	d1f9      	bne.n	800b2b4 <memcpy+0xc>
 800b2c0:	bd10      	pop	{r4, pc}
 800b2c2:	0000      	movs	r0, r0
 800b2c4:	0000      	movs	r0, r0
	...

0800b2c8 <nan>:
 800b2c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b2d0 <nan+0x8>
 800b2cc:	4770      	bx	lr
 800b2ce:	bf00      	nop
 800b2d0:	00000000 	.word	0x00000000
 800b2d4:	7ff80000 	.word	0x7ff80000

0800b2d8 <__assert_func>:
 800b2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2da:	4614      	mov	r4, r2
 800b2dc:	461a      	mov	r2, r3
 800b2de:	4b09      	ldr	r3, [pc, #36]	@ (800b304 <__assert_func+0x2c>)
 800b2e0:	4605      	mov	r5, r0
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68d8      	ldr	r0, [r3, #12]
 800b2e6:	b954      	cbnz	r4, 800b2fe <__assert_func+0x26>
 800b2e8:	4b07      	ldr	r3, [pc, #28]	@ (800b308 <__assert_func+0x30>)
 800b2ea:	461c      	mov	r4, r3
 800b2ec:	9100      	str	r1, [sp, #0]
 800b2ee:	4907      	ldr	r1, [pc, #28]	@ (800b30c <__assert_func+0x34>)
 800b2f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2f4:	462b      	mov	r3, r5
 800b2f6:	f000 fba3 	bl	800ba40 <fiprintf>
 800b2fa:	f000 fbb3 	bl	800ba64 <abort>
 800b2fe:	4b04      	ldr	r3, [pc, #16]	@ (800b310 <__assert_func+0x38>)
 800b300:	e7f4      	b.n	800b2ec <__assert_func+0x14>
 800b302:	bf00      	nop
 800b304:	2000001c 	.word	0x2000001c
 800b308:	0800c7dd 	.word	0x0800c7dd
 800b30c:	0800c7af 	.word	0x0800c7af
 800b310:	0800c7a2 	.word	0x0800c7a2

0800b314 <_calloc_r>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	fba1 5402 	umull	r5, r4, r1, r2
 800b31a:	b93c      	cbnz	r4, 800b32c <_calloc_r+0x18>
 800b31c:	4629      	mov	r1, r5
 800b31e:	f7fd ffef 	bl	8009300 <_malloc_r>
 800b322:	4606      	mov	r6, r0
 800b324:	b928      	cbnz	r0, 800b332 <_calloc_r+0x1e>
 800b326:	2600      	movs	r6, #0
 800b328:	4630      	mov	r0, r6
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	220c      	movs	r2, #12
 800b32e:	6002      	str	r2, [r0, #0]
 800b330:	e7f9      	b.n	800b326 <_calloc_r+0x12>
 800b332:	462a      	mov	r2, r5
 800b334:	4621      	mov	r1, r4
 800b336:	f7fd f889 	bl	800844c <memset>
 800b33a:	e7f5      	b.n	800b328 <_calloc_r+0x14>

0800b33c <rshift>:
 800b33c:	6903      	ldr	r3, [r0, #16]
 800b33e:	114a      	asrs	r2, r1, #5
 800b340:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b344:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b348:	f100 0414 	add.w	r4, r0, #20
 800b34c:	dd45      	ble.n	800b3da <rshift+0x9e>
 800b34e:	f011 011f 	ands.w	r1, r1, #31
 800b352:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b356:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b35a:	d10c      	bne.n	800b376 <rshift+0x3a>
 800b35c:	f100 0710 	add.w	r7, r0, #16
 800b360:	4629      	mov	r1, r5
 800b362:	42b1      	cmp	r1, r6
 800b364:	d334      	bcc.n	800b3d0 <rshift+0x94>
 800b366:	1a9b      	subs	r3, r3, r2
 800b368:	1eea      	subs	r2, r5, #3
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4296      	cmp	r6, r2
 800b36e:	bf38      	it	cc
 800b370:	2300      	movcc	r3, #0
 800b372:	4423      	add	r3, r4
 800b374:	e015      	b.n	800b3a2 <rshift+0x66>
 800b376:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b37a:	f1c1 0820 	rsb	r8, r1, #32
 800b37e:	f105 0e04 	add.w	lr, r5, #4
 800b382:	46a1      	mov	r9, r4
 800b384:	40cf      	lsrs	r7, r1
 800b386:	4576      	cmp	r6, lr
 800b388:	46f4      	mov	ip, lr
 800b38a:	d815      	bhi.n	800b3b8 <rshift+0x7c>
 800b38c:	1a9a      	subs	r2, r3, r2
 800b38e:	3501      	adds	r5, #1
 800b390:	0092      	lsls	r2, r2, #2
 800b392:	3a04      	subs	r2, #4
 800b394:	42ae      	cmp	r6, r5
 800b396:	bf38      	it	cc
 800b398:	2200      	movcc	r2, #0
 800b39a:	18a3      	adds	r3, r4, r2
 800b39c:	50a7      	str	r7, [r4, r2]
 800b39e:	b107      	cbz	r7, 800b3a2 <rshift+0x66>
 800b3a0:	3304      	adds	r3, #4
 800b3a2:	1b1a      	subs	r2, r3, r4
 800b3a4:	42a3      	cmp	r3, r4
 800b3a6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b3aa:	bf08      	it	eq
 800b3ac:	2300      	moveq	r3, #0
 800b3ae:	6102      	str	r2, [r0, #16]
 800b3b0:	bf08      	it	eq
 800b3b2:	6143      	streq	r3, [r0, #20]
 800b3b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3b8:	f8dc c000 	ldr.w	ip, [ip]
 800b3bc:	fa0c fc08 	lsl.w	ip, ip, r8
 800b3c0:	ea4c 0707 	orr.w	r7, ip, r7
 800b3c4:	f849 7b04 	str.w	r7, [r9], #4
 800b3c8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b3cc:	40cf      	lsrs	r7, r1
 800b3ce:	e7da      	b.n	800b386 <rshift+0x4a>
 800b3d0:	f851 cb04 	ldr.w	ip, [r1], #4
 800b3d4:	f847 cf04 	str.w	ip, [r7, #4]!
 800b3d8:	e7c3      	b.n	800b362 <rshift+0x26>
 800b3da:	4623      	mov	r3, r4
 800b3dc:	e7e1      	b.n	800b3a2 <rshift+0x66>

0800b3de <__hexdig_fun>:
 800b3de:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b3e2:	2b09      	cmp	r3, #9
 800b3e4:	d802      	bhi.n	800b3ec <__hexdig_fun+0xe>
 800b3e6:	3820      	subs	r0, #32
 800b3e8:	b2c0      	uxtb	r0, r0
 800b3ea:	4770      	bx	lr
 800b3ec:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b3f0:	2b05      	cmp	r3, #5
 800b3f2:	d801      	bhi.n	800b3f8 <__hexdig_fun+0x1a>
 800b3f4:	3847      	subs	r0, #71	@ 0x47
 800b3f6:	e7f7      	b.n	800b3e8 <__hexdig_fun+0xa>
 800b3f8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b3fc:	2b05      	cmp	r3, #5
 800b3fe:	d801      	bhi.n	800b404 <__hexdig_fun+0x26>
 800b400:	3827      	subs	r0, #39	@ 0x27
 800b402:	e7f1      	b.n	800b3e8 <__hexdig_fun+0xa>
 800b404:	2000      	movs	r0, #0
 800b406:	4770      	bx	lr

0800b408 <__gethex>:
 800b408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b40c:	b085      	sub	sp, #20
 800b40e:	468a      	mov	sl, r1
 800b410:	4690      	mov	r8, r2
 800b412:	9302      	str	r3, [sp, #8]
 800b414:	680b      	ldr	r3, [r1, #0]
 800b416:	9001      	str	r0, [sp, #4]
 800b418:	1c9c      	adds	r4, r3, #2
 800b41a:	46a1      	mov	r9, r4
 800b41c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b420:	2830      	cmp	r0, #48	@ 0x30
 800b422:	d0fa      	beq.n	800b41a <__gethex+0x12>
 800b424:	eba9 0303 	sub.w	r3, r9, r3
 800b428:	f1a3 0b02 	sub.w	fp, r3, #2
 800b42c:	f7ff ffd7 	bl	800b3de <__hexdig_fun>
 800b430:	4605      	mov	r5, r0
 800b432:	2800      	cmp	r0, #0
 800b434:	d166      	bne.n	800b504 <__gethex+0xfc>
 800b436:	2201      	movs	r2, #1
 800b438:	499e      	ldr	r1, [pc, #632]	@ (800b6b4 <__gethex+0x2ac>)
 800b43a:	4648      	mov	r0, r9
 800b43c:	f7ff feef 	bl	800b21e <strncmp>
 800b440:	4607      	mov	r7, r0
 800b442:	2800      	cmp	r0, #0
 800b444:	d165      	bne.n	800b512 <__gethex+0x10a>
 800b446:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b44a:	4626      	mov	r6, r4
 800b44c:	f7ff ffc7 	bl	800b3de <__hexdig_fun>
 800b450:	2800      	cmp	r0, #0
 800b452:	d060      	beq.n	800b516 <__gethex+0x10e>
 800b454:	4623      	mov	r3, r4
 800b456:	7818      	ldrb	r0, [r3, #0]
 800b458:	4699      	mov	r9, r3
 800b45a:	3301      	adds	r3, #1
 800b45c:	2830      	cmp	r0, #48	@ 0x30
 800b45e:	d0fa      	beq.n	800b456 <__gethex+0x4e>
 800b460:	f7ff ffbd 	bl	800b3de <__hexdig_fun>
 800b464:	fab0 f580 	clz	r5, r0
 800b468:	f04f 0b01 	mov.w	fp, #1
 800b46c:	096d      	lsrs	r5, r5, #5
 800b46e:	464a      	mov	r2, r9
 800b470:	4616      	mov	r6, r2
 800b472:	3201      	adds	r2, #1
 800b474:	7830      	ldrb	r0, [r6, #0]
 800b476:	f7ff ffb2 	bl	800b3de <__hexdig_fun>
 800b47a:	2800      	cmp	r0, #0
 800b47c:	d1f8      	bne.n	800b470 <__gethex+0x68>
 800b47e:	2201      	movs	r2, #1
 800b480:	498c      	ldr	r1, [pc, #560]	@ (800b6b4 <__gethex+0x2ac>)
 800b482:	4630      	mov	r0, r6
 800b484:	f7ff fecb 	bl	800b21e <strncmp>
 800b488:	2800      	cmp	r0, #0
 800b48a:	d13e      	bne.n	800b50a <__gethex+0x102>
 800b48c:	b944      	cbnz	r4, 800b4a0 <__gethex+0x98>
 800b48e:	1c74      	adds	r4, r6, #1
 800b490:	4622      	mov	r2, r4
 800b492:	4616      	mov	r6, r2
 800b494:	3201      	adds	r2, #1
 800b496:	7830      	ldrb	r0, [r6, #0]
 800b498:	f7ff ffa1 	bl	800b3de <__hexdig_fun>
 800b49c:	2800      	cmp	r0, #0
 800b49e:	d1f8      	bne.n	800b492 <__gethex+0x8a>
 800b4a0:	1ba4      	subs	r4, r4, r6
 800b4a2:	00a7      	lsls	r7, r4, #2
 800b4a4:	7833      	ldrb	r3, [r6, #0]
 800b4a6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b4aa:	2b50      	cmp	r3, #80	@ 0x50
 800b4ac:	d13d      	bne.n	800b52a <__gethex+0x122>
 800b4ae:	7873      	ldrb	r3, [r6, #1]
 800b4b0:	2b2b      	cmp	r3, #43	@ 0x2b
 800b4b2:	d032      	beq.n	800b51a <__gethex+0x112>
 800b4b4:	2b2d      	cmp	r3, #45	@ 0x2d
 800b4b6:	d033      	beq.n	800b520 <__gethex+0x118>
 800b4b8:	1c71      	adds	r1, r6, #1
 800b4ba:	2400      	movs	r4, #0
 800b4bc:	7808      	ldrb	r0, [r1, #0]
 800b4be:	f7ff ff8e 	bl	800b3de <__hexdig_fun>
 800b4c2:	1e43      	subs	r3, r0, #1
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	2b18      	cmp	r3, #24
 800b4c8:	d82f      	bhi.n	800b52a <__gethex+0x122>
 800b4ca:	f1a0 0210 	sub.w	r2, r0, #16
 800b4ce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b4d2:	f7ff ff84 	bl	800b3de <__hexdig_fun>
 800b4d6:	f100 3cff 	add.w	ip, r0, #4294967295
 800b4da:	230a      	movs	r3, #10
 800b4dc:	fa5f fc8c 	uxtb.w	ip, ip
 800b4e0:	f1bc 0f18 	cmp.w	ip, #24
 800b4e4:	d91e      	bls.n	800b524 <__gethex+0x11c>
 800b4e6:	b104      	cbz	r4, 800b4ea <__gethex+0xe2>
 800b4e8:	4252      	negs	r2, r2
 800b4ea:	4417      	add	r7, r2
 800b4ec:	f8ca 1000 	str.w	r1, [sl]
 800b4f0:	b1ed      	cbz	r5, 800b52e <__gethex+0x126>
 800b4f2:	f1bb 0f00 	cmp.w	fp, #0
 800b4f6:	bf0c      	ite	eq
 800b4f8:	2506      	moveq	r5, #6
 800b4fa:	2500      	movne	r5, #0
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	b005      	add	sp, #20
 800b500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b504:	2500      	movs	r5, #0
 800b506:	462c      	mov	r4, r5
 800b508:	e7b1      	b.n	800b46e <__gethex+0x66>
 800b50a:	2c00      	cmp	r4, #0
 800b50c:	d1c8      	bne.n	800b4a0 <__gethex+0x98>
 800b50e:	4627      	mov	r7, r4
 800b510:	e7c8      	b.n	800b4a4 <__gethex+0x9c>
 800b512:	464e      	mov	r6, r9
 800b514:	462f      	mov	r7, r5
 800b516:	2501      	movs	r5, #1
 800b518:	e7c4      	b.n	800b4a4 <__gethex+0x9c>
 800b51a:	2400      	movs	r4, #0
 800b51c:	1cb1      	adds	r1, r6, #2
 800b51e:	e7cd      	b.n	800b4bc <__gethex+0xb4>
 800b520:	2401      	movs	r4, #1
 800b522:	e7fb      	b.n	800b51c <__gethex+0x114>
 800b524:	fb03 0002 	mla	r0, r3, r2, r0
 800b528:	e7cf      	b.n	800b4ca <__gethex+0xc2>
 800b52a:	4631      	mov	r1, r6
 800b52c:	e7de      	b.n	800b4ec <__gethex+0xe4>
 800b52e:	eba6 0309 	sub.w	r3, r6, r9
 800b532:	4629      	mov	r1, r5
 800b534:	3b01      	subs	r3, #1
 800b536:	2b07      	cmp	r3, #7
 800b538:	dc0a      	bgt.n	800b550 <__gethex+0x148>
 800b53a:	9801      	ldr	r0, [sp, #4]
 800b53c:	f7fd ff6c 	bl	8009418 <_Balloc>
 800b540:	4604      	mov	r4, r0
 800b542:	b940      	cbnz	r0, 800b556 <__gethex+0x14e>
 800b544:	4b5c      	ldr	r3, [pc, #368]	@ (800b6b8 <__gethex+0x2b0>)
 800b546:	4602      	mov	r2, r0
 800b548:	21e4      	movs	r1, #228	@ 0xe4
 800b54a:	485c      	ldr	r0, [pc, #368]	@ (800b6bc <__gethex+0x2b4>)
 800b54c:	f7ff fec4 	bl	800b2d8 <__assert_func>
 800b550:	3101      	adds	r1, #1
 800b552:	105b      	asrs	r3, r3, #1
 800b554:	e7ef      	b.n	800b536 <__gethex+0x12e>
 800b556:	f100 0a14 	add.w	sl, r0, #20
 800b55a:	2300      	movs	r3, #0
 800b55c:	4655      	mov	r5, sl
 800b55e:	469b      	mov	fp, r3
 800b560:	45b1      	cmp	r9, r6
 800b562:	d337      	bcc.n	800b5d4 <__gethex+0x1cc>
 800b564:	f845 bb04 	str.w	fp, [r5], #4
 800b568:	eba5 050a 	sub.w	r5, r5, sl
 800b56c:	4658      	mov	r0, fp
 800b56e:	10ad      	asrs	r5, r5, #2
 800b570:	6125      	str	r5, [r4, #16]
 800b572:	016d      	lsls	r5, r5, #5
 800b574:	f7fe f844 	bl	8009600 <__hi0bits>
 800b578:	f8d8 6000 	ldr.w	r6, [r8]
 800b57c:	1a2d      	subs	r5, r5, r0
 800b57e:	42b5      	cmp	r5, r6
 800b580:	dd54      	ble.n	800b62c <__gethex+0x224>
 800b582:	1bad      	subs	r5, r5, r6
 800b584:	4620      	mov	r0, r4
 800b586:	4629      	mov	r1, r5
 800b588:	f7fe fbe1 	bl	8009d4e <__any_on>
 800b58c:	4681      	mov	r9, r0
 800b58e:	b178      	cbz	r0, 800b5b0 <__gethex+0x1a8>
 800b590:	1e6b      	subs	r3, r5, #1
 800b592:	f04f 0901 	mov.w	r9, #1
 800b596:	1159      	asrs	r1, r3, #5
 800b598:	f003 021f 	and.w	r2, r3, #31
 800b59c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b5a0:	fa09 f202 	lsl.w	r2, r9, r2
 800b5a4:	420a      	tst	r2, r1
 800b5a6:	d003      	beq.n	800b5b0 <__gethex+0x1a8>
 800b5a8:	454b      	cmp	r3, r9
 800b5aa:	dc36      	bgt.n	800b61a <__gethex+0x212>
 800b5ac:	f04f 0902 	mov.w	r9, #2
 800b5b0:	442f      	add	r7, r5
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	f7ff fec1 	bl	800b33c <rshift>
 800b5ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b5be:	42bb      	cmp	r3, r7
 800b5c0:	da42      	bge.n	800b648 <__gethex+0x240>
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	9801      	ldr	r0, [sp, #4]
 800b5c6:	f7fd ff67 	bl	8009498 <_Bfree>
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5ce:	25a3      	movs	r5, #163	@ 0xa3
 800b5d0:	6013      	str	r3, [r2, #0]
 800b5d2:	e793      	b.n	800b4fc <__gethex+0xf4>
 800b5d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b5d8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b5da:	d012      	beq.n	800b602 <__gethex+0x1fa>
 800b5dc:	2b20      	cmp	r3, #32
 800b5de:	d104      	bne.n	800b5ea <__gethex+0x1e2>
 800b5e0:	f845 bb04 	str.w	fp, [r5], #4
 800b5e4:	f04f 0b00 	mov.w	fp, #0
 800b5e8:	465b      	mov	r3, fp
 800b5ea:	7830      	ldrb	r0, [r6, #0]
 800b5ec:	9303      	str	r3, [sp, #12]
 800b5ee:	f7ff fef6 	bl	800b3de <__hexdig_fun>
 800b5f2:	9b03      	ldr	r3, [sp, #12]
 800b5f4:	f000 000f 	and.w	r0, r0, #15
 800b5f8:	4098      	lsls	r0, r3
 800b5fa:	3304      	adds	r3, #4
 800b5fc:	ea4b 0b00 	orr.w	fp, fp, r0
 800b600:	e7ae      	b.n	800b560 <__gethex+0x158>
 800b602:	45b1      	cmp	r9, r6
 800b604:	d8ea      	bhi.n	800b5dc <__gethex+0x1d4>
 800b606:	2201      	movs	r2, #1
 800b608:	492a      	ldr	r1, [pc, #168]	@ (800b6b4 <__gethex+0x2ac>)
 800b60a:	4630      	mov	r0, r6
 800b60c:	9303      	str	r3, [sp, #12]
 800b60e:	f7ff fe06 	bl	800b21e <strncmp>
 800b612:	9b03      	ldr	r3, [sp, #12]
 800b614:	2800      	cmp	r0, #0
 800b616:	d1e1      	bne.n	800b5dc <__gethex+0x1d4>
 800b618:	e7a2      	b.n	800b560 <__gethex+0x158>
 800b61a:	1ea9      	subs	r1, r5, #2
 800b61c:	4620      	mov	r0, r4
 800b61e:	f7fe fb96 	bl	8009d4e <__any_on>
 800b622:	2800      	cmp	r0, #0
 800b624:	d0c2      	beq.n	800b5ac <__gethex+0x1a4>
 800b626:	f04f 0903 	mov.w	r9, #3
 800b62a:	e7c1      	b.n	800b5b0 <__gethex+0x1a8>
 800b62c:	da09      	bge.n	800b642 <__gethex+0x23a>
 800b62e:	1b75      	subs	r5, r6, r5
 800b630:	4621      	mov	r1, r4
 800b632:	9801      	ldr	r0, [sp, #4]
 800b634:	462a      	mov	r2, r5
 800b636:	1b7f      	subs	r7, r7, r5
 800b638:	f7fe f948 	bl	80098cc <__lshift>
 800b63c:	4604      	mov	r4, r0
 800b63e:	f100 0a14 	add.w	sl, r0, #20
 800b642:	f04f 0900 	mov.w	r9, #0
 800b646:	e7b8      	b.n	800b5ba <__gethex+0x1b2>
 800b648:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b64c:	42bd      	cmp	r5, r7
 800b64e:	dd6f      	ble.n	800b730 <__gethex+0x328>
 800b650:	1bed      	subs	r5, r5, r7
 800b652:	42ae      	cmp	r6, r5
 800b654:	dc34      	bgt.n	800b6c0 <__gethex+0x2b8>
 800b656:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b65a:	2b02      	cmp	r3, #2
 800b65c:	d022      	beq.n	800b6a4 <__gethex+0x29c>
 800b65e:	2b03      	cmp	r3, #3
 800b660:	d024      	beq.n	800b6ac <__gethex+0x2a4>
 800b662:	2b01      	cmp	r3, #1
 800b664:	d115      	bne.n	800b692 <__gethex+0x28a>
 800b666:	42ae      	cmp	r6, r5
 800b668:	d113      	bne.n	800b692 <__gethex+0x28a>
 800b66a:	2e01      	cmp	r6, #1
 800b66c:	d10b      	bne.n	800b686 <__gethex+0x27e>
 800b66e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b672:	2562      	movs	r5, #98	@ 0x62
 800b674:	9a02      	ldr	r2, [sp, #8]
 800b676:	6013      	str	r3, [r2, #0]
 800b678:	2301      	movs	r3, #1
 800b67a:	6123      	str	r3, [r4, #16]
 800b67c:	f8ca 3000 	str.w	r3, [sl]
 800b680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b682:	601c      	str	r4, [r3, #0]
 800b684:	e73a      	b.n	800b4fc <__gethex+0xf4>
 800b686:	1e71      	subs	r1, r6, #1
 800b688:	4620      	mov	r0, r4
 800b68a:	f7fe fb60 	bl	8009d4e <__any_on>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d1ed      	bne.n	800b66e <__gethex+0x266>
 800b692:	4621      	mov	r1, r4
 800b694:	9801      	ldr	r0, [sp, #4]
 800b696:	f7fd feff 	bl	8009498 <_Bfree>
 800b69a:	2300      	movs	r3, #0
 800b69c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b69e:	2550      	movs	r5, #80	@ 0x50
 800b6a0:	6013      	str	r3, [r2, #0]
 800b6a2:	e72b      	b.n	800b4fc <__gethex+0xf4>
 800b6a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d1f3      	bne.n	800b692 <__gethex+0x28a>
 800b6aa:	e7e0      	b.n	800b66e <__gethex+0x266>
 800b6ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d1dd      	bne.n	800b66e <__gethex+0x266>
 800b6b2:	e7ee      	b.n	800b692 <__gethex+0x28a>
 800b6b4:	0800c630 	.word	0x0800c630
 800b6b8:	0800c4c9 	.word	0x0800c4c9
 800b6bc:	0800c7de 	.word	0x0800c7de
 800b6c0:	1e6f      	subs	r7, r5, #1
 800b6c2:	f1b9 0f00 	cmp.w	r9, #0
 800b6c6:	d130      	bne.n	800b72a <__gethex+0x322>
 800b6c8:	b127      	cbz	r7, 800b6d4 <__gethex+0x2cc>
 800b6ca:	4639      	mov	r1, r7
 800b6cc:	4620      	mov	r0, r4
 800b6ce:	f7fe fb3e 	bl	8009d4e <__any_on>
 800b6d2:	4681      	mov	r9, r0
 800b6d4:	117a      	asrs	r2, r7, #5
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	f007 071f 	and.w	r7, r7, #31
 800b6dc:	4629      	mov	r1, r5
 800b6de:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	40bb      	lsls	r3, r7
 800b6e6:	1b76      	subs	r6, r6, r5
 800b6e8:	2502      	movs	r5, #2
 800b6ea:	4213      	tst	r3, r2
 800b6ec:	bf18      	it	ne
 800b6ee:	f049 0902 	orrne.w	r9, r9, #2
 800b6f2:	f7ff fe23 	bl	800b33c <rshift>
 800b6f6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b6fa:	f1b9 0f00 	cmp.w	r9, #0
 800b6fe:	d047      	beq.n	800b790 <__gethex+0x388>
 800b700:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b704:	2b02      	cmp	r3, #2
 800b706:	d015      	beq.n	800b734 <__gethex+0x32c>
 800b708:	2b03      	cmp	r3, #3
 800b70a:	d017      	beq.n	800b73c <__gethex+0x334>
 800b70c:	2b01      	cmp	r3, #1
 800b70e:	d109      	bne.n	800b724 <__gethex+0x31c>
 800b710:	f019 0f02 	tst.w	r9, #2
 800b714:	d006      	beq.n	800b724 <__gethex+0x31c>
 800b716:	f8da 3000 	ldr.w	r3, [sl]
 800b71a:	ea49 0903 	orr.w	r9, r9, r3
 800b71e:	f019 0f01 	tst.w	r9, #1
 800b722:	d10e      	bne.n	800b742 <__gethex+0x33a>
 800b724:	f045 0510 	orr.w	r5, r5, #16
 800b728:	e032      	b.n	800b790 <__gethex+0x388>
 800b72a:	f04f 0901 	mov.w	r9, #1
 800b72e:	e7d1      	b.n	800b6d4 <__gethex+0x2cc>
 800b730:	2501      	movs	r5, #1
 800b732:	e7e2      	b.n	800b6fa <__gethex+0x2f2>
 800b734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b736:	f1c3 0301 	rsb	r3, r3, #1
 800b73a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b73c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d0f0      	beq.n	800b724 <__gethex+0x31c>
 800b742:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b746:	f104 0314 	add.w	r3, r4, #20
 800b74a:	f04f 0c00 	mov.w	ip, #0
 800b74e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b752:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b756:	4618      	mov	r0, r3
 800b758:	f853 2b04 	ldr.w	r2, [r3], #4
 800b75c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b760:	d01b      	beq.n	800b79a <__gethex+0x392>
 800b762:	3201      	adds	r2, #1
 800b764:	6002      	str	r2, [r0, #0]
 800b766:	2d02      	cmp	r5, #2
 800b768:	f104 0314 	add.w	r3, r4, #20
 800b76c:	d13c      	bne.n	800b7e8 <__gethex+0x3e0>
 800b76e:	f8d8 2000 	ldr.w	r2, [r8]
 800b772:	3a01      	subs	r2, #1
 800b774:	42b2      	cmp	r2, r6
 800b776:	d109      	bne.n	800b78c <__gethex+0x384>
 800b778:	1171      	asrs	r1, r6, #5
 800b77a:	2201      	movs	r2, #1
 800b77c:	f006 061f 	and.w	r6, r6, #31
 800b780:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b784:	fa02 f606 	lsl.w	r6, r2, r6
 800b788:	421e      	tst	r6, r3
 800b78a:	d13a      	bne.n	800b802 <__gethex+0x3fa>
 800b78c:	f045 0520 	orr.w	r5, r5, #32
 800b790:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b792:	601c      	str	r4, [r3, #0]
 800b794:	9b02      	ldr	r3, [sp, #8]
 800b796:	601f      	str	r7, [r3, #0]
 800b798:	e6b0      	b.n	800b4fc <__gethex+0xf4>
 800b79a:	4299      	cmp	r1, r3
 800b79c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b7a0:	d8d9      	bhi.n	800b756 <__gethex+0x34e>
 800b7a2:	68a3      	ldr	r3, [r4, #8]
 800b7a4:	459b      	cmp	fp, r3
 800b7a6:	db17      	blt.n	800b7d8 <__gethex+0x3d0>
 800b7a8:	6861      	ldr	r1, [r4, #4]
 800b7aa:	9801      	ldr	r0, [sp, #4]
 800b7ac:	3101      	adds	r1, #1
 800b7ae:	f7fd fe33 	bl	8009418 <_Balloc>
 800b7b2:	4681      	mov	r9, r0
 800b7b4:	b918      	cbnz	r0, 800b7be <__gethex+0x3b6>
 800b7b6:	4b1a      	ldr	r3, [pc, #104]	@ (800b820 <__gethex+0x418>)
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	2184      	movs	r1, #132	@ 0x84
 800b7bc:	e6c5      	b.n	800b54a <__gethex+0x142>
 800b7be:	6922      	ldr	r2, [r4, #16]
 800b7c0:	f104 010c 	add.w	r1, r4, #12
 800b7c4:	300c      	adds	r0, #12
 800b7c6:	3202      	adds	r2, #2
 800b7c8:	0092      	lsls	r2, r2, #2
 800b7ca:	f7ff fd6d 	bl	800b2a8 <memcpy>
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	464c      	mov	r4, r9
 800b7d2:	9801      	ldr	r0, [sp, #4]
 800b7d4:	f7fd fe60 	bl	8009498 <_Bfree>
 800b7d8:	6923      	ldr	r3, [r4, #16]
 800b7da:	1c5a      	adds	r2, r3, #1
 800b7dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7e0:	6122      	str	r2, [r4, #16]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	615a      	str	r2, [r3, #20]
 800b7e6:	e7be      	b.n	800b766 <__gethex+0x35e>
 800b7e8:	6922      	ldr	r2, [r4, #16]
 800b7ea:	455a      	cmp	r2, fp
 800b7ec:	dd0b      	ble.n	800b806 <__gethex+0x3fe>
 800b7ee:	2101      	movs	r1, #1
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f7ff fda3 	bl	800b33c <rshift>
 800b7f6:	3701      	adds	r7, #1
 800b7f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7fc:	42bb      	cmp	r3, r7
 800b7fe:	f6ff aee0 	blt.w	800b5c2 <__gethex+0x1ba>
 800b802:	2501      	movs	r5, #1
 800b804:	e7c2      	b.n	800b78c <__gethex+0x384>
 800b806:	f016 061f 	ands.w	r6, r6, #31
 800b80a:	d0fa      	beq.n	800b802 <__gethex+0x3fa>
 800b80c:	4453      	add	r3, sl
 800b80e:	f1c6 0620 	rsb	r6, r6, #32
 800b812:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b816:	f7fd fef3 	bl	8009600 <__hi0bits>
 800b81a:	42b0      	cmp	r0, r6
 800b81c:	dbe7      	blt.n	800b7ee <__gethex+0x3e6>
 800b81e:	e7f0      	b.n	800b802 <__gethex+0x3fa>
 800b820:	0800c4c9 	.word	0x0800c4c9

0800b824 <L_shift>:
 800b824:	f1c2 0208 	rsb	r2, r2, #8
 800b828:	0092      	lsls	r2, r2, #2
 800b82a:	b570      	push	{r4, r5, r6, lr}
 800b82c:	f1c2 0620 	rsb	r6, r2, #32
 800b830:	6843      	ldr	r3, [r0, #4]
 800b832:	6804      	ldr	r4, [r0, #0]
 800b834:	fa03 f506 	lsl.w	r5, r3, r6
 800b838:	40d3      	lsrs	r3, r2
 800b83a:	432c      	orrs	r4, r5
 800b83c:	6004      	str	r4, [r0, #0]
 800b83e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b842:	4288      	cmp	r0, r1
 800b844:	d3f4      	bcc.n	800b830 <L_shift+0xc>
 800b846:	bd70      	pop	{r4, r5, r6, pc}

0800b848 <__match>:
 800b848:	6803      	ldr	r3, [r0, #0]
 800b84a:	3301      	adds	r3, #1
 800b84c:	b530      	push	{r4, r5, lr}
 800b84e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b852:	b914      	cbnz	r4, 800b85a <__match+0x12>
 800b854:	6003      	str	r3, [r0, #0]
 800b856:	2001      	movs	r0, #1
 800b858:	bd30      	pop	{r4, r5, pc}
 800b85a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b85e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b862:	2d19      	cmp	r5, #25
 800b864:	bf98      	it	ls
 800b866:	3220      	addls	r2, #32
 800b868:	42a2      	cmp	r2, r4
 800b86a:	d0f0      	beq.n	800b84e <__match+0x6>
 800b86c:	2000      	movs	r0, #0
 800b86e:	e7f3      	b.n	800b858 <__match+0x10>

0800b870 <__hexnan>:
 800b870:	680b      	ldr	r3, [r1, #0]
 800b872:	6801      	ldr	r1, [r0, #0]
 800b874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b878:	115e      	asrs	r6, r3, #5
 800b87a:	f013 031f 	ands.w	r3, r3, #31
 800b87e:	f04f 0500 	mov.w	r5, #0
 800b882:	b087      	sub	sp, #28
 800b884:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b888:	4682      	mov	sl, r0
 800b88a:	4690      	mov	r8, r2
 800b88c:	46ab      	mov	fp, r5
 800b88e:	bf18      	it	ne
 800b890:	3604      	addne	r6, #4
 800b892:	9301      	str	r3, [sp, #4]
 800b894:	9502      	str	r5, [sp, #8]
 800b896:	1f37      	subs	r7, r6, #4
 800b898:	f846 5c04 	str.w	r5, [r6, #-4]
 800b89c:	46b9      	mov	r9, r7
 800b89e:	463c      	mov	r4, r7
 800b8a0:	1c4b      	adds	r3, r1, #1
 800b8a2:	784a      	ldrb	r2, [r1, #1]
 800b8a4:	9303      	str	r3, [sp, #12]
 800b8a6:	b342      	cbz	r2, 800b8fa <__hexnan+0x8a>
 800b8a8:	4610      	mov	r0, r2
 800b8aa:	9105      	str	r1, [sp, #20]
 800b8ac:	9204      	str	r2, [sp, #16]
 800b8ae:	f7ff fd96 	bl	800b3de <__hexdig_fun>
 800b8b2:	2800      	cmp	r0, #0
 800b8b4:	d151      	bne.n	800b95a <__hexnan+0xea>
 800b8b6:	9a04      	ldr	r2, [sp, #16]
 800b8b8:	9905      	ldr	r1, [sp, #20]
 800b8ba:	2a20      	cmp	r2, #32
 800b8bc:	d818      	bhi.n	800b8f0 <__hexnan+0x80>
 800b8be:	9b02      	ldr	r3, [sp, #8]
 800b8c0:	459b      	cmp	fp, r3
 800b8c2:	dd13      	ble.n	800b8ec <__hexnan+0x7c>
 800b8c4:	454c      	cmp	r4, r9
 800b8c6:	d206      	bcs.n	800b8d6 <__hexnan+0x66>
 800b8c8:	2d07      	cmp	r5, #7
 800b8ca:	dc04      	bgt.n	800b8d6 <__hexnan+0x66>
 800b8cc:	462a      	mov	r2, r5
 800b8ce:	4649      	mov	r1, r9
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	f7ff ffa7 	bl	800b824 <L_shift>
 800b8d6:	4544      	cmp	r4, r8
 800b8d8:	d951      	bls.n	800b97e <__hexnan+0x10e>
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f1a4 0904 	sub.w	r9, r4, #4
 800b8e0:	f8cd b008 	str.w	fp, [sp, #8]
 800b8e4:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8e8:	461d      	mov	r5, r3
 800b8ea:	464c      	mov	r4, r9
 800b8ec:	9903      	ldr	r1, [sp, #12]
 800b8ee:	e7d7      	b.n	800b8a0 <__hexnan+0x30>
 800b8f0:	2a29      	cmp	r2, #41	@ 0x29
 800b8f2:	d156      	bne.n	800b9a2 <__hexnan+0x132>
 800b8f4:	3102      	adds	r1, #2
 800b8f6:	f8ca 1000 	str.w	r1, [sl]
 800b8fa:	f1bb 0f00 	cmp.w	fp, #0
 800b8fe:	d050      	beq.n	800b9a2 <__hexnan+0x132>
 800b900:	454c      	cmp	r4, r9
 800b902:	d206      	bcs.n	800b912 <__hexnan+0xa2>
 800b904:	2d07      	cmp	r5, #7
 800b906:	dc04      	bgt.n	800b912 <__hexnan+0xa2>
 800b908:	462a      	mov	r2, r5
 800b90a:	4649      	mov	r1, r9
 800b90c:	4620      	mov	r0, r4
 800b90e:	f7ff ff89 	bl	800b824 <L_shift>
 800b912:	4544      	cmp	r4, r8
 800b914:	d935      	bls.n	800b982 <__hexnan+0x112>
 800b916:	f1a8 0204 	sub.w	r2, r8, #4
 800b91a:	4623      	mov	r3, r4
 800b91c:	f853 1b04 	ldr.w	r1, [r3], #4
 800b920:	429f      	cmp	r7, r3
 800b922:	f842 1f04 	str.w	r1, [r2, #4]!
 800b926:	d2f9      	bcs.n	800b91c <__hexnan+0xac>
 800b928:	1b3b      	subs	r3, r7, r4
 800b92a:	3e03      	subs	r6, #3
 800b92c:	3401      	adds	r4, #1
 800b92e:	2200      	movs	r2, #0
 800b930:	f023 0303 	bic.w	r3, r3, #3
 800b934:	3304      	adds	r3, #4
 800b936:	42b4      	cmp	r4, r6
 800b938:	bf88      	it	hi
 800b93a:	2304      	movhi	r3, #4
 800b93c:	4443      	add	r3, r8
 800b93e:	f843 2b04 	str.w	r2, [r3], #4
 800b942:	429f      	cmp	r7, r3
 800b944:	d2fb      	bcs.n	800b93e <__hexnan+0xce>
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	b91b      	cbnz	r3, 800b952 <__hexnan+0xe2>
 800b94a:	4547      	cmp	r7, r8
 800b94c:	d127      	bne.n	800b99e <__hexnan+0x12e>
 800b94e:	2301      	movs	r3, #1
 800b950:	603b      	str	r3, [r7, #0]
 800b952:	2005      	movs	r0, #5
 800b954:	b007      	add	sp, #28
 800b956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b95a:	3501      	adds	r5, #1
 800b95c:	f10b 0b01 	add.w	fp, fp, #1
 800b960:	2d08      	cmp	r5, #8
 800b962:	dd05      	ble.n	800b970 <__hexnan+0x100>
 800b964:	4544      	cmp	r4, r8
 800b966:	d9c1      	bls.n	800b8ec <__hexnan+0x7c>
 800b968:	2300      	movs	r3, #0
 800b96a:	3c04      	subs	r4, #4
 800b96c:	2501      	movs	r5, #1
 800b96e:	6023      	str	r3, [r4, #0]
 800b970:	6822      	ldr	r2, [r4, #0]
 800b972:	f000 000f 	and.w	r0, r0, #15
 800b976:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b97a:	6020      	str	r0, [r4, #0]
 800b97c:	e7b6      	b.n	800b8ec <__hexnan+0x7c>
 800b97e:	2508      	movs	r5, #8
 800b980:	e7b4      	b.n	800b8ec <__hexnan+0x7c>
 800b982:	9b01      	ldr	r3, [sp, #4]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d0de      	beq.n	800b946 <__hexnan+0xd6>
 800b988:	f1c3 0320 	rsb	r3, r3, #32
 800b98c:	f04f 32ff 	mov.w	r2, #4294967295
 800b990:	40da      	lsrs	r2, r3
 800b992:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b996:	4013      	ands	r3, r2
 800b998:	f846 3c04 	str.w	r3, [r6, #-4]
 800b99c:	e7d3      	b.n	800b946 <__hexnan+0xd6>
 800b99e:	3f04      	subs	r7, #4
 800b9a0:	e7d1      	b.n	800b946 <__hexnan+0xd6>
 800b9a2:	2004      	movs	r0, #4
 800b9a4:	e7d6      	b.n	800b954 <__hexnan+0xe4>

0800b9a6 <__ascii_mbtowc>:
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	b901      	cbnz	r1, 800b9ac <__ascii_mbtowc+0x6>
 800b9aa:	a901      	add	r1, sp, #4
 800b9ac:	b142      	cbz	r2, 800b9c0 <__ascii_mbtowc+0x1a>
 800b9ae:	b14b      	cbz	r3, 800b9c4 <__ascii_mbtowc+0x1e>
 800b9b0:	7813      	ldrb	r3, [r2, #0]
 800b9b2:	600b      	str	r3, [r1, #0]
 800b9b4:	7812      	ldrb	r2, [r2, #0]
 800b9b6:	1e10      	subs	r0, r2, #0
 800b9b8:	bf18      	it	ne
 800b9ba:	2001      	movne	r0, #1
 800b9bc:	b002      	add	sp, #8
 800b9be:	4770      	bx	lr
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	e7fb      	b.n	800b9bc <__ascii_mbtowc+0x16>
 800b9c4:	f06f 0001 	mvn.w	r0, #1
 800b9c8:	e7f8      	b.n	800b9bc <__ascii_mbtowc+0x16>

0800b9ca <_realloc_r>:
 800b9ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ce:	4680      	mov	r8, r0
 800b9d0:	4615      	mov	r5, r2
 800b9d2:	460c      	mov	r4, r1
 800b9d4:	b921      	cbnz	r1, 800b9e0 <_realloc_r+0x16>
 800b9d6:	4611      	mov	r1, r2
 800b9d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9dc:	f7fd bc90 	b.w	8009300 <_malloc_r>
 800b9e0:	b92a      	cbnz	r2, 800b9ee <_realloc_r+0x24>
 800b9e2:	f7fd fc19 	bl	8009218 <_free_r>
 800b9e6:	2400      	movs	r4, #0
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9ee:	f000 f840 	bl	800ba72 <_malloc_usable_size_r>
 800b9f2:	4285      	cmp	r5, r0
 800b9f4:	4606      	mov	r6, r0
 800b9f6:	d802      	bhi.n	800b9fe <_realloc_r+0x34>
 800b9f8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b9fc:	d8f4      	bhi.n	800b9e8 <_realloc_r+0x1e>
 800b9fe:	4629      	mov	r1, r5
 800ba00:	4640      	mov	r0, r8
 800ba02:	f7fd fc7d 	bl	8009300 <_malloc_r>
 800ba06:	4607      	mov	r7, r0
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	d0ec      	beq.n	800b9e6 <_realloc_r+0x1c>
 800ba0c:	42b5      	cmp	r5, r6
 800ba0e:	462a      	mov	r2, r5
 800ba10:	4621      	mov	r1, r4
 800ba12:	bf28      	it	cs
 800ba14:	4632      	movcs	r2, r6
 800ba16:	f7ff fc47 	bl	800b2a8 <memcpy>
 800ba1a:	4621      	mov	r1, r4
 800ba1c:	4640      	mov	r0, r8
 800ba1e:	463c      	mov	r4, r7
 800ba20:	f7fd fbfa 	bl	8009218 <_free_r>
 800ba24:	e7e0      	b.n	800b9e8 <_realloc_r+0x1e>

0800ba26 <__ascii_wctomb>:
 800ba26:	4603      	mov	r3, r0
 800ba28:	4608      	mov	r0, r1
 800ba2a:	b141      	cbz	r1, 800ba3e <__ascii_wctomb+0x18>
 800ba2c:	2aff      	cmp	r2, #255	@ 0xff
 800ba2e:	d904      	bls.n	800ba3a <__ascii_wctomb+0x14>
 800ba30:	228a      	movs	r2, #138	@ 0x8a
 800ba32:	f04f 30ff 	mov.w	r0, #4294967295
 800ba36:	601a      	str	r2, [r3, #0]
 800ba38:	4770      	bx	lr
 800ba3a:	2001      	movs	r0, #1
 800ba3c:	700a      	strb	r2, [r1, #0]
 800ba3e:	4770      	bx	lr

0800ba40 <fiprintf>:
 800ba40:	b40e      	push	{r1, r2, r3}
 800ba42:	b503      	push	{r0, r1, lr}
 800ba44:	ab03      	add	r3, sp, #12
 800ba46:	4601      	mov	r1, r0
 800ba48:	4805      	ldr	r0, [pc, #20]	@ (800ba60 <fiprintf+0x20>)
 800ba4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba4e:	6800      	ldr	r0, [r0, #0]
 800ba50:	9301      	str	r3, [sp, #4]
 800ba52:	f7ff f9a5 	bl	800ada0 <_vfiprintf_r>
 800ba56:	b002      	add	sp, #8
 800ba58:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba5c:	b003      	add	sp, #12
 800ba5e:	4770      	bx	lr
 800ba60:	2000001c 	.word	0x2000001c

0800ba64 <abort>:
 800ba64:	2006      	movs	r0, #6
 800ba66:	b508      	push	{r3, lr}
 800ba68:	f000 f834 	bl	800bad4 <raise>
 800ba6c:	2001      	movs	r0, #1
 800ba6e:	f7f6 f9fa 	bl	8001e66 <_exit>

0800ba72 <_malloc_usable_size_r>:
 800ba72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba76:	1f18      	subs	r0, r3, #4
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	bfbc      	itt	lt
 800ba7c:	580b      	ldrlt	r3, [r1, r0]
 800ba7e:	18c0      	addlt	r0, r0, r3
 800ba80:	4770      	bx	lr

0800ba82 <_raise_r>:
 800ba82:	291f      	cmp	r1, #31
 800ba84:	b538      	push	{r3, r4, r5, lr}
 800ba86:	4605      	mov	r5, r0
 800ba88:	460c      	mov	r4, r1
 800ba8a:	d904      	bls.n	800ba96 <_raise_r+0x14>
 800ba8c:	2316      	movs	r3, #22
 800ba8e:	6003      	str	r3, [r0, #0]
 800ba90:	f04f 30ff 	mov.w	r0, #4294967295
 800ba94:	bd38      	pop	{r3, r4, r5, pc}
 800ba96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba98:	b112      	cbz	r2, 800baa0 <_raise_r+0x1e>
 800ba9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba9e:	b94b      	cbnz	r3, 800bab4 <_raise_r+0x32>
 800baa0:	4628      	mov	r0, r5
 800baa2:	f000 f831 	bl	800bb08 <_getpid_r>
 800baa6:	4622      	mov	r2, r4
 800baa8:	4601      	mov	r1, r0
 800baaa:	4628      	mov	r0, r5
 800baac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bab0:	f000 b818 	b.w	800bae4 <_kill_r>
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d00a      	beq.n	800bace <_raise_r+0x4c>
 800bab8:	1c59      	adds	r1, r3, #1
 800baba:	d103      	bne.n	800bac4 <_raise_r+0x42>
 800babc:	2316      	movs	r3, #22
 800babe:	6003      	str	r3, [r0, #0]
 800bac0:	2001      	movs	r0, #1
 800bac2:	e7e7      	b.n	800ba94 <_raise_r+0x12>
 800bac4:	2100      	movs	r1, #0
 800bac6:	4620      	mov	r0, r4
 800bac8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bacc:	4798      	blx	r3
 800bace:	2000      	movs	r0, #0
 800bad0:	e7e0      	b.n	800ba94 <_raise_r+0x12>
	...

0800bad4 <raise>:
 800bad4:	4b02      	ldr	r3, [pc, #8]	@ (800bae0 <raise+0xc>)
 800bad6:	4601      	mov	r1, r0
 800bad8:	6818      	ldr	r0, [r3, #0]
 800bada:	f7ff bfd2 	b.w	800ba82 <_raise_r>
 800bade:	bf00      	nop
 800bae0:	2000001c 	.word	0x2000001c

0800bae4 <_kill_r>:
 800bae4:	b538      	push	{r3, r4, r5, lr}
 800bae6:	2300      	movs	r3, #0
 800bae8:	4d06      	ldr	r5, [pc, #24]	@ (800bb04 <_kill_r+0x20>)
 800baea:	4604      	mov	r4, r0
 800baec:	4608      	mov	r0, r1
 800baee:	4611      	mov	r1, r2
 800baf0:	602b      	str	r3, [r5, #0]
 800baf2:	f7f6 f9a8 	bl	8001e46 <_kill>
 800baf6:	1c43      	adds	r3, r0, #1
 800baf8:	d102      	bne.n	800bb00 <_kill_r+0x1c>
 800bafa:	682b      	ldr	r3, [r5, #0]
 800bafc:	b103      	cbz	r3, 800bb00 <_kill_r+0x1c>
 800bafe:	6023      	str	r3, [r4, #0]
 800bb00:	bd38      	pop	{r3, r4, r5, pc}
 800bb02:	bf00      	nop
 800bb04:	20000608 	.word	0x20000608

0800bb08 <_getpid_r>:
 800bb08:	f7f6 b995 	b.w	8001e36 <_getpid>

0800bb0c <atan2>:
 800bb0c:	f000 b90c 	b.w	800bd28 <__ieee754_atan2>

0800bb10 <sqrt>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	ec55 4b10 	vmov	r4, r5, d0
 800bb16:	ed2d 8b02 	vpush	{d8}
 800bb1a:	f000 f825 	bl	800bb68 <__ieee754_sqrt>
 800bb1e:	4622      	mov	r2, r4
 800bb20:	462b      	mov	r3, r5
 800bb22:	4620      	mov	r0, r4
 800bb24:	4629      	mov	r1, r5
 800bb26:	eeb0 8a40 	vmov.f32	s16, s0
 800bb2a:	eef0 8a60 	vmov.f32	s17, s1
 800bb2e:	f7f5 f811 	bl	8000b54 <__aeabi_dcmpun>
 800bb32:	b990      	cbnz	r0, 800bb5a <sqrt+0x4a>
 800bb34:	2200      	movs	r2, #0
 800bb36:	2300      	movs	r3, #0
 800bb38:	4620      	mov	r0, r4
 800bb3a:	4629      	mov	r1, r5
 800bb3c:	f7f4 ffe2 	bl	8000b04 <__aeabi_dcmplt>
 800bb40:	b158      	cbz	r0, 800bb5a <sqrt+0x4a>
 800bb42:	f7fc fcd5 	bl	80084f0 <__errno>
 800bb46:	2321      	movs	r3, #33	@ 0x21
 800bb48:	2200      	movs	r2, #0
 800bb4a:	6003      	str	r3, [r0, #0]
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	4610      	mov	r0, r2
 800bb50:	4619      	mov	r1, r3
 800bb52:	f7f4 fe8f 	bl	8000874 <__aeabi_ddiv>
 800bb56:	ec41 0b18 	vmov	d8, r0, r1
 800bb5a:	eeb0 0a48 	vmov.f32	s0, s16
 800bb5e:	eef0 0a68 	vmov.f32	s1, s17
 800bb62:	ecbd 8b02 	vpop	{d8}
 800bb66:	bd38      	pop	{r3, r4, r5, pc}

0800bb68 <__ieee754_sqrt>:
 800bb68:	4a6b      	ldr	r2, [pc, #428]	@ (800bd18 <__ieee754_sqrt+0x1b0>)
 800bb6a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6e:	ec55 4b10 	vmov	r4, r5, d0
 800bb72:	43aa      	bics	r2, r5
 800bb74:	462b      	mov	r3, r5
 800bb76:	4621      	mov	r1, r4
 800bb78:	d110      	bne.n	800bb9c <__ieee754_sqrt+0x34>
 800bb7a:	4622      	mov	r2, r4
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	4629      	mov	r1, r5
 800bb80:	f7f4 fd4e 	bl	8000620 <__aeabi_dmul>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	f7f4 fb92 	bl	80002b4 <__adddf3>
 800bb90:	4604      	mov	r4, r0
 800bb92:	460d      	mov	r5, r1
 800bb94:	ec45 4b10 	vmov	d0, r4, r5
 800bb98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9c:	2d00      	cmp	r5, #0
 800bb9e:	dc0e      	bgt.n	800bbbe <__ieee754_sqrt+0x56>
 800bba0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800bba4:	4322      	orrs	r2, r4
 800bba6:	d0f5      	beq.n	800bb94 <__ieee754_sqrt+0x2c>
 800bba8:	b19d      	cbz	r5, 800bbd2 <__ieee754_sqrt+0x6a>
 800bbaa:	4622      	mov	r2, r4
 800bbac:	4620      	mov	r0, r4
 800bbae:	4629      	mov	r1, r5
 800bbb0:	f7f4 fb7e 	bl	80002b0 <__aeabi_dsub>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	460b      	mov	r3, r1
 800bbb8:	f7f4 fe5c 	bl	8000874 <__aeabi_ddiv>
 800bbbc:	e7e8      	b.n	800bb90 <__ieee754_sqrt+0x28>
 800bbbe:	152a      	asrs	r2, r5, #20
 800bbc0:	d115      	bne.n	800bbee <__ieee754_sqrt+0x86>
 800bbc2:	2000      	movs	r0, #0
 800bbc4:	e009      	b.n	800bbda <__ieee754_sqrt+0x72>
 800bbc6:	0acb      	lsrs	r3, r1, #11
 800bbc8:	3a15      	subs	r2, #21
 800bbca:	0549      	lsls	r1, r1, #21
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d0fa      	beq.n	800bbc6 <__ieee754_sqrt+0x5e>
 800bbd0:	e7f7      	b.n	800bbc2 <__ieee754_sqrt+0x5a>
 800bbd2:	462a      	mov	r2, r5
 800bbd4:	e7fa      	b.n	800bbcc <__ieee754_sqrt+0x64>
 800bbd6:	005b      	lsls	r3, r3, #1
 800bbd8:	3001      	adds	r0, #1
 800bbda:	02dc      	lsls	r4, r3, #11
 800bbdc:	d5fb      	bpl.n	800bbd6 <__ieee754_sqrt+0x6e>
 800bbde:	1e44      	subs	r4, r0, #1
 800bbe0:	1b12      	subs	r2, r2, r4
 800bbe2:	f1c0 0420 	rsb	r4, r0, #32
 800bbe6:	fa21 f404 	lsr.w	r4, r1, r4
 800bbea:	4081      	lsls	r1, r0
 800bbec:	4323      	orrs	r3, r4
 800bbee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbf2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800bbf6:	07d2      	lsls	r2, r2, #31
 800bbf8:	f04f 0600 	mov.w	r6, #0
 800bbfc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc00:	ea4f 0565 	mov.w	r5, r5, asr #1
 800bc04:	f04f 0016 	mov.w	r0, #22
 800bc08:	4632      	mov	r2, r6
 800bc0a:	bf58      	it	pl
 800bc0c:	005b      	lslpl	r3, r3, #1
 800bc0e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800bc12:	bf5c      	itt	pl
 800bc14:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800bc18:	0049      	lslpl	r1, r1, #1
 800bc1a:	005b      	lsls	r3, r3, #1
 800bc1c:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800bc20:	0049      	lsls	r1, r1, #1
 800bc22:	1917      	adds	r7, r2, r4
 800bc24:	429f      	cmp	r7, r3
 800bc26:	bfde      	ittt	le
 800bc28:	193a      	addle	r2, r7, r4
 800bc2a:	1bdb      	suble	r3, r3, r7
 800bc2c:	1936      	addle	r6, r6, r4
 800bc2e:	0fcf      	lsrs	r7, r1, #31
 800bc30:	3801      	subs	r0, #1
 800bc32:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bc36:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800bc3a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800bc3e:	d1f0      	bne.n	800bc22 <__ieee754_sqrt+0xba>
 800bc40:	4604      	mov	r4, r0
 800bc42:	2720      	movs	r7, #32
 800bc44:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	eb00 0e0c 	add.w	lr, r0, ip
 800bc4e:	db02      	blt.n	800bc56 <__ieee754_sqrt+0xee>
 800bc50:	d113      	bne.n	800bc7a <__ieee754_sqrt+0x112>
 800bc52:	458e      	cmp	lr, r1
 800bc54:	d811      	bhi.n	800bc7a <__ieee754_sqrt+0x112>
 800bc56:	f1be 0f00 	cmp.w	lr, #0
 800bc5a:	eb0e 000c 	add.w	r0, lr, ip
 800bc5e:	da43      	bge.n	800bce8 <__ieee754_sqrt+0x180>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	db41      	blt.n	800bce8 <__ieee754_sqrt+0x180>
 800bc64:	f102 0801 	add.w	r8, r2, #1
 800bc68:	1a9b      	subs	r3, r3, r2
 800bc6a:	458e      	cmp	lr, r1
 800bc6c:	4464      	add	r4, ip
 800bc6e:	eba1 010e 	sub.w	r1, r1, lr
 800bc72:	bf88      	it	hi
 800bc74:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bc78:	4642      	mov	r2, r8
 800bc7a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800bc7e:	3f01      	subs	r7, #1
 800bc80:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bc84:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800bc88:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800bc8c:	d1dc      	bne.n	800bc48 <__ieee754_sqrt+0xe0>
 800bc8e:	4319      	orrs	r1, r3
 800bc90:	d01b      	beq.n	800bcca <__ieee754_sqrt+0x162>
 800bc92:	f8df a088 	ldr.w	sl, [pc, #136]	@ 800bd1c <__ieee754_sqrt+0x1b4>
 800bc96:	f8df b088 	ldr.w	fp, [pc, #136]	@ 800bd20 <__ieee754_sqrt+0x1b8>
 800bc9a:	e9da 0100 	ldrd	r0, r1, [sl]
 800bc9e:	e9db 2300 	ldrd	r2, r3, [fp]
 800bca2:	e9da 8900 	ldrd	r8, r9, [sl]
 800bca6:	f7f4 fb03 	bl	80002b0 <__aeabi_dsub>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	460b      	mov	r3, r1
 800bcae:	4640      	mov	r0, r8
 800bcb0:	4649      	mov	r1, r9
 800bcb2:	f7f4 ff31 	bl	8000b18 <__aeabi_dcmple>
 800bcb6:	b140      	cbz	r0, 800bcca <__ieee754_sqrt+0x162>
 800bcb8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800bcbc:	e9da 0100 	ldrd	r0, r1, [sl]
 800bcc0:	e9db 2300 	ldrd	r2, r3, [fp]
 800bcc4:	d112      	bne.n	800bcec <__ieee754_sqrt+0x184>
 800bcc6:	3601      	adds	r6, #1
 800bcc8:	463c      	mov	r4, r7
 800bcca:	1072      	asrs	r2, r6, #1
 800bccc:	07f1      	lsls	r1, r6, #31
 800bcce:	ea4f 0354 	mov.w	r3, r4, lsr #1
 800bcd2:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800bcd6:	bf48      	it	mi
 800bcd8:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800bcdc:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800bce0:	4618      	mov	r0, r3
 800bce2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800bce6:	e753      	b.n	800bb90 <__ieee754_sqrt+0x28>
 800bce8:	4690      	mov	r8, r2
 800bcea:	e7bd      	b.n	800bc68 <__ieee754_sqrt+0x100>
 800bcec:	e9da 8900 	ldrd	r8, r9, [sl]
 800bcf0:	f7f4 fae0 	bl	80002b4 <__adddf3>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4649      	mov	r1, r9
 800bcfc:	f7f4 ff02 	bl	8000b04 <__aeabi_dcmplt>
 800bd00:	b128      	cbz	r0, 800bd0e <__ieee754_sqrt+0x1a6>
 800bd02:	1ca0      	adds	r0, r4, #2
 800bd04:	f104 0402 	add.w	r4, r4, #2
 800bd08:	bf08      	it	eq
 800bd0a:	3601      	addeq	r6, #1
 800bd0c:	e7dd      	b.n	800bcca <__ieee754_sqrt+0x162>
 800bd0e:	1c63      	adds	r3, r4, #1
 800bd10:	f023 0401 	bic.w	r4, r3, #1
 800bd14:	e7d9      	b.n	800bcca <__ieee754_sqrt+0x162>
 800bd16:	bf00      	nop
 800bd18:	7ff00000 	.word	0x7ff00000
 800bd1c:	200001e0 	.word	0x200001e0
 800bd20:	200001d8 	.word	0x200001d8
 800bd24:	00000000 	.word	0x00000000

0800bd28 <__ieee754_atan2>:
 800bd28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd2c:	ec57 6b11 	vmov	r6, r7, d1
 800bd30:	4273      	negs	r3, r6
 800bd32:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800bd36:	f8df 8178 	ldr.w	r8, [pc, #376]	@ 800beb0 <__ieee754_atan2+0x188>
 800bd3a:	4635      	mov	r5, r6
 800bd3c:	4333      	orrs	r3, r6
 800bd3e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bd42:	4543      	cmp	r3, r8
 800bd44:	ec51 0b10 	vmov	r0, r1, d0
 800bd48:	d809      	bhi.n	800bd5e <__ieee754_atan2+0x36>
 800bd4a:	4244      	negs	r4, r0
 800bd4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bd50:	468e      	mov	lr, r1
 800bd52:	4681      	mov	r9, r0
 800bd54:	4304      	orrs	r4, r0
 800bd56:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bd5a:	4544      	cmp	r4, r8
 800bd5c:	d907      	bls.n	800bd6e <__ieee754_atan2+0x46>
 800bd5e:	4632      	mov	r2, r6
 800bd60:	463b      	mov	r3, r7
 800bd62:	f7f4 faa7 	bl	80002b4 <__adddf3>
 800bd66:	ec41 0b10 	vmov	d0, r0, r1
 800bd6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd6e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800bd72:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800bd76:	4334      	orrs	r4, r6
 800bd78:	d103      	bne.n	800bd82 <__ieee754_atan2+0x5a>
 800bd7a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd7e:	f000 b89b 	b.w	800beb8 <atan>
 800bd82:	17bc      	asrs	r4, r7, #30
 800bd84:	ea53 0909 	orrs.w	r9, r3, r9
 800bd88:	f004 0402 	and.w	r4, r4, #2
 800bd8c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bd90:	d107      	bne.n	800bda2 <__ieee754_atan2+0x7a>
 800bd92:	2c02      	cmp	r4, #2
 800bd94:	d05f      	beq.n	800be56 <__ieee754_atan2+0x12e>
 800bd96:	2c03      	cmp	r4, #3
 800bd98:	d1e5      	bne.n	800bd66 <__ieee754_atan2+0x3e>
 800bd9a:	a141      	add	r1, pc, #260	@ (adr r1, 800bea0 <__ieee754_atan2+0x178>)
 800bd9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bda0:	e7e1      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800bda2:	4315      	orrs	r5, r2
 800bda4:	d106      	bne.n	800bdb4 <__ieee754_atan2+0x8c>
 800bda6:	f1be 0f00 	cmp.w	lr, #0
 800bdaa:	da5f      	bge.n	800be6c <__ieee754_atan2+0x144>
 800bdac:	a13e      	add	r1, pc, #248	@ (adr r1, 800bea8 <__ieee754_atan2+0x180>)
 800bdae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdb2:	e7d8      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800bdb4:	4542      	cmp	r2, r8
 800bdb6:	d10f      	bne.n	800bdd8 <__ieee754_atan2+0xb0>
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	f104 34ff 	add.w	r4, r4, #4294967295
 800bdbe:	d107      	bne.n	800bdd0 <__ieee754_atan2+0xa8>
 800bdc0:	2c02      	cmp	r4, #2
 800bdc2:	d84c      	bhi.n	800be5e <__ieee754_atan2+0x136>
 800bdc4:	4b34      	ldr	r3, [pc, #208]	@ (800be98 <__ieee754_atan2+0x170>)
 800bdc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bdca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bdce:	e7ca      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800bdd0:	2c02      	cmp	r4, #2
 800bdd2:	d848      	bhi.n	800be66 <__ieee754_atan2+0x13e>
 800bdd4:	4b31      	ldr	r3, [pc, #196]	@ (800be9c <__ieee754_atan2+0x174>)
 800bdd6:	e7f6      	b.n	800bdc6 <__ieee754_atan2+0x9e>
 800bdd8:	4543      	cmp	r3, r8
 800bdda:	d0e4      	beq.n	800bda6 <__ieee754_atan2+0x7e>
 800bddc:	1a9b      	subs	r3, r3, r2
 800bdde:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800bde2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bde6:	da1e      	bge.n	800be26 <__ieee754_atan2+0xfe>
 800bde8:	2f00      	cmp	r7, #0
 800bdea:	da01      	bge.n	800bdf0 <__ieee754_atan2+0xc8>
 800bdec:	323c      	adds	r2, #60	@ 0x3c
 800bdee:	db1e      	blt.n	800be2e <__ieee754_atan2+0x106>
 800bdf0:	4632      	mov	r2, r6
 800bdf2:	463b      	mov	r3, r7
 800bdf4:	f7f4 fd3e 	bl	8000874 <__aeabi_ddiv>
 800bdf8:	ec41 0b10 	vmov	d0, r0, r1
 800bdfc:	f000 f9f4 	bl	800c1e8 <fabs>
 800be00:	f000 f85a 	bl	800beb8 <atan>
 800be04:	ec51 0b10 	vmov	r0, r1, d0
 800be08:	2c01      	cmp	r4, #1
 800be0a:	d013      	beq.n	800be34 <__ieee754_atan2+0x10c>
 800be0c:	2c02      	cmp	r4, #2
 800be0e:	d015      	beq.n	800be3c <__ieee754_atan2+0x114>
 800be10:	2c00      	cmp	r4, #0
 800be12:	d0a8      	beq.n	800bd66 <__ieee754_atan2+0x3e>
 800be14:	a318      	add	r3, pc, #96	@ (adr r3, 800be78 <__ieee754_atan2+0x150>)
 800be16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1a:	f7f4 fa49 	bl	80002b0 <__aeabi_dsub>
 800be1e:	a318      	add	r3, pc, #96	@ (adr r3, 800be80 <__ieee754_atan2+0x158>)
 800be20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be24:	e014      	b.n	800be50 <__ieee754_atan2+0x128>
 800be26:	a118      	add	r1, pc, #96	@ (adr r1, 800be88 <__ieee754_atan2+0x160>)
 800be28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be2c:	e7ec      	b.n	800be08 <__ieee754_atan2+0xe0>
 800be2e:	2000      	movs	r0, #0
 800be30:	2100      	movs	r1, #0
 800be32:	e7e9      	b.n	800be08 <__ieee754_atan2+0xe0>
 800be34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be38:	4619      	mov	r1, r3
 800be3a:	e794      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be3c:	a30e      	add	r3, pc, #56	@ (adr r3, 800be78 <__ieee754_atan2+0x150>)
 800be3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be42:	f7f4 fa35 	bl	80002b0 <__aeabi_dsub>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	a10d      	add	r1, pc, #52	@ (adr r1, 800be80 <__ieee754_atan2+0x158>)
 800be4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be50:	f7f4 fa2e 	bl	80002b0 <__aeabi_dsub>
 800be54:	e787      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be56:	a10a      	add	r1, pc, #40	@ (adr r1, 800be80 <__ieee754_atan2+0x158>)
 800be58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be5c:	e783      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be5e:	a10c      	add	r1, pc, #48	@ (adr r1, 800be90 <__ieee754_atan2+0x168>)
 800be60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be64:	e77f      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be66:	2000      	movs	r0, #0
 800be68:	2100      	movs	r1, #0
 800be6a:	e77c      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be6c:	a106      	add	r1, pc, #24	@ (adr r1, 800be88 <__ieee754_atan2+0x160>)
 800be6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be72:	e778      	b.n	800bd66 <__ieee754_atan2+0x3e>
 800be74:	f3af 8000 	nop.w
 800be78:	33145c07 	.word	0x33145c07
 800be7c:	3ca1a626 	.word	0x3ca1a626
 800be80:	54442d18 	.word	0x54442d18
 800be84:	400921fb 	.word	0x400921fb
 800be88:	54442d18 	.word	0x54442d18
 800be8c:	3ff921fb 	.word	0x3ff921fb
 800be90:	54442d18 	.word	0x54442d18
 800be94:	3fe921fb 	.word	0x3fe921fb
 800be98:	0800c858 	.word	0x0800c858
 800be9c:	0800c840 	.word	0x0800c840
 800bea0:	54442d18 	.word	0x54442d18
 800bea4:	c00921fb 	.word	0xc00921fb
 800bea8:	54442d18 	.word	0x54442d18
 800beac:	bff921fb 	.word	0xbff921fb
 800beb0:	7ff00000 	.word	0x7ff00000
 800beb4:	00000000 	.word	0x00000000

0800beb8 <atan>:
 800beb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bebc:	ec55 4b10 	vmov	r4, r5, d0
 800bec0:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800bec4:	4bbe      	ldr	r3, [pc, #760]	@ (800c1c0 <atan+0x308>)
 800bec6:	46ab      	mov	fp, r5
 800bec8:	429e      	cmp	r6, r3
 800beca:	d918      	bls.n	800befe <atan+0x46>
 800becc:	4bbd      	ldr	r3, [pc, #756]	@ (800c1c4 <atan+0x30c>)
 800bece:	429e      	cmp	r6, r3
 800bed0:	d801      	bhi.n	800bed6 <atan+0x1e>
 800bed2:	d109      	bne.n	800bee8 <atan+0x30>
 800bed4:	b144      	cbz	r4, 800bee8 <atan+0x30>
 800bed6:	4622      	mov	r2, r4
 800bed8:	462b      	mov	r3, r5
 800beda:	4620      	mov	r0, r4
 800bedc:	4629      	mov	r1, r5
 800bede:	f7f4 f9e9 	bl	80002b4 <__adddf3>
 800bee2:	4604      	mov	r4, r0
 800bee4:	460d      	mov	r5, r1
 800bee6:	e006      	b.n	800bef6 <atan+0x3e>
 800bee8:	f1bb 0f00 	cmp.w	fp, #0
 800beec:	f340 812b 	ble.w	800c146 <atan+0x28e>
 800bef0:	a597      	add	r5, pc, #604	@ (adr r5, 800c150 <atan+0x298>)
 800bef2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bef6:	ec45 4b10 	vmov	d0, r4, r5
 800befa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800befe:	4bb2      	ldr	r3, [pc, #712]	@ (800c1c8 <atan+0x310>)
 800bf00:	429e      	cmp	r6, r3
 800bf02:	d813      	bhi.n	800bf2c <atan+0x74>
 800bf04:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800bf08:	429e      	cmp	r6, r3
 800bf0a:	d80c      	bhi.n	800bf26 <atan+0x6e>
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	4629      	mov	r1, r5
 800bf10:	a391      	add	r3, pc, #580	@ (adr r3, 800c158 <atan+0x2a0>)
 800bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf16:	f7f4 f9cd 	bl	80002b4 <__adddf3>
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	4bab      	ldr	r3, [pc, #684]	@ (800c1cc <atan+0x314>)
 800bf1e:	f7f4 fe0f 	bl	8000b40 <__aeabi_dcmpgt>
 800bf22:	2800      	cmp	r0, #0
 800bf24:	d1e7      	bne.n	800bef6 <atan+0x3e>
 800bf26:	f04f 3aff 	mov.w	sl, #4294967295
 800bf2a:	e029      	b.n	800bf80 <atan+0xc8>
 800bf2c:	f000 f95c 	bl	800c1e8 <fabs>
 800bf30:	4ba7      	ldr	r3, [pc, #668]	@ (800c1d0 <atan+0x318>)
 800bf32:	429e      	cmp	r6, r3
 800bf34:	ec55 4b10 	vmov	r4, r5, d0
 800bf38:	f200 80bc 	bhi.w	800c0b4 <atan+0x1fc>
 800bf3c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800bf40:	429e      	cmp	r6, r3
 800bf42:	f200 809e 	bhi.w	800c082 <atan+0x1ca>
 800bf46:	4622      	mov	r2, r4
 800bf48:	462b      	mov	r3, r5
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	4629      	mov	r1, r5
 800bf4e:	f7f4 f9b1 	bl	80002b4 <__adddf3>
 800bf52:	2200      	movs	r2, #0
 800bf54:	4b9d      	ldr	r3, [pc, #628]	@ (800c1cc <atan+0x314>)
 800bf56:	f04f 0a00 	mov.w	sl, #0
 800bf5a:	f7f4 f9a9 	bl	80002b0 <__aeabi_dsub>
 800bf5e:	4606      	mov	r6, r0
 800bf60:	460f      	mov	r7, r1
 800bf62:	2200      	movs	r2, #0
 800bf64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf68:	4620      	mov	r0, r4
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f7f4 f9a2 	bl	80002b4 <__adddf3>
 800bf70:	4602      	mov	r2, r0
 800bf72:	460b      	mov	r3, r1
 800bf74:	4630      	mov	r0, r6
 800bf76:	4639      	mov	r1, r7
 800bf78:	f7f4 fc7c 	bl	8000874 <__aeabi_ddiv>
 800bf7c:	4604      	mov	r4, r0
 800bf7e:	460d      	mov	r5, r1
 800bf80:	4622      	mov	r2, r4
 800bf82:	462b      	mov	r3, r5
 800bf84:	4620      	mov	r0, r4
 800bf86:	4629      	mov	r1, r5
 800bf88:	f7f4 fb4a 	bl	8000620 <__aeabi_dmul>
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	460b      	mov	r3, r1
 800bf90:	4680      	mov	r8, r0
 800bf92:	4689      	mov	r9, r1
 800bf94:	f7f4 fb44 	bl	8000620 <__aeabi_dmul>
 800bf98:	4606      	mov	r6, r0
 800bf9a:	460f      	mov	r7, r1
 800bf9c:	a370      	add	r3, pc, #448	@ (adr r3, 800c160 <atan+0x2a8>)
 800bf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa2:	f7f4 fb3d 	bl	8000620 <__aeabi_dmul>
 800bfa6:	a370      	add	r3, pc, #448	@ (adr r3, 800c168 <atan+0x2b0>)
 800bfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfac:	f7f4 f982 	bl	80002b4 <__adddf3>
 800bfb0:	4632      	mov	r2, r6
 800bfb2:	463b      	mov	r3, r7
 800bfb4:	f7f4 fb34 	bl	8000620 <__aeabi_dmul>
 800bfb8:	a36d      	add	r3, pc, #436	@ (adr r3, 800c170 <atan+0x2b8>)
 800bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbe:	f7f4 f979 	bl	80002b4 <__adddf3>
 800bfc2:	4632      	mov	r2, r6
 800bfc4:	463b      	mov	r3, r7
 800bfc6:	f7f4 fb2b 	bl	8000620 <__aeabi_dmul>
 800bfca:	a36b      	add	r3, pc, #428	@ (adr r3, 800c178 <atan+0x2c0>)
 800bfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd0:	f7f4 f970 	bl	80002b4 <__adddf3>
 800bfd4:	4632      	mov	r2, r6
 800bfd6:	463b      	mov	r3, r7
 800bfd8:	f7f4 fb22 	bl	8000620 <__aeabi_dmul>
 800bfdc:	a368      	add	r3, pc, #416	@ (adr r3, 800c180 <atan+0x2c8>)
 800bfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe2:	f7f4 f967 	bl	80002b4 <__adddf3>
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	463b      	mov	r3, r7
 800bfea:	f7f4 fb19 	bl	8000620 <__aeabi_dmul>
 800bfee:	a366      	add	r3, pc, #408	@ (adr r3, 800c188 <atan+0x2d0>)
 800bff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff4:	f7f4 f95e 	bl	80002b4 <__adddf3>
 800bff8:	4642      	mov	r2, r8
 800bffa:	464b      	mov	r3, r9
 800bffc:	f7f4 fb10 	bl	8000620 <__aeabi_dmul>
 800c000:	4680      	mov	r8, r0
 800c002:	4689      	mov	r9, r1
 800c004:	4630      	mov	r0, r6
 800c006:	4639      	mov	r1, r7
 800c008:	a361      	add	r3, pc, #388	@ (adr r3, 800c190 <atan+0x2d8>)
 800c00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c00e:	f7f4 fb07 	bl	8000620 <__aeabi_dmul>
 800c012:	a361      	add	r3, pc, #388	@ (adr r3, 800c198 <atan+0x2e0>)
 800c014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c018:	f7f4 f94a 	bl	80002b0 <__aeabi_dsub>
 800c01c:	4632      	mov	r2, r6
 800c01e:	463b      	mov	r3, r7
 800c020:	f7f4 fafe 	bl	8000620 <__aeabi_dmul>
 800c024:	a35e      	add	r3, pc, #376	@ (adr r3, 800c1a0 <atan+0x2e8>)
 800c026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02a:	f7f4 f941 	bl	80002b0 <__aeabi_dsub>
 800c02e:	4632      	mov	r2, r6
 800c030:	463b      	mov	r3, r7
 800c032:	f7f4 faf5 	bl	8000620 <__aeabi_dmul>
 800c036:	a35c      	add	r3, pc, #368	@ (adr r3, 800c1a8 <atan+0x2f0>)
 800c038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03c:	f7f4 f938 	bl	80002b0 <__aeabi_dsub>
 800c040:	4632      	mov	r2, r6
 800c042:	463b      	mov	r3, r7
 800c044:	f7f4 faec 	bl	8000620 <__aeabi_dmul>
 800c048:	a359      	add	r3, pc, #356	@ (adr r3, 800c1b0 <atan+0x2f8>)
 800c04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04e:	f7f4 f92f 	bl	80002b0 <__aeabi_dsub>
 800c052:	4632      	mov	r2, r6
 800c054:	463b      	mov	r3, r7
 800c056:	f7f4 fae3 	bl	8000620 <__aeabi_dmul>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	4640      	mov	r0, r8
 800c060:	4649      	mov	r1, r9
 800c062:	f7f4 f927 	bl	80002b4 <__adddf3>
 800c066:	4622      	mov	r2, r4
 800c068:	462b      	mov	r3, r5
 800c06a:	f7f4 fad9 	bl	8000620 <__aeabi_dmul>
 800c06e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	d148      	bne.n	800c10a <atan+0x252>
 800c078:	4620      	mov	r0, r4
 800c07a:	4629      	mov	r1, r5
 800c07c:	f7f4 f918 	bl	80002b0 <__aeabi_dsub>
 800c080:	e72f      	b.n	800bee2 <atan+0x2a>
 800c082:	2200      	movs	r2, #0
 800c084:	4b51      	ldr	r3, [pc, #324]	@ (800c1cc <atan+0x314>)
 800c086:	4620      	mov	r0, r4
 800c088:	4629      	mov	r1, r5
 800c08a:	f7f4 f911 	bl	80002b0 <__aeabi_dsub>
 800c08e:	4606      	mov	r6, r0
 800c090:	460f      	mov	r7, r1
 800c092:	2200      	movs	r2, #0
 800c094:	4b4d      	ldr	r3, [pc, #308]	@ (800c1cc <atan+0x314>)
 800c096:	4620      	mov	r0, r4
 800c098:	4629      	mov	r1, r5
 800c09a:	f04f 0a01 	mov.w	sl, #1
 800c09e:	f7f4 f909 	bl	80002b4 <__adddf3>
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	460b      	mov	r3, r1
 800c0a6:	4630      	mov	r0, r6
 800c0a8:	4639      	mov	r1, r7
 800c0aa:	f7f4 fbe3 	bl	8000874 <__aeabi_ddiv>
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	460d      	mov	r5, r1
 800c0b2:	e765      	b.n	800bf80 <atan+0xc8>
 800c0b4:	4b47      	ldr	r3, [pc, #284]	@ (800c1d4 <atan+0x31c>)
 800c0b6:	429e      	cmp	r6, r3
 800c0b8:	d21c      	bcs.n	800c0f4 <atan+0x23c>
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	4b46      	ldr	r3, [pc, #280]	@ (800c1d8 <atan+0x320>)
 800c0be:	4620      	mov	r0, r4
 800c0c0:	4629      	mov	r1, r5
 800c0c2:	f7f4 f8f5 	bl	80002b0 <__aeabi_dsub>
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	4606      	mov	r6, r0
 800c0ca:	460f      	mov	r7, r1
 800c0cc:	4b42      	ldr	r3, [pc, #264]	@ (800c1d8 <atan+0x320>)
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	4629      	mov	r1, r5
 800c0d2:	f04f 0a02 	mov.w	sl, #2
 800c0d6:	f7f4 faa3 	bl	8000620 <__aeabi_dmul>
 800c0da:	2200      	movs	r2, #0
 800c0dc:	4b3b      	ldr	r3, [pc, #236]	@ (800c1cc <atan+0x314>)
 800c0de:	f7f4 f8e9 	bl	80002b4 <__adddf3>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	4630      	mov	r0, r6
 800c0e8:	4639      	mov	r1, r7
 800c0ea:	f7f4 fbc3 	bl	8000874 <__aeabi_ddiv>
 800c0ee:	4604      	mov	r4, r0
 800c0f0:	460d      	mov	r5, r1
 800c0f2:	e745      	b.n	800bf80 <atan+0xc8>
 800c0f4:	4622      	mov	r2, r4
 800c0f6:	462b      	mov	r3, r5
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	4938      	ldr	r1, [pc, #224]	@ (800c1dc <atan+0x324>)
 800c0fc:	f7f4 fbba 	bl	8000874 <__aeabi_ddiv>
 800c100:	f04f 0a03 	mov.w	sl, #3
 800c104:	4604      	mov	r4, r0
 800c106:	460d      	mov	r5, r1
 800c108:	e73a      	b.n	800bf80 <atan+0xc8>
 800c10a:	4b35      	ldr	r3, [pc, #212]	@ (800c1e0 <atan+0x328>)
 800c10c:	4e35      	ldr	r6, [pc, #212]	@ (800c1e4 <atan+0x32c>)
 800c10e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c112:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11a:	f7f4 f8c9 	bl	80002b0 <__aeabi_dsub>
 800c11e:	4622      	mov	r2, r4
 800c120:	462b      	mov	r3, r5
 800c122:	f7f4 f8c5 	bl	80002b0 <__aeabi_dsub>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c12e:	f7f4 f8bf 	bl	80002b0 <__aeabi_dsub>
 800c132:	f1bb 0f00 	cmp.w	fp, #0
 800c136:	4604      	mov	r4, r0
 800c138:	460d      	mov	r5, r1
 800c13a:	f6bf aedc 	bge.w	800bef6 <atan+0x3e>
 800c13e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c142:	461d      	mov	r5, r3
 800c144:	e6d7      	b.n	800bef6 <atan+0x3e>
 800c146:	a51c      	add	r5, pc, #112	@ (adr r5, 800c1b8 <atan+0x300>)
 800c148:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c14c:	e6d3      	b.n	800bef6 <atan+0x3e>
 800c14e:	bf00      	nop
 800c150:	54442d18 	.word	0x54442d18
 800c154:	3ff921fb 	.word	0x3ff921fb
 800c158:	8800759c 	.word	0x8800759c
 800c15c:	7e37e43c 	.word	0x7e37e43c
 800c160:	e322da11 	.word	0xe322da11
 800c164:	3f90ad3a 	.word	0x3f90ad3a
 800c168:	24760deb 	.word	0x24760deb
 800c16c:	3fa97b4b 	.word	0x3fa97b4b
 800c170:	a0d03d51 	.word	0xa0d03d51
 800c174:	3fb10d66 	.word	0x3fb10d66
 800c178:	c54c206e 	.word	0xc54c206e
 800c17c:	3fb745cd 	.word	0x3fb745cd
 800c180:	920083ff 	.word	0x920083ff
 800c184:	3fc24924 	.word	0x3fc24924
 800c188:	5555550d 	.word	0x5555550d
 800c18c:	3fd55555 	.word	0x3fd55555
 800c190:	2c6a6c2f 	.word	0x2c6a6c2f
 800c194:	bfa2b444 	.word	0xbfa2b444
 800c198:	52defd9a 	.word	0x52defd9a
 800c19c:	3fadde2d 	.word	0x3fadde2d
 800c1a0:	af749a6d 	.word	0xaf749a6d
 800c1a4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c1a8:	fe231671 	.word	0xfe231671
 800c1ac:	3fbc71c6 	.word	0x3fbc71c6
 800c1b0:	9998ebc4 	.word	0x9998ebc4
 800c1b4:	3fc99999 	.word	0x3fc99999
 800c1b8:	54442d18 	.word	0x54442d18
 800c1bc:	bff921fb 	.word	0xbff921fb
 800c1c0:	440fffff 	.word	0x440fffff
 800c1c4:	7ff00000 	.word	0x7ff00000
 800c1c8:	3fdbffff 	.word	0x3fdbffff
 800c1cc:	3ff00000 	.word	0x3ff00000
 800c1d0:	3ff2ffff 	.word	0x3ff2ffff
 800c1d4:	40038000 	.word	0x40038000
 800c1d8:	3ff80000 	.word	0x3ff80000
 800c1dc:	bff00000 	.word	0xbff00000
 800c1e0:	0800c870 	.word	0x0800c870
 800c1e4:	0800c890 	.word	0x0800c890

0800c1e8 <fabs>:
 800c1e8:	ec51 0b10 	vmov	r0, r1, d0
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c1f2:	ec43 2b10 	vmov	d0, r2, r3
 800c1f6:	4770      	bx	lr

0800c1f8 <_init>:
 800c1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1fa:	bf00      	nop
 800c1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1fe:	bc08      	pop	{r3}
 800c200:	469e      	mov	lr, r3
 800c202:	4770      	bx	lr

0800c204 <_fini>:
 800c204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c206:	bf00      	nop
 800c208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c20a:	bc08      	pop	{r3}
 800c20c:	469e      	mov	lr, r3
 800c20e:	4770      	bx	lr
