--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml occupancy_counter_test.twx
occupancy_counter_test.ncd -o occupancy_counter_test.twr
occupancy_counter_test.pcf -ucf Nexys3_master.ucf

Design file:              occupancy_counter_test.ncd
Physical constraint file: occupancy_counter_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 707 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.559ns.
--------------------------------------------------------------------------------

Paths for end point cnt/b_reg_7 (SLICE_X18Y34.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit2/state_reg_FSM_FFd1 (FF)
  Destination:          cnt/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.333 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit2/state_reg_FSM_FFd1 to cnt/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   db_unit2/state_reg_FSM_FFd3
                                                       db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.D1      net (fanout=7)        1.082   db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y34.CE      net (fanout=4)        1.306   cnt/_n0022_inv
    SLICE_X18Y34.CLK     Tceck                 0.295   cnt/b_reg<7>
                                                       cnt/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.110ns logic, 2.388ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.C3      net (fanout=9)        0.906   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Tilo                  0.361   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_G
                                                       cnt/_n0022_inv1
    SLICE_X18Y34.CE      net (fanout=4)        1.306   cnt/_n0022_inv
    SLICE_X18Y34.CLK     Tceck                 0.295   cnt/b_reg<7>
                                                       cnt/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (1.103ns logic, 2.212ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.D3      net (fanout=9)        0.896   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y34.CE      net (fanout=4)        1.306   cnt/_n0022_inv
    SLICE_X18Y34.CLK     Tceck                 0.295   cnt/b_reg<7>
                                                       cnt/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.110ns logic, 2.202ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point cnt/b_reg_6 (SLICE_X18Y35.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit2/state_reg_FSM_FFd1 (FF)
  Destination:          cnt/b_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.332 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit2/state_reg_FSM_FFd1 to cnt/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   db_unit2/state_reg_FSM_FFd3
                                                       db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.D1      net (fanout=7)        1.082   db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y35.CE      net (fanout=4)        1.274   cnt/_n0022_inv
    SLICE_X18Y35.CLK     Tceck                 0.295   cnt/b_reg<6>
                                                       cnt/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.110ns logic, 2.356ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.C3      net (fanout=9)        0.906   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Tilo                  0.361   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_G
                                                       cnt/_n0022_inv1
    SLICE_X18Y35.CE      net (fanout=4)        1.274   cnt/_n0022_inv
    SLICE_X18Y35.CLK     Tceck                 0.295   cnt/b_reg<6>
                                                       cnt/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.103ns logic, 2.180ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.D3      net (fanout=9)        0.896   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y35.CE      net (fanout=4)        1.274   cnt/_n0022_inv
    SLICE_X18Y35.CLK     Tceck                 0.295   cnt/b_reg<6>
                                                       cnt/b_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.110ns logic, 2.170ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt/b_reg_5 (SLICE_X18Y36.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit2/state_reg_FSM_FFd1 (FF)
  Destination:          cnt/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.330 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit2/state_reg_FSM_FFd1 to cnt/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   db_unit2/state_reg_FSM_FFd3
                                                       db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.D1      net (fanout=7)        1.082   db_unit2/state_reg_FSM_FFd1
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y36.CE      net (fanout=4)        1.119   cnt/_n0022_inv
    SLICE_X18Y36.CLK     Tceck                 0.295   cnt/b_reg<5>
                                                       cnt/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.110ns logic, 2.201ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.C3      net (fanout=9)        0.906   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Tilo                  0.361   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_G
                                                       cnt/_n0022_inv1
    SLICE_X18Y36.CE      net (fanout=4)        1.119   cnt/_n0022_inv
    SLICE_X18Y36.CLK     Tceck                 0.295   cnt/b_reg<5>
                                                       cnt/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.103ns logic, 2.025ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               occ/state_reg_0 (FF)
  Destination:          cnt/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: occ/state_reg_0 to cnt/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.447   occ/state_reg<2>
                                                       occ/state_reg_0
    SLICE_X18Y46.D3      net (fanout=9)        0.896   occ/state_reg<0>
    SLICE_X18Y46.CMUX    Topdc                 0.368   db_unit1/state_reg_FSM_FFd3
                                                       cnt/_n0022_inv1_F
                                                       cnt/_n0022_inv1
    SLICE_X18Y36.CE      net (fanout=4)        1.119   cnt/_n0022_inv
    SLICE_X18Y36.CLK     Tceck                 0.295   cnt/b_reg<5>
                                                       cnt/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (1.110ns logic, 2.015ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt/b_reg_4 (SLICE_X19Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt/b_reg_4 (FF)
  Destination:          cnt/b_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt/b_reg_4 to cnt/b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.DQ      Tcko                  0.198   cnt/b_reg<4>
                                                       cnt/b_reg_4
    SLICE_X19Y38.D6      net (fanout=14)       0.026   cnt/b_reg<4>
    SLICE_X19Y38.CLK     Tah         (-Th)    -0.215   cnt/b_reg<4>
                                                       cnt/Mmux_n000851
                                                       cnt/b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point db_unit1/state_reg_FSM_FFd1 (SLICE_X17Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db_unit1/state_reg_FSM_FFd1 (FF)
  Destination:          db_unit1/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db_unit1/state_reg_FSM_FFd1 to db_unit1/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.198   db_unit1/state_reg_FSM_FFd2
                                                       db_unit1/state_reg_FSM_FFd1
    SLICE_X17Y46.A6      net (fanout=6)        0.043   db_unit1/state_reg_FSM_FFd1
    SLICE_X17Y46.CLK     Tah         (-Th)    -0.215   db_unit1/state_reg_FSM_FFd2
                                                       db_unit1/state_reg_FSM_FFd1-In1
                                                       db_unit1/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Paths for end point db_unit1/state_reg_FSM_FFd3 (SLICE_X18Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db_unit1/state_reg_FSM_FFd3 (FF)
  Destination:          db_unit1/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db_unit1/state_reg_FSM_FFd3 to db_unit1/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.234   db_unit1/state_reg_FSM_FFd3
                                                       db_unit1/state_reg_FSM_FFd3
    SLICE_X18Y46.A6      net (fanout=7)        0.037   db_unit1/state_reg_FSM_FFd3
    SLICE_X18Y46.CLK     Tah         (-Th)    -0.197   db_unit1/state_reg_FSM_FFd3
                                                       db_unit1/state_reg_FSM_FFd3-In1
                                                       db_unit1/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.431ns logic, 0.037ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_0/CK
  Location pin: SLICE_X36Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: disp_unit/q_reg<3>/SR
  Logical resource: disp_unit/q_reg_0/SR
  Location pin: SLICE_X36Y20.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.559|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 707 paths, 0 nets, and 264 connections

Design statistics:
   Minimum period:   3.559ns{1}   (Maximum frequency: 280.978MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 04 06:47:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



