// Seed: 1648920614
module module_0;
  wire id_2, id_3, id_4, id_5;
  assign id_1 = 1;
  tri0 id_6 = 0;
  logic [7:0] id_7;
  assign id_3 = id_3;
  supply0 id_8;
  assign id_8 = 1 - id_6;
  assign id_4 = 1'b0;
  initial id_7[1'd0] <= id_6 & id_4;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input supply0 id_7
);
  wire id_9, id_10;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_11;
endmodule
