{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636505866969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636505866970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 07:57:46 2021 " "Processing started: Wed Nov 10 07:57:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636505866970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636505866970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bai8 -c bai8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bai8 -c bai8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636505866971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636505867543 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" bai8.v(99) " "Verilog HDL syntax error at bai8.v(99) near text \"=\";  expecting \".\", or \"(\"" {  } { { "bai8.v" "" { Text "E:/HDL/FPGAsangtheo2hieuung/bai8.v" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1636505867622 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  bai8.v(108) " "Verilog HDL syntax error at bai8.v(108) near text \"end\"; \"end\" without \"begin\" " {  } { { "bai8.v" "" { Text "E:/HDL/FPGAsangtheo2hieuung/bai8.v" 108 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1636505867622 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TB_bai8 bai8.v(94) " "Ignored design unit \"TB_bai8\" at bai8.v(94) due to previous errors" {  } { { "bai8.v" "" { Text "E:/HDL/FPGAsangtheo2hieuung/bai8.v" 94 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1636505867622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bai8.v 0 0 " "Found 0 design units, including 0 entities, in source file bai8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636505867622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636505867769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 10 07:57:47 2021 " "Processing ended: Wed Nov 10 07:57:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636505867769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636505867769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636505867769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636505867769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636505868415 ""}
