#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb392c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb13160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xb2b860 .functor NOT 1, L_0xb71f60, C4<0>, C4<0>, C4<0>;
L_0xb717e0 .functor XOR 5, L_0xb71be0, L_0xb71d10, C4<00000>, C4<00000>;
L_0xb71e50 .functor XOR 5, L_0xb717e0, L_0xb71db0, C4<00000>, C4<00000>;
v0xb5e0e0_0 .net *"_ivl_10", 4 0, L_0xb71db0;  1 drivers
v0xb5e1e0_0 .net *"_ivl_12", 4 0, L_0xb71e50;  1 drivers
v0xb5e2c0_0 .net *"_ivl_2", 4 0, L_0xb71b40;  1 drivers
v0xb5e380_0 .net *"_ivl_4", 4 0, L_0xb71be0;  1 drivers
v0xb5e460_0 .net *"_ivl_6", 4 0, L_0xb71d10;  1 drivers
v0xb5e590_0 .net *"_ivl_8", 4 0, L_0xb717e0;  1 drivers
v0xb5e670_0 .var "clk", 0 0;
v0xb5e710_0 .var/2u "stats1", 159 0;
v0xb5e7d0_0 .var/2u "strobe", 0 0;
v0xb5e920_0 .net "sum_dut", 4 0, L_0xb71850;  1 drivers
v0xb5e9e0_0 .net "sum_ref", 4 0, L_0xb5f0f0;  1 drivers
v0xb5ea80_0 .net "tb_match", 0 0, L_0xb71f60;  1 drivers
v0xb5eb20_0 .net "tb_mismatch", 0 0, L_0xb2b860;  1 drivers
v0xb5ebe0_0 .net "x", 3 0, v0xb5a460_0;  1 drivers
v0xb5eca0_0 .net "y", 3 0, v0xb5a520_0;  1 drivers
L_0xb71b40 .concat [ 5 0 0 0], L_0xb5f0f0;
L_0xb71be0 .concat [ 5 0 0 0], L_0xb5f0f0;
L_0xb71d10 .concat [ 5 0 0 0], L_0xb71850;
L_0xb71db0 .concat [ 5 0 0 0], L_0xb5f0f0;
L_0xb71f60 .cmp/eeq 5, L_0xb71b40, L_0xb71e50;
S_0xb37170 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xb13160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xb20b00_0 .net *"_ivl_0", 4 0, L_0xb5ede0;  1 drivers
L_0x7f8211128018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb1daa0_0 .net *"_ivl_3", 0 0, L_0x7f8211128018;  1 drivers
v0xb27c40_0 .net *"_ivl_4", 4 0, L_0xb5ef70;  1 drivers
L_0x7f8211128060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb37840_0 .net *"_ivl_7", 0 0, L_0x7f8211128060;  1 drivers
v0xb34890_0 .net "sum", 4 0, L_0xb5f0f0;  alias, 1 drivers
v0xb20e20_0 .net "x", 3 0, v0xb5a460_0;  alias, 1 drivers
v0xb1de40_0 .net "y", 3 0, v0xb5a520_0;  alias, 1 drivers
L_0xb5ede0 .concat [ 4 1 0 0], v0xb5a460_0, L_0x7f8211128018;
L_0xb5ef70 .concat [ 4 1 0 0], v0xb5a520_0, L_0x7f8211128060;
L_0xb5f0f0 .arith/sum 5, L_0xb5ede0, L_0xb5ef70;
S_0xb5a1b0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xb13160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xb5a380_0 .net "clk", 0 0, v0xb5e670_0;  1 drivers
v0xb5a460_0 .var "x", 3 0;
v0xb5a520_0 .var "y", 3 0;
E_0xb26c30/0 .event negedge, v0xb5a380_0;
E_0xb26c30/1 .event posedge, v0xb5a380_0;
E_0xb26c30 .event/or E_0xb26c30/0, E_0xb26c30/1;
S_0xb5a600 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xb13160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f82111280a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb5d7e0_0 .net/2s *"_ivl_4", 31 0, L_0x7f82111280a8;  1 drivers
v0xb5d8e0_0 .net *"_ivl_46", 0 0, L_0xb71940;  1 drivers
o0x7f8211171e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xb5d9c0_0 name=_ivl_49
v0xb5da80_0 .net "carry", 4 0, L_0xb720f0;  1 drivers
v0xb5db60_0 .net "sum", 4 0, L_0xb71850;  alias, 1 drivers
v0xb5dc40_0 .net "x", 3 0, v0xb5a460_0;  alias, 1 drivers
v0xb5dd50_0 .net "y", 3 0, v0xb5a520_0;  alias, 1 drivers
L_0xb5f7f0 .part v0xb5a460_0, 0, 1;
L_0xb5f920 .part v0xb5a520_0, 0, 1;
L_0xb6fa60 .part L_0x7f82111280a8, 0, 1;
L_0xb70180 .part v0xb5a460_0, 1, 1;
L_0xb702e0 .part v0xb5a520_0, 1, 1;
L_0xb70410 .part L_0xb720f0, 0, 1;
L_0xb70ac0 .part v0xb5a460_0, 2, 1;
L_0xb70bf0 .part v0xb5a520_0, 2, 1;
L_0xb70d70 .part L_0xb720f0, 1, 1;
L_0xb71400 .part v0xb5a460_0, 3, 1;
L_0xb71590 .part v0xb5a520_0, 3, 1;
L_0xb71740 .part L_0xb720f0, 2, 1;
LS_0xb71850_0_0 .concat8 [ 1 1 1 1], L_0xb5f230, L_0xb6fc30, L_0xb705f0, L_0xb70f10;
LS_0xb71850_0_4 .concat8 [ 1 0 0 0], L_0xb71940;
L_0xb71850 .concat8 [ 4 1 0 0], LS_0xb71850_0_0, LS_0xb71850_0_4;
L_0xb71940 .part L_0xb720f0, 3, 1;
LS_0xb720f0_0_0 .concat [ 1 1 1 1], L_0xb5f6e0, L_0xb70070, L_0xb709b0, L_0xb712f0;
LS_0xb720f0_0_4 .concat [ 1 0 0 0], o0x7f8211171e58;
L_0xb720f0 .concat [ 4 1 0 0], LS_0xb720f0_0_0, LS_0xb720f0_0_4;
S_0xb5a790 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0xb5a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xb3ac30 .functor XOR 1, L_0xb5f7f0, L_0xb5f920, C4<0>, C4<0>;
L_0xb5f230 .functor XOR 1, L_0xb3ac30, L_0xb6fa60, C4<0>, C4<0>;
L_0xb5f2f0 .functor AND 1, L_0xb5f7f0, L_0xb5f920, C4<1>, C4<1>;
L_0xb5f430 .functor AND 1, L_0xb5f7f0, L_0xb6fa60, C4<1>, C4<1>;
L_0xb5f520 .functor OR 1, L_0xb5f2f0, L_0xb5f430, C4<0>, C4<0>;
L_0xb5f630 .functor AND 1, L_0xb5f920, L_0xb6fa60, C4<1>, C4<1>;
L_0xb5f6e0 .functor OR 1, L_0xb5f520, L_0xb5f630, C4<0>, C4<0>;
v0xb5a9d0_0 .net *"_ivl_0", 0 0, L_0xb3ac30;  1 drivers
v0xb5aad0_0 .net *"_ivl_10", 0 0, L_0xb5f630;  1 drivers
v0xb5abb0_0 .net *"_ivl_4", 0 0, L_0xb5f2f0;  1 drivers
v0xb5aca0_0 .net *"_ivl_6", 0 0, L_0xb5f430;  1 drivers
v0xb5ad80_0 .net *"_ivl_8", 0 0, L_0xb5f520;  1 drivers
v0xb5aeb0_0 .net "a", 0 0, L_0xb5f7f0;  1 drivers
v0xb5af70_0 .net "b", 0 0, L_0xb5f920;  1 drivers
v0xb5b030_0 .net "cin", 0 0, L_0xb6fa60;  1 drivers
v0xb5b0f0_0 .net "cout", 0 0, L_0xb5f6e0;  1 drivers
v0xb5b240_0 .net "sum", 0 0, L_0xb5f230;  1 drivers
S_0xb5b3a0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0xb5a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xb6fb90 .functor XOR 1, L_0xb70180, L_0xb702e0, C4<0>, C4<0>;
L_0xb6fc30 .functor XOR 1, L_0xb6fb90, L_0xb70410, C4<0>, C4<0>;
L_0xb6fcd0 .functor AND 1, L_0xb70180, L_0xb702e0, C4<1>, C4<1>;
L_0xb6fdc0 .functor AND 1, L_0xb70180, L_0xb70410, C4<1>, C4<1>;
L_0xb6feb0 .functor OR 1, L_0xb6fcd0, L_0xb6fdc0, C4<0>, C4<0>;
L_0xb6ffc0 .functor AND 1, L_0xb702e0, L_0xb70410, C4<1>, C4<1>;
L_0xb70070 .functor OR 1, L_0xb6feb0, L_0xb6ffc0, C4<0>, C4<0>;
v0xb5b600_0 .net *"_ivl_0", 0 0, L_0xb6fb90;  1 drivers
v0xb5b6e0_0 .net *"_ivl_10", 0 0, L_0xb6ffc0;  1 drivers
v0xb5b7c0_0 .net *"_ivl_4", 0 0, L_0xb6fcd0;  1 drivers
v0xb5b8b0_0 .net *"_ivl_6", 0 0, L_0xb6fdc0;  1 drivers
v0xb5b990_0 .net *"_ivl_8", 0 0, L_0xb6feb0;  1 drivers
v0xb5bac0_0 .net "a", 0 0, L_0xb70180;  1 drivers
v0xb5bb80_0 .net "b", 0 0, L_0xb702e0;  1 drivers
v0xb5bc40_0 .net "cin", 0 0, L_0xb70410;  1 drivers
v0xb5bd00_0 .net "cout", 0 0, L_0xb70070;  1 drivers
v0xb5be50_0 .net "sum", 0 0, L_0xb6fc30;  1 drivers
S_0xb5bfb0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0xb5a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xb70580 .functor XOR 1, L_0xb70ac0, L_0xb70bf0, C4<0>, C4<0>;
L_0xb705f0 .functor XOR 1, L_0xb70580, L_0xb70d70, C4<0>, C4<0>;
L_0xb70660 .functor AND 1, L_0xb70ac0, L_0xb70bf0, C4<1>, C4<1>;
L_0xb70700 .functor AND 1, L_0xb70ac0, L_0xb70d70, C4<1>, C4<1>;
L_0xb707f0 .functor OR 1, L_0xb70660, L_0xb70700, C4<0>, C4<0>;
L_0xb70900 .functor AND 1, L_0xb70bf0, L_0xb70d70, C4<1>, C4<1>;
L_0xb709b0 .functor OR 1, L_0xb707f0, L_0xb70900, C4<0>, C4<0>;
v0xb5c220_0 .net *"_ivl_0", 0 0, L_0xb70580;  1 drivers
v0xb5c300_0 .net *"_ivl_10", 0 0, L_0xb70900;  1 drivers
v0xb5c3e0_0 .net *"_ivl_4", 0 0, L_0xb70660;  1 drivers
v0xb5c4d0_0 .net *"_ivl_6", 0 0, L_0xb70700;  1 drivers
v0xb5c5b0_0 .net *"_ivl_8", 0 0, L_0xb707f0;  1 drivers
v0xb5c6e0_0 .net "a", 0 0, L_0xb70ac0;  1 drivers
v0xb5c7a0_0 .net "b", 0 0, L_0xb70bf0;  1 drivers
v0xb5c860_0 .net "cin", 0 0, L_0xb70d70;  1 drivers
v0xb5c920_0 .net "cout", 0 0, L_0xb709b0;  1 drivers
v0xb5ca70_0 .net "sum", 0 0, L_0xb705f0;  1 drivers
S_0xb5cbd0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0xb5a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xb70ea0 .functor XOR 1, L_0xb71400, L_0xb71590, C4<0>, C4<0>;
L_0xb70f10 .functor XOR 1, L_0xb70ea0, L_0xb71740, C4<0>, C4<0>;
L_0xb70f80 .functor AND 1, L_0xb71400, L_0xb71590, C4<1>, C4<1>;
L_0xb71040 .functor AND 1, L_0xb71400, L_0xb71740, C4<1>, C4<1>;
L_0xb71130 .functor OR 1, L_0xb70f80, L_0xb71040, C4<0>, C4<0>;
L_0xb71240 .functor AND 1, L_0xb71590, L_0xb71740, C4<1>, C4<1>;
L_0xb712f0 .functor OR 1, L_0xb71130, L_0xb71240, C4<0>, C4<0>;
v0xb5ce10_0 .net *"_ivl_0", 0 0, L_0xb70ea0;  1 drivers
v0xb5cf10_0 .net *"_ivl_10", 0 0, L_0xb71240;  1 drivers
v0xb5cff0_0 .net *"_ivl_4", 0 0, L_0xb70f80;  1 drivers
v0xb5d0e0_0 .net *"_ivl_6", 0 0, L_0xb71040;  1 drivers
v0xb5d1c0_0 .net *"_ivl_8", 0 0, L_0xb71130;  1 drivers
v0xb5d2f0_0 .net "a", 0 0, L_0xb71400;  1 drivers
v0xb5d3b0_0 .net "b", 0 0, L_0xb71590;  1 drivers
v0xb5d470_0 .net "cin", 0 0, L_0xb71740;  1 drivers
v0xb5d530_0 .net "cout", 0 0, L_0xb712f0;  1 drivers
v0xb5d680_0 .net "sum", 0 0, L_0xb70f10;  1 drivers
S_0xb5dee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xb13160;
 .timescale -12 -12;
E_0xb270e0 .event anyedge, v0xb5e7d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb5e7d0_0;
    %nor/r;
    %assign/vec4 v0xb5e7d0_0, 0;
    %wait E_0xb270e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb5a1b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb26c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xb5a520_0, 0;
    %assign/vec4 v0xb5a460_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xb13160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5e7d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xb13160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xb5e670_0;
    %inv;
    %store/vec4 v0xb5e670_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xb13160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb5a380_0, v0xb5eb20_0, v0xb5ebe0_0, v0xb5eca0_0, v0xb5e9e0_0, v0xb5e920_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb13160;
T_5 ;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xb13160;
T_6 ;
    %wait E_0xb26c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb5e710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5e710_0, 4, 32;
    %load/vec4 v0xb5ea80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5e710_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb5e710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5e710_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xb5e9e0_0;
    %load/vec4 v0xb5e9e0_0;
    %load/vec4 v0xb5e920_0;
    %xor;
    %load/vec4 v0xb5e9e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5e710_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xb5e710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb5e710_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/m2014_q4j/iter0/response4/top_module.sv";
