{
    "name": "cpu",
    "includedFiles": [
        "fpga.v",
        "constants.v",
        "branch.v",
        "alu.v",
        "decoder.v",
        "peripherals.v",
        "registers.v",
        "memory/l1.v",
        "memory/ram.v",
        "memory/rom.v",
        "memory/memory_controller.v",
        "atomic.v",
        "forwarding.v",
        "if_id_pipeline_registers.v",
        "id_ex_pipeline_registers.v",
        "ex_mem_pipeline_registers.v",
        "mem_wb_pipeline_registers.v",
        "divider.v",
        "cpu.v"
    ],
    "top": "cpu",
    "constraintsFile": "cpu.cst",
    "externalFlashFiles": [
        "resources/test2.riscv"
    ],
    "synthGowinOptions": ["-nowidelut", "-nodffe"],
    "nextPnrGowinOptions": ["--enable-globals", "--enable-auto-longwires", "--timing-allow-fail", "--ignore-loops"]
}