<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>Kria SOM EEPROM Design Guide &mdash; IPMI EEPROM Design Guide 1.0 documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="prev" title="IPMI EEPROM Design Guide" href="../ipmi_eeprom_landing.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../ipmi_eeprom_landing.html" class="icon icon-home"> IPMI EEPROM Design Guide
            <img src="../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SOM</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/">Landing Page</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/creating_applications.html">Application Development</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/ubuntu_support.html">Ubuntu Support</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/bootfw.html">Boot Firmware</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/openamp.html">OpenAMP</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/drm.html">Digital Rights Management</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/dfx.html">Dynamic Function eXchange</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/kv260-docs.html">Kria KV260</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/kria-apps-docs/kr260-docs.html">Kria KR260</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/KRS/">Kria Robotics Stack</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">IPMI EEPROM</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Design Guide</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#kria-som-eeprom-overview">Kria SOM EEPROM Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#eeprom-information">EEPROM Information</a></li>
<li class="toctree-l2"><a class="reference internal" href="#record-type-summary-for-kria-som-and-xilinx-carrier-cards">Record Type Summary for Kria SOM and Xilinx Carrier Cards</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ipmi-defined-record-fields">IPMI-defined Record Fields</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ipmi-oem-xilinx-defined-record-fields">IPMI OEM Xilinx-defined Record Fields</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#board-info-area-record-custom-mfg-info">Board Info Area Record Custom Mfg Info</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mac-addr-multirecords">MAC Addr MultiRecords</a></li>
<li class="toctree-l3"><a class="reference internal" href="#memory-config-multirecord">Memory Config MultiRecord</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#license">License</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../ipmi_eeprom_landing.html">IPMI EEPROM Design Guide</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../ipmi_eeprom_landing.html" class="icon icon-home"></a> &raquo;</li>
      <li>Kria SOM EEPROM Design Guide</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/docs/IPMI_EEPROM_design_guide.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="kria-som-eeprom-design-guide">
<h1>Kria SOM EEPROM Design Guide<a class="headerlink" href="#kria-som-eeprom-design-guide" title="Permalink to this heading">¶</a></h1>
<div class="section" id="kria-som-eeprom-overview">
<h2>Kria SOM EEPROM Overview<a class="headerlink" href="#kria-som-eeprom-overview" title="Permalink to this heading">¶</a></h2>
<p>This document covers Kria SOMs and its associated carrier card hardware platform’s EEPROM content, which are based on the IPMI specification. The information in  EEPROM defines platform information that allows the system to be identified by software. The Intelligent Platform Management Interface (IPMI) is a set of computer interface specifications for an autonomous computer subsystem that provides management and monitoring capabilities independently of the host system’s CPU, firmware (BIOS or UEFI) and operating system. Xilinx EEPROM configuration build on top of the <a class="reference external" href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Platform Management FRU Information Storage Definition v1.0</a> and a Xilinx specific, internal EEPROM Definition specification.</p>
</div>
<div class="section" id="eeprom-information">
<h2>EEPROM Information<a class="headerlink" href="#eeprom-information" title="Permalink to this heading">¶</a></h2>
<p>SOM and SOM CC EEPROM device details:</p>
<ul class="simple">
<li><p>Size: 64K bits (8K bytes)</p></li>
<li><p>I2C address:</p>
<ul>
<li><p>SOM-7’b101_0000(0x50)</p></li>
<li><p>Carrier Card –7’b101-0001(0x51)</p></li>
</ul>
</li>
</ul>
<p>To readout EEPROM in Linux:</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>sudo hexdump -C /sys/devices/platform/axi/ff030000.i2c/i2c-1/1-0050/eeprom <span class="c1"># Reads out SOM EEPROM</span>
sudo hexdump -C /sys/devices/platform/axi/ff030000.i2c/i2c-1/1-0051/eeprom <span class="c1"># Reads out CC EEPROM</span>
</pre></div>
</div>
<p>To readout EEPROM, in u-boot:</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>i2c dev <span class="m">1</span><span class="p">;</span>
i2c md 0x50 <span class="m">0</span>.2 0x100 <span class="c1"># Reads out SOM EEPROM</span>
i2c md 0x51 <span class="m">0</span>.2 0x100 <span class="c1"># Reads out CC EEPROM</span>
</pre></div>
</div>
</div>
<div class="section" id="record-type-summary-for-kria-som-and-xilinx-carrier-cards">
<h2>Record Type Summary for Kria SOM and Xilinx Carrier Cards<a class="headerlink" href="#record-type-summary-for-kria-som-and-xilinx-carrier-cards" title="Permalink to this heading">¶</a></h2>
<p>There are two record types in Kria SOM EEPROM - standard record type that follows IPMI specification, and OEM (original equipment manufacturer) record type that is specified by Xilinx. Developer of SOM carrier cards (OEM) are expected to fill in their carrier card specific information aligning to standard or OEM record types. The following tables list the record areas for SOM and CC to show the order which they are presented in.</p>
<p>Kria SOM (K26) and EEPROM Record Area Summary:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Record Area</th>
<th>Record Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Common Header</td>
<td>IPMI Standard, refer to table 8-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>Board Info Area</td>
<td>IPMI Standard, refer to table 11-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>DC Load MultiRecord</td>
<td>IPMI Standard, refer to table 16-1 and  18-4 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>SOM MAC Addr MultiRecord</td>
<td>IPMI OEM Record, refer to table in <a href="#mac-addr-multirecords">MAC Addr MultiRecords</a></td>
</tr>
<tr>
<td>SOM Memory Config MultiRecord</td>
<td>IPMI OEM Record, refer to table in <a href="#memory-config-multirecord">Memory Config MultiRecord</a></td>
</tr>
</tbody>
</table><p>KV Carrier Card:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Record Area</th>
<th>Record Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Common Header</td>
<td>IPMI Standard, refer to table 8-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>Board Info Area</td>
<td>IPMI Standard, refer to table 11-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>DC Load MultiRecord</td>
<td>IPMI Standard, refer to table 16-1 and  18-4 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
</tbody>
</table><p>KR Carrier Card:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Record Area</th>
<th>Record Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Common Header</td>
<td>IPMI Standard, refer to table 8-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>Board Info Area</td>
<td>IPMI Standard, refer to table 11-1 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>DC Load MultiRecord</td>
<td>IPMI Standard, refer to table 16-1 and  18-4 in <a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI Spec</a></td>
</tr>
<tr>
<td>CC MAC Addr MultiRecord</td>
<td>IPMI OEM Record, refer to table in <a href="#mac-addr-multirecords">MAC Addr MultiRecords</a></td>
</tr>
<tr>
<td>CC EtherCAT Addr MultiRecord</td>
<td>IPMI OEM Record, refer to table in <a href="#mac-addr-multirecords">MAC Addr MultiRecords</a></td>
</tr>
</tbody>
</table></div>
<div class="section" id="ipmi-defined-record-fields">
<h2>IPMI-defined Record Fields<a class="headerlink" href="#ipmi-defined-record-fields" title="Permalink to this heading">¶</a></h2>
<p>For IPMI standard record type, refer to <a class="reference external" href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-platform-mgt-fru-info-storage-def-v1-0-rev-1-3-spec-update.pdf">IPMI specification</a> to determine field meaning and determine how to fill in those fields. They must be IPMI-compliant.</p>
</div>
<div class="section" id="ipmi-oem-xilinx-defined-record-fields">
<h2>IPMI OEM Xilinx-defined Record Fields<a class="headerlink" href="#ipmi-oem-xilinx-defined-record-fields" title="Permalink to this heading">¶</a></h2>
<p>For IPMI OEM Record, they are free-form in IPMI Specification. The SOM and CC from Xilinx uses Xilinx-defined format for those record, which custom CC vendor can choose to reference and/or use their own definition.</p>
<div class="section" id="board-info-area-record-custom-mfg-info">
<h3>Board Info Area Record Custom Mfg Info<a class="headerlink" href="#board-info-area-record-custom-mfg-info" title="Permalink to this heading">¶</a></h3>
<p>In the Board Info Area Record for Kria SOM and its carrier card, there are additional custom Mfg. Info fields. They are defined by Xilinx as following, but a carrier card manufactured can use the field anyway they like.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Start   Location</th>
<th>Length   (in Bytes)</th>
<th>Description</th>
<th>Stored Format</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x43</td>
<td>1</td>
<td>Revision Type-Length</td>
<td>Binary</td>
<td>Bits 7:6 - format<br> 11 indicates ASCII<br>Bits 5:0 - length</td>
</tr>
<tr>
<td>0x44</td>
<td>8</td>
<td>Revision Number</td>
<td>ASCII</td>
<td>Indicates the board PWA revision capturing PCB + BOM + rework level. Unused Bytes are 0x0 filled. Value assigned at time of board manufacturing.</td>
</tr>
<tr>
<td>0x4C</td>
<td>1</td>
<td>PCIe Info Type/length byte</td>
<td>Binary</td>
<td>Bits 7:6 - format<br> 00 indicates Binary <br>Bits 5:0 - length</td>
</tr>
<tr>
<td>0x4D</td>
<td>8</td>
<td>PCIe Info</td>
<td>Binary</td>
<td>Vendor ID – 2 bytes<br>Device ID – 2 bytes<br>SubVendor ID – 2 bytes<br>SubDevice ID – 2 bytes</td>
</tr>
<tr>
<td>0x55</td>
<td>1</td>
<td>UUID Type/length byte</td>
<td>Binary</td>
<td>Bits 7:6 - format<br> 00 indicates Binary <br>Bits 5:0 - length</td>
</tr>
<tr>
<td>0x56</td>
<td>16</td>
<td>UUID</td>
<td>Binary</td>
<td>UUID. Universal Unique Identifier. SOM use this field with random UUID to support customer implemented device enrollment functionalities.</td>
</tr>
</tbody>
</table></div>
<div class="section" id="mac-addr-multirecords">
<h3>MAC Addr MultiRecords<a class="headerlink" href="#mac-addr-multirecords" title="Permalink to this heading">¶</a></h3>
<p>The SOM MAC Addr MultiRecord is a OEM Record of type 0xD2 (“Xilinx MAC Addr Multi Record” defined by Xilinx), manufacturer of Carrier card can choose to follow the same format to define their MAC address, but its not required.</p>
<p>This is the Xilinx definition for its MAC Addr MultiRecord.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Size (in Bytes)</th>
<th>Data Description</th>
<th>Stored Format</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Record   Type (OEM)</td>
<td>Binary</td>
<td>OEM Record - set to 0xD2 (free form format)</td>
</tr>
<tr>
<td>1</td>
<td>Type</td>
<td>Binary</td>
<td>set to 0x02 or 0x82 (Bit 7 on means last record)</td>
</tr>
<tr>
<td>1</td>
<td>Length</td>
<td>Binary</td>
<td>Data length starting after Header Check Sum to end of record - this indicates how many MAC ID fields are present</td>
</tr>
<tr>
<td>1</td>
<td>Record Check Sum</td>
<td>Binary</td>
<td>Sum over bytes after Header Checksum plus this checksum should equal 00.</td>
</tr>
<tr>
<td>1</td>
<td>Header Check Sum</td>
<td>Binary</td>
<td>Sum over last 4 bytes plus this checksum = 00.</td>
</tr>
<tr>
<td>3</td>
<td>IANA ID</td>
<td>Binary</td>
<td>Internet Assigned Numbers Authority</td>
</tr>
<tr>
<td>1</td>
<td>Version Number</td>
<td>Binary</td>
<td>Version number - 0x31 for Device Under Test for characterization/ evaluation MAC ID’s</td>
</tr>
<tr>
<td>6</td>
<td>MAC ID 0</td>
<td>Binary</td>
<td>MAC ID</td>
</tr>
<tr>
<td>6</td>
<td>MAC ID 1</td>
<td>Binary</td>
<td>MAC ID - if Length field is 16 or greater</td>
</tr>
<tr>
<td>6</td>
<td>MAC ID 2</td>
<td>Binary</td>
<td>MAC ID - if length field is 22 or greater</td>
</tr>
<tr>
<td>6</td>
<td>MAC ID 3</td>
<td>Binary</td>
<td>MAC ID - if length field is 28 or greater</td>
</tr>
</tbody>
</table><p>While the SOM itself support only 1 MAC ID for  PS primary Ethernet, each CC card have different numbers of MAC IDs dependent on how many Ethernet PHYs are put on the CC.</p>
<p>SOM EEPROM for this entry has a length of 0x0A (10) and have the following MAC ID definition:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Data Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAC ID 0</td>
<td>SOM PS Primary Ethernet MAC ID</td>
</tr>
</tbody>
</table><p>The SCK-KV-G carrier card only supports a single SOM driven Ethernet interface. Therefore, an incremental MAC Address record is not required.</p>
<p>The SCK-KR-G carrier card has 3 additional Ethernet interface (4 total including the SOM-driven one), thus EEPROM for this entry has a length of 0x16 (22) and have the following MAC ID definition:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Data Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAC ID 0</td>
<td>SOM PS secondary Ethernet #1 MAC ID</td>
</tr>
<tr>
<td>MAC ID 1</td>
<td>SOM PL Ethernet #0 MAC ID</td>
</tr>
<tr>
<td>MAC ID 2</td>
<td>SOM PL Ethernet #1 MAC ID</td>
</tr>
</tbody>
</table></div>
<div class="section" id="memory-config-multirecord">
<h3>Memory Config MultiRecord<a class="headerlink" href="#memory-config-multirecord" title="Permalink to this heading">¶</a></h3>
<p>The Xilinx Free Form Record with OEM record type 0xD3 is for “Xilinx Memory Config MultiRecord” and free form. manufacturer of Carrier card can choose to have a record following the same format but it is not required.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Start location (hex)</th>
<th>Length(in decimal Bytes)</th>
<th>Data Description</th>
<th>Stored Format</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x89</td>
<td>1</td>
<td>Record   Type (OEM)</td>
<td>Binary</td>
<td>Set to 0xD3</td>
</tr>
<tr>
<td>0x8A</td>
<td>1</td>
<td>Record Format</td>
<td>Binary</td>
<td>set to 0x02 or 0x82 (Bit 7 on means last record)</td>
</tr>
<tr>
<td>0x8B</td>
<td>1</td>
<td>Length</td>
<td>Binary</td>
<td>length of data after Header Checksum - 0x57 (87) for   K26 SOM</td>
</tr>
<tr>
<td>0x8C</td>
<td>1</td>
<td>Record Check Sum</td>
<td>Binary</td>
<td>Sum over bytes after Header Checksum plus   this checksum should equal 00.</td>
</tr>
<tr>
<td>0x8D</td>
<td>1</td>
<td>Header Check Sum</td>
<td>Binary</td>
<td>Sum over last 4 bytes plus this checksum should   equal 00.</td>
</tr>
<tr>
<td>0x8E</td>
<td>3</td>
<td>IANA ID</td>
<td>Binary</td>
<td>(Internet Assigned Numbers Authority)</td>
</tr>
<tr>
<td>0x91</td>
<td>8</td>
<td>“Memory: “</td>
<td>ASCII</td>
<td>Memory Type Field Name identifier.</td>
</tr>
<tr>
<td>0x99</td>
<td>12</td>
<td>Primary boot device memory definition<br>e.g. “QSPI:512Mb”</td>
<td>ASCII</td>
<td>Describes primary NV memory device. If no primary   device note “None”. <br>Unused characters are spaces: 0x20 <br> “b”   means bit, “B” means byte</td>
</tr>
<tr>
<td>0xA5</td>
<td>1</td>
<td>Memory Type Field end</td>
<td>Binary</td>
<td>Set to 0x00</td>
</tr>
<tr>
<td>0xA6</td>
<td>8</td>
<td>“Memory: ”</td>
<td>ASCII</td>
<td>Memory Type Field Name identifier.</td>
</tr>
<tr>
<td>0xAE</td>
<td>12</td>
<td>SOM secondary boot device memory <br>e.g. “eMMC:16GB” <br>e.g. “eMMC:32GB”</td>
<td>ASCII</td>
<td>Describes secondary NV memory device. If no   secondary boot device note “None”. <br> Unused characters are spaces:   0x20 <br> “b” means bit, “B” means byte</td>
</tr>
<tr>
<td>0xBA</td>
<td>1</td>
<td>Memory Type Field end</td>
<td>Binary</td>
<td>Set to 0x00</td>
</tr>
<tr>
<td>0xBB</td>
<td>8</td>
<td>“Memory: ”</td>
<td>ASCII</td>
<td>Memory Type Field Name identifier.</td>
</tr>
<tr>
<td>0xC3</td>
<td>12</td>
<td>SOM PS DDR memory<br>e.g. “PSDDR4:4GB”<br>e.g. “PSDDR4:2GB”</td>
<td>ASCII</td>
<td>Describes PS MIO based DDR configuration. If no PS   DDR note “None”. <br> Unused characters are spaces: 0x20 <br> “b”   means bit, “B” means byte</td>
</tr>
<tr>
<td>0xCF</td>
<td>1</td>
<td>Memory Type Field end</td>
<td>Binary</td>
<td>Set to 0x00</td>
</tr>
<tr>
<td>0xD0</td>
<td>8</td>
<td>“Memory: ”</td>
<td>ASCII</td>
<td>Memory Type Field Name identifier.</td>
</tr>
<tr>
<td>0xD8</td>
<td>12</td>
<td>SOM PL DDR memory <br>e.g. “PLDDR4:None”</td>
<td>ASCII</td>
<td>Describes PL based DDR configuration. If no PL DDR   note “None”. <br> Unused characters are spaces: 0x20 <br> “b”   means bit, “B” means byte</td>
</tr>
<tr>
<td>0xE4</td>
<td>1</td>
<td>Memory Type Field end</td>
<td>Binary</td>
<td>Set to 0x00</td>
</tr>
</tbody>
</table><div class="section" id="license">
<h4>License<a class="headerlink" href="#license" title="Permalink to this heading">¶</a></h4>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.</p>
<p>You may obtain a copy of the License at
<a class="reference external" href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></p>
<p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<p class="sphinxhide" align="center">Copyright&copy; 2023 Xilinx</p></div>
</div>
</div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../ipmi_eeprom_landing.html" class="btn btn-neutral float-left" title="IPMI EEPROM Design Guide" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on February 3, 2023.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>