module register_file(
  input logic clk,
  input logic reset_n,
  
  //Read register addresses
  input logic [4:0] rs1_addr,
  input logic [4:0] rs2_addr,
  
  //Write port
  input logic [4:0] rd_addr,
  input logic rf_wr_en,
  input logic [31:0] wr_data,
  
  //Read Data outputs
  output logic [31:0] rs1_data,
  output logic [31:0] rs2_data
);
  //Register file 32 x 32 
  logic [31:0] regs [0:31];
  
  always_ff @(posedge clk or negedge reset_n) begin
    if (!reset_n) begin
      integer i;
      //Reset all registers to 0
        for (i = 0; i < 32; i = i + 1) 
          regs[i] = 32'd0;
    end else if (rf_wr_en && (rd_addr != 5'd0)) begin
      regs[rd_addr] = wr_data;
    end 
  end
  
  assign rs1_data = regs[rs1_addr];
  assign rs2_data = regs[rs2_addr];
  
endmodule