<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="LedRun_microblaze_0_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_clk_wiz_0_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_axi_gpio_0_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_mdm_1_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_dlmb_v10_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_ilmb_v10_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="LedRun_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="LedRun_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_lmb_bram_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

