
---------- Begin Simulation Statistics ----------
final_tick                                20334905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    228                       # Simulator instruction rate (inst/s)
host_mem_usage                                8308664                       # Number of bytes of host memory used
host_op_rate                                      235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31315.91                       # Real time elapsed on the host
host_tick_rate                                 532202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7151267                       # Number of instructions simulated
sim_ops                                       7348832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016666                       # Number of seconds simulated
sim_ticks                                 16666391875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.102265                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  214681                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               225737                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                444                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4349                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3422                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4117                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              695                       # Number of indirect misses.
system.cpu.branchPred.lookups                  256694                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10623                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          650                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1543395                       # Number of instructions committed
system.cpu.committedOps                       1575695                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153485                       # CPI: cycles per instruction
system.cpu.discardedOps                         10824                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             869683                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           399531                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1623354                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317109                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      325                       # number of quiesce instructions executed
system.cpu.numCycles                          4867073                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       325                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1079500     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                    743      0.05%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81236      5.16%     73.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                414216     26.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1575695                       # Class of committed instruction
system.cpu.quiesceCycles                     21799154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3243719                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             134199                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          176                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3245                       # Transaction distribution
system.membus.trans_dist::ReadExReq               111                       # Transaction distribution
system.membus.trans_dist::ReadExResp              111                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           211                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 739830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       211712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       211712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11808320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            548773                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001425                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037722                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  547991     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     782      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              548773                       # Request fanout histogram
system.membus.reqLayer6.occupancy           881522150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7266374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9452843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1405625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5710005                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          778662780                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17113000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1440018250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1207889442                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3932225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2949169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3932225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10813618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3932225                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2949169                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6881393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3932225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6881393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6881393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17695012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2949169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6881393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9830562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2949169                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1014017                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3963185                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2949169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9830562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1014017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13793747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       209189                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       209189    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       209189                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    459756000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1929420611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11796674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27525574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1968742860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39322248                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39382249                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78704498                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1968742860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51178924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27525574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2047447357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35390023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    928005060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    176950117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1140345201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511189228                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    526918128                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1038107356                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35390023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1439194289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    703868245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2178452557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       211776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       213248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       211776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       211776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3309                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12706770                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        88321                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12795091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12706770                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12706770                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12706770                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        88321                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12795091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3224576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    499392554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1014017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1148179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501614750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         798733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11796674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    176950117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3932225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193477750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         798733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11856675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    676342671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3932225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1014017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1148179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            695092500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50384                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4199318995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7622502745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32201.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58451.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        67                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46848                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    134                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.733985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.453566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.153314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          362      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          333      2.69%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      1.62%      7.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.31%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          190      1.53%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          192      1.55%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          239      1.93%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          164      1.32%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10536     85.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12379                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     675.761658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1504.784701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           145     75.13%     75.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.04%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      8.81%     84.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.52%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.55%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.04%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.63%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      3.11%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.52%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      1.04%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.11%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     261.098446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.651861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    414.903384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     66.32%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      4.15%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      3.11%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.52%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.52%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.07%     76.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.52%     77.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.52%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.52%     78.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.59%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     19.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8346048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3225088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360108                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3224576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       500.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16666170000                       # Total gap between requests
system.mem_ctrls.avgGap                      92070.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8309184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60000.989266310535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 498559259.995799243450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1014016.718600647990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1117458.424095767317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 890894.688626178773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11796674.497670780867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 176888676.452053010464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3932224.832556927111                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1472375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7587580705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18708420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14741245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19867122680                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5174455125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311553298125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4427799625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73618.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58344.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70597.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49301.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  95515012.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1684392.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6761139.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4324023.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13389573070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    901740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2375083930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 650                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     41921858.846154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    217538859.669647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       967875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6710300875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13624604125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       729518                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           729518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       729518                       # number of overall hits
system.cpu.icache.overall_hits::total          729518                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3309                       # number of overall misses
system.cpu.icache.overall_misses::total          3309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    144527500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144527500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144527500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144527500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       732827                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       732827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       732827                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       732827                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43677.092777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43677.092777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43677.092777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43677.092777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3309                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139478625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139478625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139478625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139478625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42151.291931                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42151.291931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42151.291931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42151.291931                       # average overall mshr miss latency
system.cpu.icache.replacements                   3108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       729518                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          729518                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       732827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       732827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43677.092777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43677.092777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139478625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139478625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42151.291931                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42151.291931                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.147429                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              895173                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            288.022201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.147429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.783491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.783491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1468962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1468962                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       132611                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           132611                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       132611                       # number of overall hits
system.cpu.dcache.overall_hits::total          132611                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          419                       # number of overall misses
system.cpu.dcache.overall_misses::total           419                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34136750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34136750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34136750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34136750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133030                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81471.957041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81471.957041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81471.957041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81471.957041                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          176                       # number of writebacks
system.cpu.dcache.writebacks::total               176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25369125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25369125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25369125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25369125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78786.102484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78786.102484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78786.102484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78786.102484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.782486                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.782486                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16331250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16331250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77399.289100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77399.289100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16001750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16001750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75837.677725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75837.677725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21809.077810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21809.077810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17805500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17805500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85603.365385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85603.365385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9367375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9367375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84390.765766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84390.765766                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1875676500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1875676500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.041444                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.041444                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        48447                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        48447                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       132062                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       132062                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1823593275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1823593275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13808.614704                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13808.614704                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.756103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.553623                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.756103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1976514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1976514                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20334905000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20335097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    228                       # Simulator instruction rate (inst/s)
host_mem_usage                                8308664                       # Number of bytes of host memory used
host_op_rate                                      235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31316.00                       # Real time elapsed on the host
host_tick_rate                                 532207                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7151276                       # Number of instructions simulated
sim_ops                                       7348847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016667                       # Number of seconds simulated
sim_ticks                                 16666584375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.101466                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  214683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               225741                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4351                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3422                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4117                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              695                       # Number of indirect misses.
system.cpu.branchPred.lookups                  256701                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10626                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          650                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1543404                       # Number of instructions committed
system.cpu.committedOps                       1575710                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153666                       # CPI: cycles per instruction
system.cpu.discardedOps                         10831                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             869702                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           399534                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1623602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317091                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      325                       # number of quiesce instructions executed
system.cpu.numCycles                          4867381                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       325                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1079508     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                    743      0.05%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81242      5.16%     73.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                414216     26.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1575710                       # Class of committed instruction
system.cpu.quiesceCycles                     21799154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3243779                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130680                       # Transaction distribution
system.membus.trans_dist::ReadResp             134202                       # Transaction distribution
system.membus.trans_dist::WriteReq              53369                       # Transaction distribution
system.membus.trans_dist::WriteResp             53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          178                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3246                       # Transaction distribution
system.membus.trans_dist::ReadExReq               111                       # Transaction distribution
system.membus.trans_dist::ReadExResp              111                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           213                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       180509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        180509                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       361959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       361018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 739838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       211776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       211776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11808640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            548775                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001425                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037722                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  547993     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     782      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              548775                       # Request fanout histogram
system.membus.reqLayer6.occupancy           881536150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7266374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9454218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1405625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5721505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          778662780                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17118000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       136704                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299863                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299863                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       733184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       873134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11730944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13886440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1440018250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1207889442                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    710743000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3932179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2949135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3932179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10813493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3932179                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2949135                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6881314                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3932179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6881314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6881314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17694807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2949135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6881314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9830449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2949135                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1014005                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3963140                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2949135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9830449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1014005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13793588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50176                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50176                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       352256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       361018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11272192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11552236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       209189                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       209189    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       209189                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    459756000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701828000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1929398326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11796538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27525256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1968720121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39321794                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39381794                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78703589                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1968720121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51178333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27525256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2047423709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35389615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    927994342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    176948074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1140332030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511183324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    526912042                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1038095366                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35389615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1439177666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    703860115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2178427396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       211776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       213248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       211776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       211776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3309                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12706623                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        88320                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12794943                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12706623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12706623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12706623                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        88320                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12794943                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3224704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    499386786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1014005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1155846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501616637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         806404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11796538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    176948074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3932179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193483195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         806404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11856539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    676334859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3932179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1014005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1155846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            695099832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50386                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4199318995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7622555245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32201.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58451.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        67                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46848                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    134                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.733985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.453566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.153314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          362      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          333      2.69%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      1.62%      7.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.31%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          190      1.53%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          192      1.55%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          239      1.93%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          164      1.32%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10536     85.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12379                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     675.761658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1504.784701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           145     75.13%     75.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.04%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      8.81%     84.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.52%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.55%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.04%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.63%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      3.11%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.52%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      1.04%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.11%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     261.098446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.651861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    414.903384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            128     66.32%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      4.15%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      3.11%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.52%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.52%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.07%     76.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.52%     77.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.52%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.52%     78.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.59%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     19.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8346176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3225088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360236                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3224704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       500.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16666613750                       # Total gap between requests
system.mem_ctrls.avgGap                      92070.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8309184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60000.296251462736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 498553501.607914149761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1014005.006649720250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1125125.555307429284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 890884.398741718731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11796538.245407585055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 176886633.377752274275                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3932179.415135861840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1472375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7587580705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18708420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14793745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19867122680                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5174455125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311553298125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4427799625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73618.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58344.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70597.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49148.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94605346.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1684392.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6761139.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4324023.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13389573070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    901740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2375276430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 650                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     41921858.846154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    217538859.669647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       967875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6710493375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13624604125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       729533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           729533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       729533                       # number of overall hits
system.cpu.icache.overall_hits::total          729533                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3309                       # number of overall misses
system.cpu.icache.overall_misses::total          3309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    144570625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144570625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144570625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144570625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       732842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       732842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       732842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       732842                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43690.125416                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43690.125416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43690.125416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43690.125416                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3309                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139520125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139520125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139520125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139520125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42163.833484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42163.833484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42163.833484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42163.833484                       # average overall mshr miss latency
system.cpu.icache.replacements                   3109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       729533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          729533                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144570625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144570625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       732842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       732842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43690.125416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43690.125416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139520125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139520125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42163.833484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42163.833484                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.147451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2345789                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            667.935364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.147451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.783491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.783491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1468993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1468993                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       132615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           132615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       132615                       # number of overall hits
system.cpu.dcache.overall_hits::total          132615                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          421                       # number of overall misses
system.cpu.dcache.overall_misses::total           421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34256750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34256750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34256750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34256750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133036                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133036                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81369.952494                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81369.952494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81369.952494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81369.952494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          178                       # number of writebacks
system.cpu.dcache.writebacks::total               178                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25486375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25486375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25486375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25486375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7567750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78661.651235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78661.651235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78661.651235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78661.651235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.782486                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.782486                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16451250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16451250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77235.915493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77235.915493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7567750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75676.056338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75676.056338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21809.077810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21809.077810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17805500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17805500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85603.365385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85603.365385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9367375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9367375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84390.765766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84390.765766                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       180509                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1875676500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1875676500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.041444                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.041444                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        48447                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        48447                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       132062                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       132062                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1823593275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1823593275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13808.614704                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13808.614704                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.756059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              136904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.760766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.756059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1976540                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1976540                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20335097500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
