Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 26 21:38:52 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l0/FSM_sequential_cur_state0_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PCU_DUT/l0/FSM_sequential_cur_state0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l0/FSM_sequential_cur_state0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l1/FSM_sequential_cur_state0_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PCU_DUT/l1/FSM_sequential_cur_state0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l1/FSM_sequential_cur_state0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l2/FSM_sequential_cur_state0_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PCU_DUT/l2/FSM_sequential_cur_state0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l2/FSM_sequential_cur_state0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l3/FSM_sequential_cur_state0_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PCU_DUT/l3/FSM_sequential_cur_state0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PCU_DUT/l3/FSM_sequential_cur_state0_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.715        0.000                      0               127149        0.086        0.000                      0               127149        3.000        0.000                       0                 16591  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.715        0.000                      0               127149        0.086        0.000                      0               127149        8.750        0.000                       0                 16587  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 0.456ns (2.431%)  route 18.304ns (97.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 18.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.304    17.942    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/DIB
    SLICE_X88Y62         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.608    18.588    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/WCLK
    SLICE_X88Y62         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/RAMB/CLK
                         clock pessimism              0.487    19.075    
                         clock uncertainty           -0.084    18.992    
    SLICE_X88Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.657    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39360_39423_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -17.942    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.746ns  (logic 0.456ns (2.433%)  route 18.290ns (97.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.290    17.928    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/DIB
    SLICE_X88Y68         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.602    18.582    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/WCLK
    SLICE_X88Y68         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/RAMB/CLK
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.651    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40256_40319_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -17.928    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.743ns  (logic 0.456ns (2.433%)  route 18.287ns (97.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 18.581 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.287    17.925    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/DIB
    SLICE_X88Y69         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.601    18.581    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/WCLK
    SLICE_X88Y69         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/RAMB/CLK
                         clock pessimism              0.487    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X88Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.650    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40384_40447_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.718ns  (logic 0.456ns (2.436%)  route 18.262ns (97.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.262    17.901    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/DIB
    SLICE_X84Y69         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.599    18.579    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/WCLK
    SLICE_X84Y69         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/RAMB/CLK
                         clock pessimism              0.487    19.066    
                         clock uncertainty           -0.084    18.983    
    SLICE_X84Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.648    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40576_40639_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 0.456ns (2.443%)  route 18.213ns (97.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.213    17.852    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/DIB
    SLICE_X80Y71         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.591    18.571    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/WCLK
    SLICE_X80Y71         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/RAMB/CLK
                         clock pessimism              0.487    19.058    
                         clock uncertainty           -0.084    18.975    
    SLICE_X80Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.640    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40000_40063_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.662ns  (logic 0.456ns (2.443%)  route 18.206ns (97.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.206    17.844    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/DIB
    SLICE_X88Y67         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.604    18.584    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/WCLK
    SLICE_X88Y67         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/RAMB/CLK
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X88Y67         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.653    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_39999_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.659ns  (logic 0.456ns (2.444%)  route 18.203ns (97.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.203    17.841    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/DIB
    SLICE_X88Y61         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.609    18.589    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/WCLK
    SLICE_X88Y61         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/RAMB/CLK
                         clock pessimism              0.487    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X88Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.658    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_38976_39039_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 0.456ns (2.447%)  route 18.175ns (97.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.175    17.814    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/DIB
    SLICE_X84Y67         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.602    18.582    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/WCLK
    SLICE_X84Y67         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/RAMB/CLK
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X84Y67         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.651    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36928_36991_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.627ns  (logic 0.456ns (2.448%)  route 18.171ns (97.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 18.578 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.171    17.809    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/DIB
    SLICE_X84Y71         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.598    18.578    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/WCLK
    SLICE_X84Y71         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/RAMB/CLK
                         clock pessimism              0.487    19.065    
                         clock uncertainty           -0.084    18.982    
    SLICE_X84Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.647    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_40128_40191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 PCU_DUT/pdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 0.456ns (2.447%)  route 18.177ns (97.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.722    -0.818    PCU_DUT/CLK
    SLICE_X0Y88          FDCE                                         r  PCU_DUT/pdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  PCU_DUT/pdata_reg[7]/Q
                         net (fo=1024, routed)       18.177    17.815    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/DIB
    SLICE_X84Y65         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       1.604    18.584    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/WCLK
    SLICE_X84Y65         RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/RAMB/CLK
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X84Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    18.653    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36864_36927_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.815    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.661%)  route 0.161ns (53.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.603    -0.561    PCU_DUT/CLK
    SLICE_X0Y90          FDCE                                         r  PCU_DUT/paddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  PCU_DUT/paddr_reg[4]/Q
                         net (fo=20480, routed)       0.161    -0.259    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD4
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.345    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.661%)  route 0.161ns (53.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.603    -0.561    PCU_DUT/CLK
    SLICE_X0Y90          FDCE                                         r  PCU_DUT/paddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  PCU_DUT/paddr_reg[4]/Q
                         net (fo=20480, routed)       0.161    -0.259    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD4
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.345    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.661%)  route 0.161ns (53.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.603    -0.561    PCU_DUT/CLK
    SLICE_X0Y90          FDCE                                         r  PCU_DUT/paddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  PCU_DUT/paddr_reg[4]/Q
                         net (fo=20480, routed)       0.161    -0.259    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD4
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.345    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.661%)  route 0.161ns (53.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.603    -0.561    PCU_DUT/CLK
    SLICE_X0Y90          FDCE                                         r  PCU_DUT/paddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  PCU_DUT/paddr_reg[4]/Q
                         net (fo=20480, routed)       0.161    -0.259    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD4
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.345    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.749%)  route 0.277ns (66.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[0]/Q
                         net (fo=20480, routed)       0.277    -0.144    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD0
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.235    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.749%)  route 0.277ns (66.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[0]/Q
                         net (fo=20480, routed)       0.277    -0.144    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD0
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.235    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.749%)  route 0.277ns (66.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[0]/Q
                         net (fo=20480, routed)       0.277    -0.144    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD0
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.235    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.749%)  route 0.277ns (66.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[0]/Q
                         net (fo=20480, routed)       0.277    -0.144    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/ADDRD0
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.876    -0.797    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/WCLK
    SLICE_X2Y90          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y90          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.235    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9151_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[3]/Q
                         net (fo=20480, routed)       0.209    -0.213    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/ADDRD3
    SLICE_X2Y89          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.875    -0.798    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/WCLK
    SLICE_X2Y89          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMA/CLK
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y89          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.306    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 PCU_DUT/paddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.602    -0.562    PCU_DUT/CLK
    SLICE_X0Y89          FDCE                                         r  PCU_DUT/paddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  PCU_DUT/paddr_reg[3]/Q
                         net (fo=20480, routed)       0.209    -0.213    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/ADDRD3
    SLICE_X2Y89          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_dut/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_dut/inst/clkout1_buf/O
                         net (fo=16585, routed)       0.875    -0.798    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/WCLK
    SLICE_X2Y89          RAMD64E                                      r  VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMB/CLK
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y89          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.306    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8512_8575_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y107     DCU_DUT/hs_de_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X1Y107     DCU_DUT/hsync_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y101    DCU_DUT/mouse_en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y111    DCU_DUT/vrgb_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y111    DCU_DUT/vrgb_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y111    DCU_DUT/vrgb_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y111    DCU_DUT/vrgb_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y111    DCU_DUT/vrgb_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y57     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_25664_25727_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y166    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29632_29695_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y166    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29632_29695_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y166    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29632_29695_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y62     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_37504_37567_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y62     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_37504_37567_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y62     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_37504_37567_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y144    VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_41472_41535_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y87     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_41472_41535_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y87     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_41472_41535_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y22      VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y22      VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y33     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y33     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y33     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X74Y33     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13760_13823_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y18     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17855_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y18     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17855_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y18     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17855_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y18     VRAM_DUT/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17855_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_dut/inst/mmcm_adv_inst/CLKFBOUT



