// Seed: 3020978547
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout supply1 id_1;
  logic id_3;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output logic id_2
);
  logic id_4;
  ;
  assign id_2 = 1'b0;
  always_comb id_2 <= !1;
  logic id_5;
  logic id_6;
  ;
  wire id_7, id_8;
  logic id_9 = ~id_7;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign id_0 = 1'b0;
  wire id_13;
  assign id_1 = -1;
  wire id_14;
  wire id_15;
  assign id_4 = id_8;
endmodule
