
---------- Begin Simulation Statistics ----------
final_tick                               158140159375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1025                       # Simulator instruction rate (inst/s)
host_mem_usage                               29163728                       # Number of bytes of host memory used
host_op_rate                                     1051                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131622.82                       # Real time elapsed on the host
host_tick_rate                                 379900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134956341                       # Number of instructions simulated
sim_ops                                     138376378                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050003                       # Number of seconds simulated
sim_ticks                                 50003484375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.767046                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386753                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               478850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4299                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31239                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            522931                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48754                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57785                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9031                       # Number of indirect misses.
system.cpu.branchPred.lookups                  894331                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  148645                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5797357                       # Number of instructions committed
system.cpu.committedOps                       6210778                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.653076                       # CPI: cycles per instruction
system.cpu.discardedOps                         92942                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4150667                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            890280                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383416                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8418984                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.376921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4179                       # number of quiesce instructions executed
system.cpu.numCycles                         15380831                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4611472     74.25%     74.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18037      0.29%     74.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                 970746     15.63%     90.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                610523      9.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6210778                       # Class of committed instruction
system.cpu.quiesceCycles                     64624744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6961847                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1805048                       # Transaction distribution
system.membus.trans_dist::ReadResp            1829729                       # Transaction distribution
system.membus.trans_dist::WriteReq             967151                       # Transaction distribution
system.membus.trans_dist::WriteResp            967151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4158                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22345                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1986                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5332                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        57882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        57882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         2907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5459140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5459140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5624236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1238336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1238336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       671232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       861958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               176791474                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2802119                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000160                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012643                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2801671     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     448      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2802119                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7231170350                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86306375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            59639259                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16874749                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88247095                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10990766097                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           96753250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       262144                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       262144                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        67584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         8192                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        73728                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5242515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1310629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6553143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1310629                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5242515                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6553143                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6553143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6553143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13106287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1965056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1965056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3743252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3743252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       200864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       266400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10862600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10977288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11416616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3213124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4261700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    173801488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175636496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    181665926                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19455779375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         12529446                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15782787359                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9643028000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14416915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      1310629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29489145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863772                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897829                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761601                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14416915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      1310629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43250746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19659430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897829                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027859                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925688                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19659430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27585118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1800802                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1800802                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       928768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       928768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        67664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5373960                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5459140                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2164548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    171966480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3371199                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3371199    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3371199                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7834840350                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9932723000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     59240456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     62582792                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1624600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1640260                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3264860                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     14810114                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     14914562                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       406150                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        51280                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       457430                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1184726559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31455088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35386974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1251568621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32489736                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32802914                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     65292650                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1217216295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64258002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35386974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1316861271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    170199720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57409536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228199080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     95028256                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    116391952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    211420208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42549930                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1794048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44362410                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23757064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3637252                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27394316                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6553143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3403757201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1148110711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5242515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4563663570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1900432684                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2327676830                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4228109514                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6553143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5304189884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3475787541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5242515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8791773083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1238336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        63296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1301632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1238336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1238336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19349                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          989                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20338                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24764994                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1265832                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26030826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24764994                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24764994                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24764994                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1265832                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26030826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       591684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    114556944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         405056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115655084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       266112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57409536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59707264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1789956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1807131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       897024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             932926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11832855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2290979227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8100555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2312940497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5321869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31455088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1148110711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1310629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1194062069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5321869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     43287943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3439089938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1310629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8100555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3507002566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     33832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2685604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000304822250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3238450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             992303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1807131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     932926                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1807131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   932926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58281                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59425150785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9028195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106823174535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32910.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59160.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1683729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  866903                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1807121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               932926                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 154660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       187934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.600764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.608426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.936481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5541      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5228      2.78%      5.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2947      1.57%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2864      1.52%      8.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2836      1.51%     10.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3153      1.68%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2365      1.26%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3083      1.64%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159917     85.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       187934                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     798.861886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1238.176151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1357     60.07%     60.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     60.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     60.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.13%     60.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.13%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          363     16.07%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           12      0.53%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.13%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     77.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          316     13.99%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           81      3.59%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      0.49%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.44%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.978752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.089701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.881907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1310     57.99%     57.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            23      1.02%     59.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.62%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.35%     59.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.09%     60.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.22%     60.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.18%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     60.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.18%     60.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     60.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     60.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     60.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     60.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.13%     61.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     61.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.09%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.09%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     61.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     61.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           81      3.59%     65.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          789     34.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115560896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59706816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115655084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59707264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2311.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1194.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2312.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1194.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50001451500                       # Total gap between requests
system.mem_ctrls.avgGap                      18248.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       591684                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114468880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       397632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       266752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57408448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11832855.397889459506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2289218070.115738868713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027858.683597986819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7952085.839018093422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5334668.240307004191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31455087.973556846380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1148088952.551119089127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863771.993389211595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1310628.665564868599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1789956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4158                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       897024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    744159670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105681474810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    124681970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    272858085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 100375616890                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24693719765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 901111824245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7534461420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3405367125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80397.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59041.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     78416.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43112.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24140360.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1004790.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1004557.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1226312.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3325553.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         92740215.599994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64729979.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3284084137.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1296546416.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     924063966.937455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     299951181.600020                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6440821517.587672                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.807454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15270077545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32031728205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665685.839914                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2562144.028570                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19515375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117747258250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40392901125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1804472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1804472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1804472                       # number of overall hits
system.cpu.icache.overall_hits::total         1804472                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19349                       # number of overall misses
system.cpu.icache.overall_misses::total         19349                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    837726875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    837726875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    837726875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    837726875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1823821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1823821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1823821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1823821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010609                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43295.616053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43295.616053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43295.616053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43295.616053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    807753125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    807753125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    807753125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    807753125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41746.504987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41746.504987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41746.504987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41746.504987                       # average overall mshr miss latency
system.cpu.icache.replacements                  19184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1804472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1804472                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19349                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    837726875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    837726875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1823821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1823821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43295.616053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43295.616053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    807753125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    807753125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41746.504987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41746.504987                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.609421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17413139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            907.690732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.609421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3666991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3666991                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1536746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1536746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1536746                       # number of overall hits
system.cpu.dcache.overall_hits::total         1536746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9082                       # number of overall misses
system.cpu.dcache.overall_misses::total          9082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    652347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    652347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    652347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    652347000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1545828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1545828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1545828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1545828                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71828.561991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71828.561991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71828.561991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71828.561991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4158                       # number of writebacks
system.cpu.dcache.writebacks::total              4158                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    521367375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    521367375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    521367375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    521367375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92274250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92274250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004734                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71244.516945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71244.516945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71244.516945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71244.516945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.588660                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.588660                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       969408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          969408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    390609250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    390609250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       974758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       974758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73011.074766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73011.074766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4246                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4246                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    381534750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    381534750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92274250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92274250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71555.654539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71555.654539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.041922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.041922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       567338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         567338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    261737750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    261737750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       571070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       571070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70133.373526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70133.373526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38383                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38383                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139832625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139832625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70409.176737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70409.176737                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              710897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.130346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6190631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6190631                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158140159375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158142123750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1025                       # Simulator instruction rate (inst/s)
host_mem_usage                               29172572                       # Number of bytes of host memory used
host_op_rate                                     1051                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131639.03                       # Real time elapsed on the host
host_tick_rate                                 379868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134958121                       # Number of instructions simulated
sim_ops                                     138378576                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50005448750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.753398                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386854                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               479056                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4299                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31261                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            522979                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48754                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57785                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9031                       # Number of indirect misses.
system.cpu.branchPred.lookups                  894640                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  148733                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5799137                       # Number of instructions committed
system.cpu.committedOps                       6212976                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.652804                       # CPI: cycles per instruction
system.cpu.discardedOps                         92992                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4151814                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            890749                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383589                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8419930                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.376960                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4179                       # number of quiesce instructions executed
system.cpu.numCycles                         15383974                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4612751     74.24%     74.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18038      0.29%     74.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                 971244     15.63%     90.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                610942      9.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6212976                       # Class of committed instruction
system.cpu.quiesceCycles                     64624744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6964044                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1805048                       # Transaction distribution
system.membus.trans_dist::ReadResp            1829738                       # Transaction distribution
system.membus.trans_dist::WriteReq             967151                       # Transaction distribution
system.membus.trans_dist::WriteResp            967151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4160                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22352                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1986                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        57891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        57891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         2910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5459140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5459140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5624263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1238528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1238528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        63360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       862470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               176792178                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2802128                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000160                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012657                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2801679     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     449      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2802128                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7231193725                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86306375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            59650759                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16874749                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88280970                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10990766097                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           96768250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       262144                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       262144                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        67584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         8192                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        73728                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5242309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1310577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6552886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1310577                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5242309                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6552886                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6552886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6552886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13105772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1965056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1965056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3743252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3743252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       200864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       266400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10862600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10977288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11416616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3213124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4261700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    173801488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175636496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    181665926                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19455779375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         12529446                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15782787359                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9643028000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14416349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      1310577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29487987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863463                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897597                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761060                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14416349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      1310577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43249047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19658658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897597                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027779                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925376                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19658658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27584034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1800802                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1800802                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       928768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       928768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        67664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5373960                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5459140                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2164548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    171966480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    174691180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3371199                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3371199    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3371199                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7834840350                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9932723000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     59244584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     62586920                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1624684                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1640260                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3264944                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     14811146                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     14915594                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       406171                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        51280                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       457451                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1184762570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31453852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35385584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1251602007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32490139                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32801625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     65291765                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1217252710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64255478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35385584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1316893772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    170223288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57409536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228222648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     95040040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    116391952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    211431992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42555822                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1794048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44368302                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23760010                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3637252                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27397262                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6552886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3404094799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1148065610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5242309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4563955603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1900593683                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2327585391                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4228179074                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6552886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5304688482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3475651001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5242309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8792134677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1238528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        63360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1301888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1238528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1238528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        19352                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          990                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20342                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24767861                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1267062                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26034923                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24767861                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24767861                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24767861                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1267062                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26034923                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       591684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    114556944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         405376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115655404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       266240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57409536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59707392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1789956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1807136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       897024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             932928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11832391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2290889230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8106637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2312856037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5324220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31453852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1148065610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1310577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1194017722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5324220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     43286243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3438954840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1310577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8106637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3506873758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     33832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2685604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000304822250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3238463                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             992303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1807136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     932928                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1807136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   932928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58281                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59425316410                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9028220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106823471410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32910.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59160.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1683729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  866903                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1807126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               932928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 154661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       187939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.582764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.567176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.963504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5544      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5229      2.78%      5.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2947      1.57%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2864      1.52%      8.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2836      1.51%     10.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3153      1.68%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2365      1.26%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3084      1.64%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159917     85.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       187939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     798.861886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1238.176151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1357     60.07%     60.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     60.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     60.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.13%     60.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.13%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          363     16.07%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           12      0.53%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.13%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     77.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          316     13.99%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           81      3.59%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      0.49%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.44%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.978752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.089701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.881907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1310     57.99%     57.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            23      1.02%     59.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.62%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.35%     59.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.09%     60.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.22%     60.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.18%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     60.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.18%     60.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     60.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     60.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     60.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     60.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.13%     61.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     61.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.09%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.09%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     61.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     61.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           81      3.59%     65.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          789     34.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115561216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59706816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115655404                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59707392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2310.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1194.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2312.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1194.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50005237500                       # Total gap between requests
system.mem_ctrls.avgGap                      18249.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       591684                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114468880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       397952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       266752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57408448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11832390.565238153562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2289128142.260696887970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027779.022780992324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7958172.758123683743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5334458.677365633659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31453852.316443815827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1148043851.921236753464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863463.079110953957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1310577.179851825582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1789956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       897024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    744159670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105681474810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    124681970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    273154960                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 100375616890                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24693719765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 901111824245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7534461420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3405367125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80397.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59041.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     78416.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43125.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24128754.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1004790.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1004557.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1226312.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3325553.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         92742682.724994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64731701.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3284093231.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1296546416.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     924116067.262455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     299951868.900020                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6440924751.787672                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.804459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15270077545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32033482580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665685.839914                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2562144.028570                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19515375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117749222625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40392901125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1805058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1805058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1805058                       # number of overall hits
system.cpu.icache.overall_hits::total         1805058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19352                       # number of overall misses
system.cpu.icache.overall_misses::total         19352                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    837855625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    837855625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    837855625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    837855625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1824410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1824410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1824410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1824410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010607                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010607                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010607                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010607                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43295.557307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43295.557307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43295.557307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43295.557307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        19352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19352                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    807877750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    807877750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    807877750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    807877750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010607                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010607                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010607                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010607                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41746.473233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41746.473233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41746.473233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41746.473233                       # average overall mshr miss latency
system.cpu.icache.replacements                  19187                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1805058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1805058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19352                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    837855625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    837855625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1824410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1824410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010607                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010607                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43295.557307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43295.557307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    807877750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    807877750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41746.473233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41746.473233                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.609515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            37995161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1935.467424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.609515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3668172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3668172                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1537676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1537676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1537676                       # number of overall hits
system.cpu.dcache.overall_hits::total         1537676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9088                       # number of overall misses
system.cpu.dcache.overall_misses::total          9088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    652858875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    652858875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    652858875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    652858875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1546764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1546764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1546764                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1546764                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71837.464239                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71837.464239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71837.464239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71837.464239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4160                       # number of writebacks
system.cpu.dcache.writebacks::total              4160                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42629                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    521870125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    521870125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    521870125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    521870125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92274250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92274250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004735                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71254.795877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71254.795877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71254.795877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71254.795877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.588660                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.588660                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       969919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          969919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    391121125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    391121125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       975275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       975275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73024.855302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73024.855302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4246                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4246                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    382037500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    382037500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92274250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92274250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71569.408018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71569.408018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.041922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.041922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       567757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         567757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    261737750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    261737750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       571489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       571489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70133.373526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70133.373526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38383                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38383                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139832625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139832625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70409.176737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70409.176737                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1561500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            199.247161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6194381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6194381                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158142123750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
