<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<table COLS="2" WIDTH="100%"><tr><td></td>
<td></td>
</tr>
</table><?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Synopsys - coreConsultant Simulation Results</title></head>
<body>
        <h1>simulation</h1>

<a NAME="TOP"></a><h1>DWC_otg coreConsultant Simulation Results</h1>
<table WIDTH="100%"><tr><td><ul><table><tr><td>Workspace: /newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG</td>
</tr>
<tr><td>Simulation dir: /newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim</td>
</tr>
<tr><td>User: wying</td>
</tr>
<tr><td>Simulator: VCS</td>
</tr>
<tr><td>Host: sjc1upp-grid14</td>
</tr>
<tr><td>Passed: 53     
Failed: 0     
Timeout: 0</td>
</tr>
<tr><td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/runtest.log">VTB Simulation LogFile</a></td>
</tr>
</td>
</tr>
</table></ul></td>
<td></td>
</tr>
</table><h2><a NAME="simulation summary">DWC_otg Simulation Summary</a></h2>
<ul><table WIDTH="80%"><tr><td>Testcase</td>
<td>Sim_Log</td>
<td>Status</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_utmi/test_vtb_verilog_testcases_dev_utmi.log">test_vtb_verilog_testcases_dev_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_utmi/test_vtb_verilog_testcases_dev_desc_dma_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_utmi/test_vtb_verilog_testcases_hst_utmi.log">test_vtb_verilog_testcases_hst_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_utmi_fs_spd/test_vtb_verilog_testcases_dev_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_utmi_desc_end_sel</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_utmi_desc_end_sel/test_vtb_verilog_testcases_dev_desc_dma_utmi_desc_end_sel.log">test_vtb_verilog_testcases_dev_desc_dma_utmi_desc_end_sel/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_utmi_fs_spd/test_vtb_verilog_testcases_dev_desc_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_desc_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_utmi/test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_ignrfrmnum_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_ignrfrmnum_utmi/test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_ignrfrmnum_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_highbandwidth_ignrfrmnum_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_utmi/test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_ignrfrmnum_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_ignrfrmnum_utmi/test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_ignrfrmnum_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_isoc_ipg_ignrfrmnum_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi/test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi_fs_spd/test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_desc_dma_lpm_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_lpm_flush_no_phyclk_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_lpm_flush_no_phyclk_utmi/test_vtb_verilog_testcases_dev_desc_dma_lpm_flush_no_phyclk_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_lpm_flush_no_phyclk_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_sof_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_sof_utmi_fs_spd/test_vtb_verilog_testcases_dev_desc_dma_sof_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_desc_dma_sof_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_desc_dma_sof_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_desc_dma_sof_utmi/test_vtb_verilog_testcases_dev_desc_dma_sof_utmi.log">test_vtb_verilog_testcases_dev_desc_dma_sof_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi_fs_spd/test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi/test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi.log">test_vtb_verilog_testcases_dev_suspend_resume_desc_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi_fs_spd/test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi/test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi.log">test_vtb_verilog_testcases_dev_suspend_resume_int_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_utmi_fs_spd/test_vtb_verilog_testcases_dev_int_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_int_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_utmi/test_vtb_verilog_testcases_dev_int_dma_utmi.log">test_vtb_verilog_testcases_dev_int_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_highbandwidth_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_highbandwidth_utmi/test_vtb_verilog_testcases_dev_int_dma_highbandwidth_utmi.log">test_vtb_verilog_testcases_dev_int_dma_highbandwidth_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_highbandwidth_ignrfrmnum_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_highbandwidth_ignrfrmnum_utmi/test_vtb_verilog_testcases_dev_int_dma_highbandwidth_ignrfrmnum_utmi.log">test_vtb_verilog_testcases_dev_int_dma_highbandwidth_ignrfrmnum_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_utmi/test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_utmi.log">test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_ignrfrmnum_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_ignrfrmnum_utmi/test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_ignrfrmnum_utmi.log">test_vtb_verilog_testcases_dev_int_dma_isoc_ipg_ignrfrmnum_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi.log">test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi_fs_spd/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_en_besl_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_en_besl_utmi/test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_en_besl_utmi.log">test_vtb_verilog_testcases_dev_int_dma_lpm_entexit_en_besl_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi/test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi.log">test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi_fs_spd/test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_int_dma_lpm_signals_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_sof_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_sof_utmi_fs_spd/test_vtb_verilog_testcases_dev_int_dma_sof_utmi_fs_spd.log">test_vtb_verilog_testcases_dev_int_dma_sof_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_dev_int_dma_sof_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/device/test_vtb_verilog_testcases_dev_int_dma_sof_utmi/test_vtb_verilog_testcases_dev_int_dma_sof_utmi.log">test_vtb_verilog_testcases_dev_int_dma_sof_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_fs_spd_dev_discon</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_fs_spd_dev_discon/test_vtb_verilog_testcases_hst_fs_spd_dev_discon.log">test_vtb_verilog_testcases_hst_fs_spd_dev_discon/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_utmi_fs_spd/test_vtb_verilog_testcases_hst_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_utmi_ls_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_utmi_ls_spd/test_vtb_verilog_testcases_hst_utmi_ls_spd.log">test_vtb_verilog_testcases_hst_utmi_ls_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_desc_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_desc_dma_utmi_fs_spd/test_vtb_verilog_testcases_hst_desc_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_desc_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_desc_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_desc_dma_utmi/test_vtb_verilog_testcases_hst_desc_dma_utmi.log">test_vtb_verilog_testcases_hst_desc_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_desc_dma_sof_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_desc_dma_sof_utmi_fs_spd/test_vtb_verilog_testcases_hst_desc_dma_sof_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_desc_dma_sof_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_desc_dma_sof_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_desc_dma_sof_utmi/test_vtb_verilog_testcases_hst_desc_dma_sof_utmi.log">test_vtb_verilog_testcases_hst_desc_dma_sof_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_utmi_fs_spd/test_vtb_verilog_testcases_hst_int_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_int_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_utmi_ls_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_utmi_ls_spd/test_vtb_verilog_testcases_hst_int_dma_utmi_ls_spd.log">test_vtb_verilog_testcases_hst_int_dma_utmi_ls_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_utmi/test_vtb_verilog_testcases_hst_int_dma_utmi.log">test_vtb_verilog_testcases_hst_int_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi.log">test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi_fs_spd/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_en_besl_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_en_besl_utmi/test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_en_besl_utmi.log">test_vtb_verilog_testcases_hst_int_dma_lpm_entexit_en_besl_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi/test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi.log">test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi_fs_spd/test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_int_dma_lpm_signals_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_sof_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_sof_utmi_fs_spd/test_vtb_verilog_testcases_hst_int_dma_sof_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_int_dma_sof_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_int_dma_sof_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_int_dma_sof_utmi/test_vtb_verilog_testcases_hst_int_dma_sof_utmi.log">test_vtb_verilog_testcases_hst_int_dma_sof_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi_fs_spd/test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi/test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi.log">test_vtb_verilog_testcases_hst_suspend_resume_int_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi_fs_spd</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi_fs_spd/test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi_fs_spd.log">test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi_fs_spd/test.log</a></td>
<td>PASSED</td>
</tr>
<tr><td>test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi</a></td>
<td><a href="/newsswork/tsmc12/klamath/wying/wa2/Release/USBOTG/sim/SoC_sim/vtb/host/test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi/test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi.log">test_vtb_verilog_testcases_hst_suspend_resume_desc_dma_utmi/test.log</a></td>
<td>PASSED</td>
</tr>
</table></ul>
</body>
</html>