{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 16:37:49 2012 " "Info: Processing started: Fri Jun 29 16:37:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off F28335_CPLD -c F28335_CPLD " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off F28335_CPLD -c F28335_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EPWMSYNCO " "Info: Assuming node \"EPWMSYNCO\" is an undefined clock" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 63 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EPWMSYNCO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "com_clk " "Info: Detected ripple clock \"com_clk\" as buffer" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 146 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "com_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Decoder:receive_C\|err_com register Encoder:sendW\|data_temp\[5\] 76.79 MHz 13.023 ns Internal " "Info: Clock \"clk\" has Internal fmax of 76.79 MHz between source register \"Decoder:receive_C\|err_com\" and destination register \"Encoder:sendW\|data_temp\[5\]\" (period= 13.023 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.974 ns + Longest register register " "Info: + Longest register to register delay is 7.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decoder:receive_C\|err_com 1 REG LC_X13_Y7_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N4; Fanout = 2; REG Node = 'Decoder:receive_C\|err_com'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Decoder:receive_C|err_com } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.740 ns) 2.662 ns data_outW\[5\]~145 2 COMB LC_X9_Y7_N9 1 " "Info: 2: + IC(1.922 ns) + CELL(0.740 ns) = 2.662 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; COMB Node = 'data_outW\[5\]~145'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.662 ns" { Decoder:receive_C|err_com data_outW[5]~145 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.740 ns) 4.109 ns data_outW\[5\]~147 3 COMB LC_X9_Y7_N8 12 " "Info: 3: + IC(0.707 ns) + CELL(0.740 ns) = 4.109 ns; Loc. = LC_X9_Y7_N8; Fanout = 12; COMB Node = 'data_outW\[5\]~147'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.447 ns" { data_outW[5]~145 data_outW[5]~147 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.200 ns) 6.849 ns data_outW\[5\] 4 COMB LC_X4_Y8_N4 2 " "Info: 4: + IC(2.540 ns) + CELL(0.200 ns) = 6.849 ns; Loc. = LC_X4_Y8_N4; Fanout = 2; COMB Node = 'data_outW\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.740 ns" { data_outW[5]~147 data_outW[5] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 7.974 ns Encoder:sendW\|data_temp\[5\] 5 REG LC_X4_Y8_N5 1 " "Info: 5: + IC(0.534 ns) + CELL(0.591 ns) = 7.974 ns; Loc. = LC_X4_Y8_N5; Fanout = 1; REG Node = 'Encoder:sendW\|data_temp\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.125 ns" { data_outW[5] Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.271 ns ( 28.48 % ) " "Info: Total cell delay = 2.271 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.703 ns ( 71.52 % ) " "Info: Total interconnect delay = 5.703 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.974 ns" { Decoder:receive_C|err_com data_outW[5]~145 data_outW[5]~147 data_outW[5] Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.974 ns" { Decoder:receive_C|err_com data_outW[5]~145 data_outW[5]~147 data_outW[5] Encoder:sendW|data_temp[5] } { 0.000ns 1.922ns 0.707ns 2.540ns 0.534ns } { 0.000ns 0.740ns 0.740ns 0.200ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.340 ns - Smallest " "Info: - Smallest clock skew is -4.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Encoder:sendW\|data_temp\[5\] 2 REG LC_X4_Y8_N5 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y8_N5; Fanout = 1; REG Node = 'Encoder:sendW\|data_temp\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Encoder:sendW|data_temp[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.159 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns com_clk 2 REG LC_X12_Y3_N9 145 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 145; REG Node = 'com_clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.032 ns" { clk com_clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.046 ns) + CELL(0.918 ns) 8.159 ns Decoder:receive_C\|err_com 3 REG LC_X13_Y7_N4 2 " "Info: 3: + IC(3.046 ns) + CELL(0.918 ns) = 8.159 ns; Loc. = LC_X13_Y7_N4; Fanout = 2; REG Node = 'Decoder:receive_C\|err_com'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.964 ns" { com_clk Decoder:receive_C|err_com } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.37 % ) " "Info: Total cell delay = 3.375 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 58.63 % ) " "Info: Total interconnect delay = 4.784 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|err_com } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|err_com } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Encoder:sendW|data_temp[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|err_com } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|err_com } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.974 ns" { Decoder:receive_C|err_com data_outW[5]~145 data_outW[5]~147 data_outW[5] Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.974 ns" { Decoder:receive_C|err_com data_outW[5]~145 data_outW[5]~147 data_outW[5] Encoder:sendW|data_temp[5] } { 0.000ns 1.922ns 0.707ns 2.540ns 0.534ns } { 0.000ns 0.740ns 0.740ns 0.200ns 0.591ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Encoder:sendW|data_temp[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Encoder:sendW|data_temp[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|err_com } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|err_com } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EPWMSYNCO " "Info: No valid register-to-register data paths exist for clock \"EPWMSYNCO\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 55 " "Warning: Circuit may not operate. Detected 55 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Decoder:receive_C\|start Decoder:receive_C\|start_last clk 1.949 ns " "Info: Found hold time violation between source  pin or register \"Decoder:receive_C\|start\" and destination pin or register \"Decoder:receive_C\|start_last\" for clock \"clk\" (Hold time is 1.949 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.340 ns + Largest " "Info: + Largest clock skew is 4.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.159 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns com_clk 2 REG LC_X12_Y3_N9 145 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 145; REG Node = 'com_clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.032 ns" { clk com_clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.046 ns) + CELL(0.918 ns) 8.159 ns Decoder:receive_C\|start_last 3 REG LC_X14_Y10_N2 17 " "Info: 3: + IC(3.046 ns) + CELL(0.918 ns) = 8.159 ns; Loc. = LC_X14_Y10_N2; Fanout = 17; REG Node = 'Decoder:receive_C\|start_last'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.964 ns" { com_clk Decoder:receive_C|start_last } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.37 % ) " "Info: Total cell delay = 3.375 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 58.63 % ) " "Info: Total interconnect delay = 4.784 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|start_last } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|start_last } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Decoder:receive_C\|start 2 REG LC_X14_Y9_N8 24 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y9_N8; Fanout = 24; REG Node = 'Decoder:receive_C\|start'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Decoder:receive_C|start } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Decoder:receive_C|start } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Decoder:receive_C|start } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|start_last } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|start_last } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Decoder:receive_C|start } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Decoder:receive_C|start } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.236 ns - Shortest register register " "Info: - Shortest register to register delay is 2.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decoder:receive_C\|start 1 REG LC_X14_Y9_N8 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y9_N8; Fanout = 24; REG Node = 'Decoder:receive_C\|start'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Decoder:receive_C|start } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.280 ns) 2.236 ns Decoder:receive_C\|start_last 2 REG LC_X14_Y10_N2 17 " "Info: 2: + IC(1.956 ns) + CELL(0.280 ns) = 2.236 ns; Loc. = LC_X14_Y10_N2; Fanout = 17; REG Node = 'Decoder:receive_C\|start_last'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.236 ns" { Decoder:receive_C|start Decoder:receive_C|start_last } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 12.52 % ) " "Info: Total cell delay = 0.280 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.956 ns ( 87.48 % ) " "Info: Total interconnect delay = 1.956 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.236 ns" { Decoder:receive_C|start Decoder:receive_C|start_last } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "2.236 ns" { Decoder:receive_C|start Decoder:receive_C|start_last } { 0.000ns 1.956ns } { 0.000ns 0.280ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.159 ns" { clk com_clk Decoder:receive_C|start_last } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.159 ns" { clk clk~combout com_clk Decoder:receive_C|start_last } { 0.000ns 0.000ns 1.738ns 3.046ns } { 0.000ns 1.163ns 1.294ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Decoder:receive_C|start } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout Decoder:receive_C|start } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.236 ns" { Decoder:receive_C|start Decoder:receive_C|start_last } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "2.236 ns" { Decoder:receive_C|start Decoder:receive_C|start_last } { 0.000ns 1.956ns } { 0.000ns 0.280ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mode_temp_a\[4\] ADD\[7\] clk 10.136 ns register " "Info: tsu for register \"mode_temp_a\[4\]\" (data pin = \"ADD\[7\]\", clock pin = \"clk\") is 10.136 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.622 ns + Longest pin register " "Info: + Longest pin to register delay is 13.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADD\[7\] 1 PIN PIN_75 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'ADD\[7\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADD[7] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(0.914 ns) 4.689 ns PWMBEN~344 2 COMB LC_X12_Y5_N3 4 " "Info: 2: + IC(2.643 ns) + CELL(0.914 ns) = 4.689 ns; Loc. = LC_X12_Y5_N3; Fanout = 4; COMB Node = 'PWMBEN~344'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.557 ns" { ADD[7] PWMBEN~344 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.511 ns) 6.456 ns mode_temp_w\[1\]~57 3 COMB LC_X12_Y5_N7 6 " "Info: 3: + IC(1.256 ns) + CELL(0.511 ns) = 6.456 ns; Loc. = LC_X12_Y5_N7; Fanout = 6; COMB Node = 'mode_temp_w\[1\]~57'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.767 ns" { PWMBEN~344 mode_temp_w[1]~57 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.200 ns) 9.902 ns mode_temp_a\[7\]~44 4 COMB LC_X3_Y7_N0 8 " "Info: 4: + IC(3.246 ns) + CELL(0.200 ns) = 9.902 ns; Loc. = LC_X3_Y7_N0; Fanout = 8; COMB Node = 'mode_temp_a\[7\]~44'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.446 ns" { mode_temp_w[1]~57 mode_temp_a[7]~44 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(1.243 ns) 13.622 ns mode_temp_a\[4\] 5 REG LC_X2_Y8_N9 1 " "Info: 5: + IC(2.477 ns) + CELL(1.243 ns) = 13.622 ns; Loc. = LC_X2_Y8_N9; Fanout = 1; REG Node = 'mode_temp_a\[4\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.720 ns" { mode_temp_a[7]~44 mode_temp_a[4] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 29.36 % ) " "Info: Total cell delay = 4.000 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.622 ns ( 70.64 % ) " "Info: Total interconnect delay = 9.622 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.622 ns" { ADD[7] PWMBEN~344 mode_temp_w[1]~57 mode_temp_a[7]~44 mode_temp_a[4] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "13.622 ns" { ADD[7] ADD[7]~combout PWMBEN~344 mode_temp_w[1]~57 mode_temp_a[7]~44 mode_temp_a[4] } { 0.000ns 0.000ns 2.643ns 1.256ns 3.246ns 2.477ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 1.243ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns mode_temp_a\[4\] 2 REG LC_X2_Y8_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y8_N9; Fanout = 1; REG Node = 'mode_temp_a\[4\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk mode_temp_a[4] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk mode_temp_a[4] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout mode_temp_a[4] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.622 ns" { ADD[7] PWMBEN~344 mode_temp_w[1]~57 mode_temp_a[7]~44 mode_temp_a[4] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "13.622 ns" { ADD[7] ADD[7]~combout PWMBEN~344 mode_temp_w[1]~57 mode_temp_a[7]~44 mode_temp_a[4] } { 0.000ns 0.000ns 2.643ns 1.256ns 3.246ns 2.477ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 1.243ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk mode_temp_a[4] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout mode_temp_a[4] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "EPWMSYNCO GPI0 mode_w\[0\] 12.800 ns register " "Info: tco from clock \"EPWMSYNCO\" to destination pin \"GPI0\" through register \"mode_w\[0\]\" is 12.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EPWMSYNCO source 7.157 ns + Longest register " "Info: + Longest clock path from clock \"EPWMSYNCO\" to source register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EPWMSYNCO 1 CLK PIN_52 53 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 53; CLK Node = 'EPWMSYNCO'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EPWMSYNCO } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.107 ns) + CELL(0.918 ns) 7.157 ns mode_w\[0\] 2 REG LC_X4_Y7_N3 1 " "Info: 2: + IC(5.107 ns) + CELL(0.918 ns) = 7.157 ns; Loc. = LC_X4_Y7_N3; Fanout = 1; REG Node = 'mode_w\[0\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.025 ns" { EPWMSYNCO mode_w[0] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 28.64 % ) " "Info: Total cell delay = 2.050 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.107 ns ( 71.36 % ) " "Info: Total interconnect delay = 5.107 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.157 ns" { EPWMSYNCO mode_w[0] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.157 ns" { EPWMSYNCO EPWMSYNCO~combout mode_w[0] } { 0.000ns 0.000ns 5.107ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 277 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.267 ns + Longest register pin " "Info: + Longest register to pin delay is 5.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_w\[0\] 1 REG LC_X4_Y7_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N3; Fanout = 1; REG Node = 'mode_w\[0\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mode_w[0] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.200 ns) 1.106 ns pwm_W~28 2 COMB LC_X4_Y7_N9 3 " "Info: 2: + IC(0.906 ns) + CELL(0.200 ns) = 1.106 ns; Loc. = LC_X4_Y7_N9; Fanout = 3; COMB Node = 'pwm_W~28'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.106 ns" { mode_w[0] pwm_W~28 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(2.322 ns) 5.267 ns GPI0 3 PIN PIN_15 0 " "Info: 3: + IC(1.839 ns) + CELL(2.322 ns) = 5.267 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'GPI0'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.161 ns" { pwm_W~28 GPI0 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 47.88 % ) " "Info: Total cell delay = 2.522 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.745 ns ( 52.12 % ) " "Info: Total interconnect delay = 2.745 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.267 ns" { mode_w[0] pwm_W~28 GPI0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.267 ns" { mode_w[0] pwm_W~28 GPI0 } { 0.000ns 0.906ns 1.839ns } { 0.000ns 0.200ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.157 ns" { EPWMSYNCO mode_w[0] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "7.157 ns" { EPWMSYNCO EPWMSYNCO~combout mode_w[0] } { 0.000ns 0.000ns 5.107ns } { 0.000ns 1.132ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.267 ns" { mode_w[0] pwm_W~28 GPI0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.267 ns" { mode_w[0] pwm_W~28 GPI0 } { 0.000ns 0.906ns 1.839ns } { 0.000ns 0.200ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ZCS0n Encoder_ENn 12.299 ns Longest " "Info: Longest tpd from source pin \"ZCS0n\" to destination pin \"Encoder_ENn\" is 12.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ZCS0n 1 PIN PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_88; Fanout = 4; PIN Node = 'ZCS0n'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ZCS0n } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(0.914 ns) 5.081 ns EXT_IN_CE~16 2 COMB LC_X16_Y5_N9 3 " "Info: 2: + IC(3.035 ns) + CELL(0.914 ns) = 5.081 ns; Loc. = LC_X16_Y5_N9; Fanout = 3; COMB Node = 'EXT_IN_CE~16'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.949 ns" { ZCS0n EXT_IN_CE~16 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.511 ns) 7.468 ns Encoder_ENn~1 3 COMB LC_X11_Y5_N4 1 " "Info: 3: + IC(1.876 ns) + CELL(0.511 ns) = 7.468 ns; Loc. = LC_X11_Y5_N4; Fanout = 1; COMB Node = 'Encoder_ENn~1'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { EXT_IN_CE~16 Encoder_ENn~1 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(2.322 ns) 12.299 ns Encoder_ENn 4 PIN PIN_120 0 " "Info: 4: + IC(2.509 ns) + CELL(2.322 ns) = 12.299 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'Encoder_ENn'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.831 ns" { Encoder_ENn~1 Encoder_ENn } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.879 ns ( 39.67 % ) " "Info: Total cell delay = 4.879 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.420 ns ( 60.33 % ) " "Info: Total interconnect delay = 7.420 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.299 ns" { ZCS0n EXT_IN_CE~16 Encoder_ENn~1 Encoder_ENn } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "12.299 ns" { ZCS0n ZCS0n~combout EXT_IN_CE~16 Encoder_ENn~1 Encoder_ENn } { 0.000ns 0.000ns 3.035ns 1.876ns 2.509ns } { 0.000ns 1.132ns 0.914ns 0.511ns 2.322ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "mode_temp_c\[5\] DATA\[5\] clk -1.310 ns register " "Info: th for register \"mode_temp_c\[5\]\" (data pin = \"DATA\[5\]\", clock pin = \"clk\") is -1.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 615 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 615; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns mode_temp_c\[5\] 2 REG LC_X6_Y5_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N6; Fanout = 1; REG Node = 'mode_temp_c\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.656 ns" { clk mode_temp_c[5] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk mode_temp_c[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout mode_temp_c[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.350 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[5\] 1 PIN PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'DATA\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA\[5\]~10 2 COMB IOC_X17_Y7_N4 6 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X17_Y7_N4; Fanout = 6; COMB Node = 'DATA\[5\]~10'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[5] DATA[5]~10 } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.938 ns) + CELL(0.280 ns) 5.350 ns mode_temp_c\[5\] 3 REG LC_X6_Y5_N6 1 " "Info: 3: + IC(3.938 ns) + CELL(0.280 ns) = 5.350 ns; Loc. = LC_X6_Y5_N6; Fanout = 1; REG Node = 'mode_temp_c\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.218 ns" { DATA[5]~10 mode_temp_c[5] } "NODE_NAME" } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.39 % ) " "Info: Total cell delay = 1.412 ns ( 26.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 73.61 % ) " "Info: Total interconnect delay = 3.938 ns ( 73.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.350 ns" { DATA[5] DATA[5]~10 mode_temp_c[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.350 ns" { DATA[5] DATA[5]~10 mode_temp_c[5] } { 0.000ns 0.000ns 3.938ns } { 0.000ns 1.132ns 0.280ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.819 ns" { clk mode_temp_c[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.819 ns" { clk clk~combout mode_temp_c[5] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.350 ns" { DATA[5] DATA[5]~10 mode_temp_c[5] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.350 ns" { DATA[5] DATA[5]~10 mode_temp_c[5] } { 0.000ns 0.000ns 3.938ns } { 0.000ns 1.132ns 0.280ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 16:37:52 2012 " "Info: Processing ended: Fri Jun 29 16:37:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
