13:34:40 DEBUG : Logs will be stored at 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/IDE.log'.
13:34:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\shen\Downloads\tpg_vpss_dp_live\vitis\temp_xsdb_launch_script.tcl
13:34:45 INFO  : Registering command handlers for Vitis TCF services
13:34:46 INFO  : Platform repository initialization has completed.
13:34:46 INFO  : XSCT server has started successfully.
13:34:46 INFO  : Successfully done setting XSCT server connection channel  
13:34:46 INFO  : plnx-install-location is set to ''
13:34:46 INFO  : Successfully done query RDI_DATADIR 
13:34:46 INFO  : Successfully done setting workspace for the tool. 
13:35:55 INFO  : Result from executing command 'getProjects': mpsoc_preset_wrapper
13:35:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:35:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:35:56 INFO  : Platform 'mpsoc_preset_wrapper' is added to custom repositories.
13:36:11 INFO  : Platform 'mpsoc_preset_wrapper' is added to custom repositories.
13:40:17 INFO  : Result from executing command 'getProjects': mpsoc_preset_wrapper
13:40:17 INFO  : Result from executing command 'getPlatforms': mpsoc_preset_wrapper|C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/mpsoc_preset_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:40:32 INFO  : Checking for BSP changes to sync application flags for project 'tpg_vpss_dp_live'...
13:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 89418' is selected.
13:40:52 INFO  : 'jtag frequency' command is executed.
13:40:52 INFO  : Sourcing of 'D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:40:52 INFO  : Context for 'APU' is selected.
13:40:52 INFO  : System reset is completed.
13:40:55 INFO  : 'after 3000' command is executed.
13:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}' command is executed.
13:41:06 INFO  : Device configured successfully with "C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit"
13:41:06 INFO  : Context for 'APU' is selected.
13:41:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa'.
13:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:07 INFO  : Context for 'APU' is selected.
13:41:07 INFO  : Boot mode is read from the target.
13:41:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:07 INFO  : The application 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:08 INFO  : 'set bp_41_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:41:09 INFO  : 'con -block -timeout 60' command is executed.
13:41:09 INFO  : 'bpremove $bp_41_7_fsbl_bp' command is executed.
13:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:10 INFO  : The application 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/Debug/tpg_vpss_dp_live.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}
fpga -file C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf
set bp_41_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/Debug/tpg_vpss_dp_live.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:10 INFO  : 'con' command is executed.
13:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:41:10 INFO  : Launch script is exported to file 'C:\Users\shen\Downloads\tpg_vpss_dp_live\vitis\tpg_vpss_dp_live_system\_ide\scripts\debugger_tpg_vpss_dp_live-default.tcl'
13:41:54 INFO  : Disconnected from the channel tcfchan#3.
13:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 89418' is selected.
13:41:56 INFO  : 'jtag frequency' command is executed.
13:41:56 INFO  : Sourcing of 'D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:41:56 INFO  : Context for 'APU' is selected.
13:41:56 INFO  : System reset is completed.
13:41:59 INFO  : 'after 3000' command is executed.
13:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}' command is executed.
13:42:10 INFO  : Device configured successfully with "C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit"
13:42:10 INFO  : Context for 'APU' is selected.
13:42:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa'.
13:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:10 INFO  : Context for 'APU' is selected.
13:42:10 INFO  : Boot mode is read from the target.
13:42:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:11 INFO  : The application 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:11 INFO  : 'set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:42:12 INFO  : 'con -block -timeout 60' command is executed.
13:42:12 INFO  : 'bpremove $bp_42_11_fsbl_bp' command is executed.
13:42:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:13 INFO  : The application 'C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/Debug/tpg_vpss_dp_live.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}
fpga -file C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf
set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Downloads/tpg_vpss_dp_live/vitis/tpg_vpss_dp_live/Debug/tpg_vpss_dp_live.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:13 INFO  : 'con' command is executed.
13:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:42:13 INFO  : Launch script is exported to file 'C:\Users\shen\Downloads\tpg_vpss_dp_live\vitis\tpg_vpss_dp_live_system\_ide\scripts\debugger_tpg_vpss_dp_live-default.tcl'
13:44:11 INFO  : Disconnected from the channel tcfchan#4.
