// Seed: 2872116269
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire id_7
);
  assign id_7 = id_5;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    input logic id_4,
    output wor id_5,
    input wire id_6
);
  final @(1) id_1 <= id_4;
  module_0(
      id_3, id_5, id_6, id_5, id_3, id_0, id_5, id_5
  );
endmodule
