/*
 * Device Tree for the Mediatek MT53xx platform
 */

/dts-v1/;

/ {
	model = "Mediatek DTV MT53xx";
	compatible = "Mediatek,MT53xx";

	memory {
		device_type = "memory";
		reg = <0 0x10000000>;
	};

    chosen {
        bootargs ="";
    };

	cpus {
		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a12";
            cci-control-port = <&cci_control1>;
			reg = <0x0>;
			clock-frequency = <1000000000>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a12";
            cci-control-port = <&cci_control1>;
			reg = <0x1>;
			clock-frequency = <1000000000>;
		};

        cpu2: cpu@2 {
            device_type = "cpu";
            compatible = "arm,cortex-a7";
            cci-control-port = <&cci_control2>;
            reg = <0x100>;
			clock-frequency = <1000000000>;
        };

        cpu3: cpu@3 {
            device_type = "cpu";
            compatible = "arm,cortex-a7";
            cci-control-port = <&cci_control2>;
            reg = <0x101>;
			clock-frequency = <1000000000>;
        };
	};

    cci@f2090000 {
        compatible = "arm,cci-400";
        #address-cells = <1>;
        #size-cells = <1>;
        reg = <0xf2090000 0x1000>;
        ranges = <0x0 0xf2090000 0x6000>;

        cci_control1: slave-if@4000 {
            compatible = "arm,cci-400-ctrl-if";
            interface-type = "ace";
            reg = <0x4000 0x1000>;
        };

        cci_control2: slave-if@5000 {
            compatible = "arm,cci-400-ctrl-if";
            interface-type = "ace";
            reg = <0x5000 0x1000>;
        };
	};

	gic: interrupt-controller@f2011000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0xf2011000 0x1000>,
			<0xf2012000 0x1000>;

		gic-cpuif@0 {
			compatible = "arm,gic-cpuif";
			cpuif-id = <0>;
			cpu = <&cpu0>;
		};
		gic-cpuif@2 {
			compatible = "arm,gic-cpuif";
			cpuif-id = <2>;
			cpu = <&cpu1>;
		};
	};

    system_timer {
        compatible = "mediatek,mt53xx-system-timer";
        reg = <0xf0008000 0x1000>;
		interrupt-parent = <&gic>;
        interrupts = <0 3 0x8>;
        clock-frequency = <24000000>;
    };

	timer {
		compatible = "arm,armv7-timer";
		interrupt-parent = <&gic>;
		/* PPI secure/nonsecure IRQ, active low level-sensitive */
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>;
		clock-frequency = <24000000>;
	};


};
