Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2190
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012765221763402224
power__switching__total,0.000521786161698401
power__leakage__total,7.111076456567389E-7
power__total,0.0017990194028243423
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2578107245104721
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25811928325331773
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11753195971355801
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.225816149948502
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117532
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.250023
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2620669033736237
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.262770562746532
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6191503596179012
timing__setup__ws__corner:nom_slow_1p08V_125C,10.520532298664657
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619150
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.819064
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2590243925997416
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.259769352270334
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29853759198614355
timing__setup__ws__corner:nom_typ_1p20V_25C,10.965721085989108
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298538
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.998447
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2578107245104721
clock__skew__worst_setup,0.25811928325331773
timing__hold__ws,0.11753195971355801
timing__setup__ws,10.520532298664657
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117532
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.819064
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1274
design__instance__area__stdcell,22037.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.761457
design__instance__utilization__stdcell,0.761457
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,50
design__instance__area__class:inverter,275.789
design__instance__count__class:sequential_cell,147
design__instance__area__class:sequential_cell,7299.33
design__instance__count__class:multi_input_combinational_cell,691
design__instance__area__class:multi_input_combinational_cell,7645.88
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,322
design__instance__area__class:timing_repair_buffer,5575.65
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28179.5
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1170.29
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,235
global_route__vias,8621
global_route__wirelength,47552
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1278
route__net__special,2
route__drc_errors__iter:0,353
route__wirelength__iter:0,30214
route__drc_errors__iter:1,86
route__wirelength__iter:1,29940
route__drc_errors__iter:2,76
route__wirelength__iter:2,29930
route__drc_errors__iter:3,1
route__wirelength__iter:3,29927
route__drc_errors__iter:4,0
route__wirelength__iter:4,29931
route__drc_errors,0
route__wirelength,29931
route__vias,7564
route__vias__singlecut,7564
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,437.01
design__instance__count__class:fill_cell,916
design__instance__area__class:fill_cell,6903.79
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19949
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19973
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000512861
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000443883
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00026762
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000443883
design_powergrid__voltage__worst,0.000443883
design_powergrid__voltage__worst__net:VPWR,1.19949
design_powergrid__drop__worst,0.000512861
design_powergrid__drop__worst__net:VPWR,0.000512861
design_powergrid__voltage__worst__net:VGND,0.000443883
design_powergrid__drop__worst__net:VGND,0.000443883
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002739999999999999922596638501914867447339929640293121337890625
ir__drop__worst,0.0005130000000000000011379786002407854539342224597930908203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
